/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/dp83848/dp83848.h<stdint.h>dp83848_Object_t(unnamed class/struct/union)dp83848_IOCtx_t..(*)(..)dp83848_GetTick_Funcdp83848_WriteReg_Funcuint32_t *unsigned long *dp83848_ReadReg_Funcdp83848_DeInit_Funcdp83848_Init_Funcvoid *pDataIOIs_InitializedDevAddrGetTickReadRegWriteRegDeInitInitDP83848_AUTONEGO_PAGE_RECEIVED_ITDP83848_INT_1DP83848_PARALLEL_DETECTION_FAULT_ITDP83848_INT_2DP83848_AUTONEGO_LP_ACK_ITDP83848_INT_3DP83848_LINK_DOWN_ITDP83848_INT_4DP83848_REMOTE_FAULT_ITDP83848_INT_5DP83848_AUTONEGO_COMPLETE_ITDP83848_INT_6DP83848_ENERGYON_ITDP83848_INT_7DP83848_WOL_ITDP83848_INT_8DP83848_STATUS_AUTONEGO_NOTDONE((int32_t) 6)DP83848_STATUS_10MBITS_HALFDUPLEX((int32_t) 5)DP83848_STATUS_10MBITS_FULLDUPLEX((int32_t) 4)DP83848_STATUS_100MBITS_HALFDUPLEX((int32_t) 3)DP83848_STATUS_100MBITS_FULLDUPLEX((int32_t) 2)DP83848_STATUS_LINK_DOWN((int32_t) 1)DP83848_STATUS_OK((int32_t) 0)DP83848_STATUS_ERROR((int32_t)-1)DP83848_STATUS_RESET_TIMEOUT((int32_t)-2)DP83848_STATUS_ADDRESS_ERROR((int32_t)-3)DP83848_STATUS_WRITE_ERROR((int32_t)-4)DP83848_STATUS_READ_ERROR((int32_t)-5)DP83848_PHYSCSR_100BTX_FD((uint16_t)0x004U)DP83848_PHYSCSR_100BTX_HD((uint16_t)0x000U)DP83848_PHYSCSR_10BT_FD((uint16_t)0x006U)DP83848_PHYSCSR_10BT_HD((uint16_t)0x002U)DP83848_PHYSCSR_HCDSPEEDMASKDP83848_PHYSCSR_AUTONEGO_DONE((uint16_t)0x010U)((uint16_t)0x0002U)((uint16_t)0x0004U)((uint16_t)0x0008U)((uint16_t)0x0010U)((uint16_t)0x0020U)((uint16_t)0x0040U)((uint16_t)0x0080U)((uint16_t)0x0100U)DP83848_CLR_CABLE_LENGTH((uint16_t)0xF000U)DP83848_SCSIR_XPOLALITYDP83848_SCSIR_SQE_DISABLE((uint16_t)0x0800U)DP83848_SCSIR_CHANNEL_SELECT((uint16_t)0x2000U)DP83848_SCSIR_AUTO_MDIX_ENABLE((uint16_t)0x8000U)DP83848_TCSR_TDR_CH_LENGTH((uint16_t)0x00FFU)DP83848_TCSR_TDR_CH_STATUSDP83848_TCSR_TDR_CH_CABLE_MATCH((uint16_t)0x0600U)DP83848_TCSR_TDR_CH_CABLE_OPEN((uint16_t)0x0400U)DP83848_TCSR_TDR_CH_CABLE_SHORTED((uint16_t)0x0200U)DP83848_TCSR_TDR_CH_CABLE_DEFAULT((uint16_t)0x0000U)DP83848_TCSR_TDR_CH_CABLE_TYPEDP83848_TCSR_TDR_AD_FILTER_ENABLE((uint16_t)0x4000U)DP83848_TCSR_TDR_ENABLEDP83848_TPDCR_PATTERN_LOW((uint16_t)0x003FU)DP83848_TPDCR_PATTERN_HIGH((uint16_t)0x0FC0U)DP83848_TPDCR_LINE_BREAK_COUNTER((uint16_t)0x7000U)DP83848_TPDCR_DELAY_INDP83848_SMR_PHY_ADDR((uint16_t)0x001FU)DP83848_SMR_MODE((uint16_t)0x00E0U)DP83848_MCSR_ENERGYONDP83848_MCSR_ALTINTDP83848_MCSR_FARLOOPBACKDP83848_MCSR_EDPWRDOWNDP83848_ENCTR_EX_MANUAL_CROSS_OVER((uint16_t)0x0001U)DP83848_ENCTR_EX_CROSS_OVERDP83848_ENCTR_RX_MAX_INTERVAL_1S((uint16_t)0x0C00U)DP83848_ENCTR_RX_MAX_INTERVAL_512MSDP83848_ENCTR_RX_MAX_INTERVAL_256MSDP83848_ENCTR_RX_MAX_INTERVAL_64MSDP83848_ENCTR_RX_MAX_INTERVALDP83848_ENCTR_RX_ENABLE((uint16_t)0x1000U)DP83848_ENCTR_TX_TIMER_265MS((uint16_t)0x6000U)DP83848_ENCTR_TX_TIMER_512MSDP83848_ENCTR_TX_TIMER_768MSDP83848_ENCTR_TX_TIMER_1SDP83848_ENCTR_TX_TIMERDP83848_ENCTR_TX_ENABLEDP83848_MMDACR_MMD_DEV_ADDRDP83848_MMDACR_MMD_FUNCTION_DATADP83848_MMDACR_MMD_FUNCTION_ADDRDP83848_MMDACR_MMD_FUNCTION((uint16_t)0xC000U)DP83848_ANNPRR_MESSAGE_CODE((uint16_t)0x07FFU)DP83848_ANNPRR_TOGGLEDP83848_ANNPRR_ACK2DP83848_ANNPRR_MESSAGE_PAGEDP83848_ANNPRR_ACKDP83848_ANNPRR_NEXT_PAGEDP83848_ANNPTR_MESSAGE_CODEDP83848_ANNPTR_TOGGLEDP83848_ANNPTR_ACK2DP83848_ANNPTR_MESSAGE_PAGEDP83848_ANNPTR_NEXT_PAGEDP83848_ANER_LP_AUTONEG_ABLEDP83848_ANER_PAGE_RECEIVEDDP83848_ANER_NP_ABLEDP83848_ANER_LP_NP_ABLEDP83848_ANER_PARALLEL_DETECT_FAULTDP83848_ANER_RX_NP_STORAGE_LOCATIONDP83848_ANER_RX_NP_LOCATION_ABLEDP83848_ANLPAR_SELECTOR_FIELD((uint16_t)0x000FU)DP83848_ANLPAR_10BASE_TDP83848_ANLPAR_10BASE_T_FDDP83848_ANLPAR_100BASE_TXDP83848_ANLPAR_100BASE_TX_FDDP83848_ANLPAR_PO_ADVERTISE_SUPPORTDP83848_ANLPAR_PO_ASYMMETRIC_PAUSEDP83848_ANLPAR_PO_SYMMETRIC_PAUSEDP83848_ANLPAR_PO_NOPAUSEDP83848_ANLPAR_PAUSE_OPERATIONDP83848_ANLPAR_REMOTE_FAULTDP83848_ANLPAR_NEXT_PAGEDP83848_ANAR_SELECTOR_FIELDDP83848_ANAR_10BASE_TDP83848_ANAR_10BASE_T_FDDP83848_ANAR_100BASE_TXDP83848_ANAR_100BASE_TX_FDDP83848_ANAR_PO_ADVERTISE_SUPPORTDP83848_ANAR_PO_ASYMMETRIC_PAUSEDP83848_ANAR_PO_SYMMETRIC_PAUSEDP83848_ANAR_PO_NOPAUSEDP83848_ANAR_PAUSE_OPERATIONDP83848_ANAR_REMOTE_FAULTDP83848_ANAR_NEXT_PAGEDP83848_PHYI2R_REVISION_NBRDP83848_PHYI2R_MODEL_NBR((uint16_t)0x03F0U)DP83848_PHYI2R_OUI_19_24((uint16_t)0xFC00U)DP83848_PHYI1R_OUI_3_18((uint16_t)0xFFFFU)DP83848_BSR_EXTENDED_CAPDP83848_BSR_JABBER_DETECTDP83848_BSR_LINK_STATUSDP83848_BSR_AUTONEGO_ABILITYDP83848_BSR_REMOTE_FAULTDP83848_BSR_AUTONEGO_CPLTDP83848_BSR_MF_PREAMBLEDP83848_BSR_10BASE_T_HDDP83848_BSR_10BASE_T_FDDP83848_BSR_100BASE_TX_HDDP83848_BSR_100BASE_TX_FDDP83848_BSR_100BASE_T4DP83848_BCR_DUPLEX_MODEDP83848_BCR_RESTART_AUTONEGODP83848_BCR_ISOLATEDP83848_BCR_POWER_DOWNDP83848_BCR_AUTONEGO_ENDP83848_BCR_SPEED_SELECTDP83848_BCR_LOOPBACKDP83848_BCR_SOFT_RESETDP83848_PHYSCSRDP83848_IMR((uint16_t)0x0011U)DP83848_ISFR((uint16_t)0x0012U)DP83848_SMR((uint16_t)0x0019U)DP83848_ANNPTR((uint16_t)0x0007U)DP83848_ANER((uint16_t)0x0006U)DP83848_ANLPAR((uint16_t)0x0005U)DP83848_ANARDP83848_PHYI2R((uint16_t)0x0003U)DP83848_PHYI1RDP83848_BSRDP83848_BCRDP83848_H__cplusplusDP83848_GetITStatusdp83848_Object_t *struct <unnamed> *c_linkageDP83848_ClearITDP83848_DisableITDP83848_EnableITDP83848_DisableLoopbackModeDP83848_EnableLoopbackModeDP83848_SetLinkStateDP83848_GetLinkStateDP83848_StartAutoNegoDP83848_EnablePowerDownModeDP83848_DisablePowerDownModeDP83848_DeInitDP83848_InitDP83848_RegisterBusIOdp83848_IOCtx_t */**
  * @}
  *//* DP83848_H *//** @defgroup DP83848_Exported_Functions DP83848 Exported Functions
  * @{
  *//* Exported functions --------------------------------------------------------*//* Exported macro ------------------------------------------------------------*//** @defgroup DP83848_Exported_Types DP83848 Exported Types
  * @{
  *//* Exported types ------------------------------------------------------------*//** @defgroup DP83848_IT_Flags DP83848 IT Flags
  * @{
  *//** @defgroup DP83848_Status DP83848 Status
  * @{
  *//** @defgroup DP83848_PHYSCSR_Bit_Definition DP83848 PHYSCSR Bit Definition
  * @{
  *//** @defgroup DP83848_IMR_ISFR_Bit_Definition DP83848 IMR ISFR Bit Definition
  * @{
  *//** @defgroup DP83848_CLR_Bit_Definition DP83848 CLR Bit Definition
  * @{
  *//** @defgroup DP83848_SCSIR_Bit_Definition DP83848 SCSIR Bit Definition
  * @{
  *//** @defgroup DP83848_TCSR_Bit_Definition DP83848 TCSR Bit Definition
  * @{
  *//** @defgroup DP83848_TPDCR_Bit_Definition DP83848 TPDCR Bit Definition
  * @{
  *//** @defgroup DP83848_SMR_Bit_Definition DP83848 SMR Bit Definition
  * @{
  *//** @defgroup DP83848_MCSR_Bit_Definition DP83848 MCSR Bit Definition
  * @{
  *//** @defgroup DP83848_ENCTR_Bit_Definition DP83848 ENCTR Bit Definition
  * @{
  *//** @defgroup DP83848_MMDACR_Bit_Definition DP83848 MMDACR Bit Definition
  * @{
  *//** @defgroup DP83848_ANNPRR_Bit_Definition DP83848 ANNPRR Bit Definition
  * @{
  *//** @defgroup DP83848_ANNPTR_Bit_Definition DP83848 ANNPTR Bit Definition
  * @{
  *//** @defgroup DP83848_ANER_Bit_Definition DP83848 ANER Bit Definition
  * @{
  *//** @defgroup DP83848_ANLPAR_Bit_Definition DP83848 ANLPAR Bit Definition
  * @{
  *//** @defgroup DP83848_ANAR_Bit_Definition DP83848 ANAR Bit Definition
  * @{
  *//** @defgroup DP83848_PHYI2R_Bit_Definition DP83848 PHYI2R Bit Definition
  * @{
  *//** @defgroup DP83848_PHYI1R_Bit_Definition DP83848 PHYI1R Bit Definition
  * @{
  *//** @defgroup DP83848_BSR_Bit_Definition DP83848 BSR Bit Definition
  * @{
  *//** @defgroup DP83848_BCR_Bit_Definition DP83848 BCR Bit Definition
  * @{
  *//** @defgroup DP83848_Registers_Mapping DP83848 Registers Mapping
  * @{
  *//** @defgroup DP83848_Exported_Constants DP83848 Exported Constants
  * @{
  *//* Exported constants --------------------------------------------------------*//** @defgroup DP83848
  * @{
  *//** @addtogroup Component
  * @{
  *//** @addtogroup BSP
  * @{
  *//* Includes ------------------------------------------------------------------*//* Define to prevent recursive inclusion -------------------------------------*//**
  ******************************************************************************
  * @file    dp83848.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the
  *          dp83848.c PHY driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2021 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/dp83848/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/home/haojie/posixGen_Demos/LwIP_StreamingServer/home/haojie/posixGen_Demos/home/haojie/home/pObjInterruptLinkStateioctx2.18.46.6compiled as c1/usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h2/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/stdint.h3/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h4/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/features.h5/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/_newlib_version.h6/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_intsup.h7/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h8/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/dp83848/dp83848.c"dp83848.h"readval0status18-517-4163844294950911~DP83848_BCR_LOOPBACKbcrvalue409681921228825612544(DP83848_BCR_AUTONEGO_EN | DP83848_BCR_SPEED_SELECT | DP83848_BCR_DUPLEX_MODE)4294954751~(DP83848_BCR_AUTONEGO_EN | DP83848_BCR_SPEED_SELECT | DP83848_BCR_DUPLEX_MODE)8448(DP83848_BCR_SPEED_SELECT | DP83848_BCR_DUPLEX_MODE)-11620484294965247~DP83848_BCR_POWER_DOWNregvalueaddr31DP83848_MAX_DEV_ADDR3225-3((uint32_t)31U)/**
  * @brief  Get IT Flag status.
  * @param  pObj: Pointer to device object.
  * @param  Interrupt: IT Flag to be checked,
  *         should be a value or a combination of the following:
  *         DP83848_WOL_IT
  *         DP83848_ENERGYON_IT
  *         DP83848_AUTONEGO_COMPLETE_IT
  *         DP83848_REMOTE_FAULT_IT
  *         DP83848_LINK_DOWN_IT
  *         DP83848_AUTONEGO_LP_ACK_IT
  *         DP83848_PARALLEL_DETECTION_FAULT_IT
  *         DP83848_AUTONEGO_PAGE_RECEIVED_IT
  * @retval 1 IT flag is SET
  *         0 IT flag is RESET
  *         DP83848_STATUS_READ_ERROR if connot read register
  *//**
  * @brief  Clear IT flag.
  * @param  pObj: Pointer to device object.
  * @param  Interrupt: IT flag to be cleared
  *         should be a value or a combination of the following:
  *         DP83848_WOL_IT
  *         DP83848_ENERGYON_IT
  *         DP83848_AUTONEGO_COMPLETE_IT
  *         DP83848_REMOTE_FAULT_IT
  *         DP83848_LINK_DOWN_IT
  *         DP83848_AUTONEGO_LP_ACK_IT
  *         DP83848_PARALLEL_DETECTION_FAULT_IT
  *         DP83848_AUTONEGO_PAGE_RECEIVED_IT
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *//* Apply configuration *//**
  * @brief  Disable IT source.
  * @param  pObj: Pointer to device object.
  * @param  Interrupt: IT source to be disabled
  *         should be a value or a combination of the following:
  *         DP83848_WOL_IT
  *         DP83848_ENERGYON_IT
  *         DP83848_AUTONEGO_COMPLETE_IT
  *         DP83848_REMOTE_FAULT_IT
  *         DP83848_LINK_DOWN_IT
  *         DP83848_AUTONEGO_LP_ACK_IT
  *         DP83848_PARALLEL_DETECTION_FAULT_IT
  *         DP83848_AUTONEGO_PAGE_RECEIVED_IT
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  Enable IT source.
  * @param  pObj: Pointer to device object.
  * @param  Interrupt: IT source to be enabled
  *         should be a value or a combination of the following:
  *         DP83848_WOL_IT
  *         DP83848_ENERGYON_IT
  *         DP83848_AUTONEGO_COMPLETE_IT
  *         DP83848_REMOTE_FAULT_IT
  *         DP83848_LINK_DOWN_IT
  *         DP83848_AUTONEGO_LP_ACK_IT
  *         DP83848_PARALLEL_DETECTION_FAULT_IT
  *         DP83848_AUTONEGO_PAGE_RECEIVED_IT
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  Disable loopback mode.
  * @param  pObj: Pointer to device object.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  Enable loopback mode.
  * @param  pObj: Pointer to device object.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//* Wrong link status parameter *//* Disable link config (Auto nego, speed and duplex) *//**
  * @brief  Set the link state of DP83848 device.
  * @param  pObj: Pointer to device object.
  * @param  pLinkState: link state can be one of the following
  *         DP83848_STATUS_100MBITS_FULLDUPLEX if 100Mb/s FD
  *         DP83848_STATUS_100MBITS_HALFDUPLEX if 100Mb/s HD
  *         DP83848_STATUS_10MBITS_FULLDUPLEX  if 10Mb/s FD
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR  if parameter error
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//* Check if auto nego not done *//* Auto Nego enabled *//* Check Auto negotiaition *//* Return Link Down status *//* Read Status register again *//* Read Status register  *//**
  * @brief  Get the link state of DP83848 device.
  * @param  pObj: Pointer to device object.
  * @param  pLinkState: Pointer to link state
  * @retval DP83848_STATUS_LINK_DOWN  if link is down
  *         DP83848_STATUS_AUTONEGO_NOTDONE if Auto nego not completed
  *         DP83848_STATUS_100MBITS_FULLDUPLEX if 100Mb/s FD
  *         DP83848_STATUS_100MBITS_HALFDUPLEX if 100Mb/s HD
  *         DP83848_STATUS_10MBITS_FULLDUPLEX  if 10Mb/s FD
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  Start the auto negotiation process.
  * @param  pObj: device object DP83848_Object_t.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  Enable the DP83848 power down mode.
  * @param  pObj: device object DP83848_Object_t.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  Disable the DP83848 power down mode.
  * @param  pObj: device object DP83848_Object_t.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *//**
  * @brief  De-Initialize the dp83848 and it's hardware resources
  * @param  pObj: device object DP83848_Object_t.
  * @retval None
  *//* if device address is matched *//* Can't read from this device address
            continue with next address *//* Get the device address from special mode register *//* for later check *//* GPIO and Clocks initialization *//**
  * @brief  Initialize the DP83848 and configure the needed hardware resources
  * @param  pObj: device object DP83848_Object_t.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ADDRESS_ERROR if cannot find device address
  *         DP83848_STATUS_READ_ERROR if connot read register
  *//**
  * @brief  Register IO functions to component object
  * @param  pObj: device object  of DP83848_Object_t.
  * @param  ioctx: holds device IO functions.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR if missing mandatory function
  *//** @defgroup DP83848_Private_Functions DP83848 Private Functions
  * @{
  *//* Private functions ---------------------------------------------------------*//* Private function prototypes -----------------------------------------------*//* Private variables ---------------------------------------------------------*//* Private macro -------------------------------------------------------------*//** @defgroup DP83848_Private_Defines DP83848 Private Defines
  * @{
  *//* Private define ------------------------------------------------------------*//* Private typedef -----------------------------------------------------------*//** @defgroup DP83848 DP83848
  * @{
  *//**
  ******************************************************************************
  * @file    dp83848.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the DP83848
  *          PHY devices.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2021 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.h"../Common/idd.h""../Common/io.h""../Common/ts.h"MFX_IO_ReadMultipleuint8_t *unsigned char *MFX_IO_ReadMFX_IO_WriteMFX_IO_DelayMFX_IO_WakeupMFX_IO_EnableWakeupPinMFX_IO_ITConfigMFX_IO_DeInitMFX_IO_InitIDD_dbgTypeDefIDD_SHUNT_USEDIDD_CAL_OFFSET_LSBIDD_CAL_OFFSET_MSBIDD_VALUE_LSBIDD_VALUE_MIDIDD_VALUE_MSBIDD_VDD_MIN_LSBIDD_VDD_MIN_MSBIDD_GAIN_LSBIDD_GAIN_MSBIDD_SHUNT4_LSBIDD_SHUNT4_MSBIDD_SHUNT3_LSBIDD_SHUNT3_MSBIDD_SHUNT2_LSBIDD_SHUNT2_MSBIDD_SHUNT1_LSBIDD_SHUNT1_MSBIDD_SHUNT0_LSBIDD_SHUNT0_MSBIDD_PRE_DELAYIDD_CTRLIRQ_PENDINGIRQ_SRC_ENIRQ_OUTERROR_MSGERROR_SRCSYS_CTRLMFXSTM32L152_IDD_DELTADELAY_20_MS((uint8_t) 0x80)MFXSTM32L152_IDD_DELTADELAY_0_5_MS((uint8_t) 0x00)MFXSTM32L152_IDD_DELTADELAY_VALUE((uint8_t) 0x7F)MFXSTM32L152_IDD_DELTADELAY_UNITMFXSTM32L152_IDD_PREDELAY_20_MSMFXSTM32L152_IDD_PREDELAY_0_5_MSMFXSTM32L152_IDD_PREDELAY_VALUEMFXSTM32L152_IDD_PREDELAY_UNITMFXSTM32L152_IDD_AUTO_CALIBRATION_DISABLEMFXSTM32L152_IDD_AUTO_CALIBRATION_ENABLEMFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_DISABLE((uint8_t) 0x70)MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_ENABLEMFXSTM32L152_IDD_SHUNT_NB_5((uint8_t) 0x05)MFXSTM32L152_IDD_SHUNT_NB_4((uint8_t) 0x04)MFXSTM32L152_IDD_SHUNT_NB_3((uint8_t) 0x03)MFXSTM32L152_IDD_SHUNT_NB_2((uint8_t) 0x02)MFXSTM32L152_IDD_SHUNT_NB_1((uint8_t) 0x01)MFXSTM32L152_IDD_CTRL_CAL_DIS((uint8_t)0x80)MFXSTM32L152_IDD_CTRL_VREF_DIS((uint8_t)0x40)MFXSTM32L152_IDD_CTRL_SHUNT_NB((uint8_t)0x0E)MFXSTM32L152_IDD_CTRL_REQ((uint8_t)0x01)MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD((uint8_t)0x98)MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY((uint8_t)0x97)MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS((uint8_t)0x96)MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION((uint8_t)0x94)MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION((uint8_t)0x93)MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION((uint8_t)0x92)MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION((uint8_t)0x91)MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION((uint8_t)0x90)MFXSTM32L152_REG_ADR_IDD_SHUNT_USED((uint8_t)0x1A)MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_LSB((uint8_t)0x19)MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_MSB((uint8_t)0x18)MFXSTM32L152_REG_ADR_IDD_VALUE_LSB((uint8_t)0x16)MFXSTM32L152_REG_ADR_IDD_VALUE_MID((uint8_t)0x15)MFXSTM32L152_REG_ADR_IDD_VALUE_MSB((uint8_t)0x14)MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB((uint8_t)0x8F)MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB((uint8_t)0x8E)MFXSTM32L152_REG_ADR_IDD_GAIN_LSB((uint8_t)0x8D)MFXSTM32L152_REG_ADR_IDD_GAIN_MSB((uint8_t)0x8C)MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB((uint8_t)0x8B)MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB((uint8_t)0x8A)MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB((uint8_t)0x89)MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB((uint8_t)0x88)MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB((uint8_t)0x87)MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB((uint8_t)0x86)MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB((uint8_t)0x85)MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB((uint8_t)0x84)MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB((uint8_t)0x83)MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB((uint8_t)0x82)MFXSTM32L152_REG_ADR_IDD_PRE_DELAY((uint8_t)0x81)MFXSTM32L152_REG_ADR_IDD_CTRLMFXSTM32L152_TS_CLEAR_FIFOMFXSTM32L152_TS_CTRL_STATUS((uint8_t)0x08)MFXSTM32L152_TS_XY_DATA((uint8_t)0x24)MFXSTM32L152_TS_FIFO_LEVEL((uint8_t)0x21)MFXSTM32L152_TS_FIFO_STA((uint8_t)0x20)MFXSTM32L152_TS_FIFO_TH((uint8_t)0xA4)MFXSTM32L152_TS_TRACK((uint8_t)0xA3)MFXSTM32L152_TS_AVE((uint8_t)0xA2)MFXSTM32L152_TS_TOUCH_DET_DELAY((uint8_t)0xA1)MFXSTM32L152_TS_SETTLING((uint8_t)0xA0)MFXSTM32L152_GPIO_PULL_UP((uint8_t)0x1)MFXSTM32L152_GPIO_PULL_DOWN((uint8_t)0x0)MFXSTM32L152_GPO_OPEN_DRAINMFXSTM32L152_GPO_PUSH_PULLMFXSTM32L152_GPI_WITH_PULL_RESISTORMFXSTM32L152_GPI_WITHOUT_PULL_RESISTORMFXSTM32L152_IRQ_GPI_TYPE_HLREMFXSTM32L152_IRQ_GPI_TYPE_LLFEMFXSTM32L152_IRQ_GPI_EVT_EDGEMFXSTM32L152_IRQ_GPI_EVT_LEVELMFXSTM32L152_GPIO_DIR_OUTMFXSTM32L152_GPIO_DIR_INMFXSTM32L152_GPIO_PINS_ALL((uint32_t)0xFFFFFF)MFXSTM32L152_AGPIO_PIN_7MFXSTM32L152_GPIO_PIN_23MFXSTM32L152_AGPIO_PIN_6MFXSTM32L152_GPIO_PIN_22MFXSTM32L152_AGPIO_PIN_5MFXSTM32L152_GPIO_PIN_21MFXSTM32L152_AGPIO_PIN_4MFXSTM32L152_GPIO_PIN_20MFXSTM32L152_AGPIO_PIN_3MFXSTM32L152_GPIO_PIN_19MFXSTM32L152_AGPIO_PIN_2MFXSTM32L152_GPIO_PIN_18MFXSTM32L152_AGPIO_PIN_1MFXSTM32L152_GPIO_PIN_17MFXSTM32L152_AGPIO_PIN_0MFXSTM32L152_GPIO_PIN_16((uint32_t)0x800000)((uint32_t)0x400000)((uint32_t)0x200000)((uint32_t)0x100000)((uint32_t)0x080000)((uint32_t)0x040000)((uint32_t)0x020000)((uint32_t)0x010000)MFXSTM32L152_GPIO_PIN_15((uint32_t)0x8000)MFXSTM32L152_GPIO_PIN_14((uint32_t)0x4000)MFXSTM32L152_GPIO_PIN_13((uint32_t)0x2000)MFXSTM32L152_GPIO_PIN_12((uint32_t)0x1000)MFXSTM32L152_GPIO_PIN_11((uint32_t)0x0800)MFXSTM32L152_GPIO_PIN_10((uint32_t)0x0400)MFXSTM32L152_GPIO_PIN_9((uint32_t)0x0200)MFXSTM32L152_GPIO_PIN_8((uint32_t)0x0100)MFXSTM32L152_GPIO_PIN_7((uint32_t)0x0080)MFXSTM32L152_GPIO_PIN_6((uint32_t)0x0040)MFXSTM32L152_GPIO_PIN_5((uint32_t)0x0020)MFXSTM32L152_GPIO_PIN_4((uint32_t)0x0010)MFXSTM32L152_GPIO_PIN_3((uint32_t)0x0008)MFXSTM32L152_GPIO_PIN_2((uint32_t)0x0004)MFXSTM32L152_GPIO_PIN_1((uint32_t)0x0002)MFXSTM32L152_GPIO_PIN_0((uint32_t)0x0001)MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3((uint8_t)0x56)MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2((uint8_t)0x55)MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1((uint8_t)0x54)MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2((uint8_t)0x0D)MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1((uint8_t)0x0C)MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE3((uint8_t)0x52)MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE2((uint8_t)0x51)MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1((uint8_t)0x50)MFXSTM32L152_REG_ADR_IRQ_GPI_EVT3((uint8_t)0x4E)MFXSTM32L152_REG_ADR_IRQ_GPI_EVT2((uint8_t)0x4D)MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1((uint8_t)0x4C)MFXSTM32L152_REG_ADR_IRQ_GPI_SRC3((uint8_t)0x4A)MFXSTM32L152_REG_ADR_IRQ_GPI_SRC2((uint8_t)0x49)MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1((uint8_t)0x48)MFXSTM32L152_REG_ADR_GPIO_STATE3((uint8_t)0x12)MFXSTM32L152_REG_ADR_GPIO_STATE2((uint8_t)0x11)MFXSTM32L152_REG_ADR_GPIO_STATE1((uint8_t)0x10)MFXSTM32L152_REG_ADR_GPO_CLR3((uint8_t)0x72)MFXSTM32L152_REG_ADR_GPO_CLR2((uint8_t)0x71)MFXSTM32L152_REG_ADR_GPO_CLR1((uint8_t)0x70)MFXSTM32L152_REG_ADR_GPO_SET3((uint8_t)0x6E)MFXSTM32L152_REG_ADR_GPO_SET2((uint8_t)0x6D)MFXSTM32L152_REG_ADR_GPO_SET1((uint8_t)0x6C)MFXSTM32L152_REG_ADR_GPIO_PUPD3((uint8_t)0x6A)MFXSTM32L152_REG_ADR_GPIO_PUPD2((uint8_t)0x69)MFXSTM32L152_REG_ADR_GPIO_PUPD1((uint8_t)0x68)MFXSTM32L152_REG_ADR_GPIO_TYPE3((uint8_t)0x66)MFXSTM32L152_REG_ADR_GPIO_TYPE2((uint8_t)0x65)MFXSTM32L152_REG_ADR_GPIO_TYPE1((uint8_t)0x64)MFXSTM32L152_REG_ADR_GPIO_DIR3((uint8_t)0x62)MFXSTM32L152_REG_ADR_GPIO_DIR2((uint8_t)0x61)MFXSTM32L152_REG_ADR_GPIO_DIR1((uint8_t)0x60)MFXSTM32L152_IRQ_TS(MFXSTM32L152_IRQ_TS_DET | MFXSTM32L152_IRQ_TS_NE | MFXSTM32L152_IRQ_TS_TH | MFXSTM32L152_IRQ_TS_FULL | MFXSTM32L152_IRQ_TS_OVF )MFXSTM32L152_IRQ_ALL((uint8_t)0xFF)MFXSTM32L152_IRQ_GPIOMFXSTM32L152_IRQ_IDD((uint8_t)0x02)MFXSTM32L152_IRQ_ERROR((uint8_t)0x04)MFXSTM32L152_IRQ_TS_DETMFXSTM32L152_IRQ_TS_NEMFXSTM32L152_IRQ_TS_THMFXSTM32L152_IRQ_TS_FULLMFXSTM32L152_IRQ_TS_OVFMFXSTM32L152_OUT_PIN_POLARITY_HIGHMFXSTM32L152_OUT_PIN_POLARITY_LOW((uint8_t)0x00)MFXSTM32L152_OUT_PIN_TYPE_PUSHPULLMFXSTM32L152_OUT_PIN_TYPE_OPENDRAINMFXSTM32L152_GPIO_ERROR_SRCMFXSTM32L152_TS_ERROR_SRCMFXSTM32L152_IDD_ERROR_SRCMFXSTM32L152_GPIO_ENMFXSTM32L152_TS_ENMFXSTM32L152_IDD_ENMFXSTM32L152_ALTERNATE_GPIO_ENMFXSTM32L152_STANDBYMFXSTM32L152_SWRSTMFXSTM32L152_ID_2((uint8_t)0x79)MFXSTM32L152_ID_1((uint8_t)0x7B)MFXSTM32L152_REG_ADR_IRQ_ACK((uint8_t)0x44)MFXSTM32L152_REG_ADR_IRQ_PENDINGMFXSTM32L152_REG_ADR_IRQ_SRC_EN((uint8_t)0x42)MFXSTM32L152_REG_ADR_MFX_IRQ_OUT((uint8_t)0x41)MFXSTM32L152_REG_ADR_ERROR_MSGMFXSTM32L152_REG_ADR_ERROR_SRC((uint8_t)0x03)MFXSTM32L152_REG_ADR_VDD_REF_LSB((uint8_t)0x07)MFXSTM32L152_REG_ADR_VDD_REF_MSB((uint8_t)0x06)MFXSTM32L152_REG_ADR_SYS_CTRLMFXSTM32L152_REG_ADR_FW_VERSION_LSBMFXSTM32L152_REG_ADR_FW_VERSION_MSBMFXSTM32L152_REG_ADR_ID__MFXSTM32L152_Hmfxstm32l152_idd_drvexternmfxstm32l152_io_drvmfxstm32l152_ts_drvvoid_param_listmfxstm32l152_WriteRegmfxstm32l152_ReadRegmfxstm32l152_Error_DisableITmfxstm32l152_Error_GetITStatusmfxstm32l152_Error_ClearITmfxstm32l152_Error_EnableITmfxstm32l152_Error_ReadMsgmfxstm32l152_Error_ReadSrcmfxstm32l152_IDD_DisableITmfxstm32l152_IDD_GetITStatusmfxstm32l152_IDD_ClearITmfxstm32l152_IDD_EnableITmfxstm32l152_IDD_GetShuntUsedmfxstm32l152_IDD_GetValuemfxstm32l152_IDD_ConfigShuntNbLimitmfxstm32l152_IDD_Configmfxstm32l152_IDD_Startmfxstm32l152_TS_ClearITmfxstm32l152_TS_ITStatusmfxstm32l152_TS_DisableITmfxstm32l152_TS_EnableITmfxstm32l152_TS_GetXYuint16_t *unsigned short *mfxstm32l152_TS_DetectTouchmfxstm32l152_TS_Startmfxstm32l152_IO_DisablePinITmfxstm32l152_IO_EnablePinITmfxstm32l152_IO_SetIrqEvtModemfxstm32l152_IO_SetIrqTypeModemfxstm32l152_IO_DisableAFmfxstm32l152_IO_EnableAFmfxstm32l152_IO_InitPinmfxstm32l152_IO_ClearITmfxstm32l152_IO_ITStatusmfxstm32l152_IO_DisableITmfxstm32l152_IO_EnableITmfxstm32l152_IO_ReadPinmfxstm32l152_IO_WritePinmfxstm32l152_IO_Configmfxstm32l152_IO_Startmfxstm32l152_SetIrqOutPinTypemfxstm32l152_SetIrqOutPinPolaritymfxstm32l152_ClearGlobalITmfxstm32l152_GlobalITStatusmfxstm32l152_DisableITSourcemfxstm32l152_EnableITSourcemfxstm32l152_WakeUpmfxstm32l152_LowPowermfxstm32l152_ReadFwVersionmfxstm32l152_ReadIDmfxstm32l152_Resetmfxstm32l152_DeInitmfxstm32l152_Init/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****//* __MFXSTM32L152_H *//* IDD driver structure *//* IO driver structure *//* Touch screen driver structure *//** 
  * @brief iobus prototypes (they should be defined in common/stm32_iobus.h)
  *//**
  * @brief MFXSTM32L152 Error management functions
  *//**
  * @brief MFXSTM32L152 IDD current measurement functionalities functions
  *//** 
  * @brief MFXSTM32L152 Touch screen functionalities functions
  *//** 
  * @brief MFXSTM32L152 IO functionalities functions
  *//** 
  * @brief MFXSTM32L152 Control functions
  *//** @defgroup MFXSTM32L152_Exported_Functions
  * @{
  *//** @defgroup MFXSTM32L152_Exported_Macros
  * @{
  *//**
  * @brief  IDD Delta Delay unit
  *//**
  * @brief  IDD Delta Delay masks
  *//** @defgroup IDD_DeltaDelay_Defines  IDD Delta DElay Defines
  * @{
  *//**
  * @brief  IDD PreDelay unit
  *//**
  * @brief  IDD PreDelay masks
  *//** @defgroup IDD_PreDelay_Defines  IDD PreDelay Defines
  * @{
  *//**
  * @brief  IDD Calibration
  *//**
  * @brief  Vref Measurement
  *//**
  * @brief  IDD Shunt Number
  *//**
  * @brief  IDD control register masks
  *//** @defgroup IDD_Control_Register_Defines  IDD Control Register Defines
  * @{
  *//**
  * @brief  Register address: Idd number of shunt on board register (R/W)
  *//**
  * @brief  Register address: Idd delta delay between 2 measurements register (R/W)
  *//**
  * @brief  Register address: Idd number of measurements register (R/W)
  *//**
  * @brief  Register address: shunt stabilisation delay registers (R/W)
  *//**
  * @brief  Register address: Idd shunt used offset register (R)
  *//**
  * @brief  Register address: Idd calibration offset register (R)
  *//**
  * @brief  Register address: Idd value register (R)
  *//**
  * @brief  Register address: Idd VDD min register (R/W)
  *//**
  * @brief  Register address: Idd ampli gain register (R/W)
  *//**
  * @brief  Register address: Idd Shunt registers (R/W)
  *//**
  * @brief  Register address: Idd pre delay  register (R/W)
  *//**
  * @brief  Register address: Idd control register (R/W)
  *//**
  * @brief TS registers masks
  *//**
  * @brief  Touch Screen Registers
  *//**
  * @brief  TOUCH SCREEN Registers
  *//*High Level Raising Edge *//* Low Level Falling Edge *//**
  * @brief  GPIO: constant
  *//**
  * @brief  GPIO: IO Pins definition
  *//* agpio [0:7] *//* gpio [8:15] *//* gpio [0:7] *//**
  * @brief  GPIO IRQ_GPI_ACK1/2/3 (W): Write (1) to acknowledge IRQ event
  *//**
  * @brief  GPIO IRQ_GPI_PENDING1/2/3 (R): irq occurs
  *//**
  * @brief  GPIO IRQ_GPI_TYPE1/2/3 (R/W): Irq generated on (0) : Low level or Falling edge. (1) : High level or Rising edge.
  *//**
  * @brief  GPIO IRQ_GPI_EVT1/2/3 (R/W): Irq generated on level (0) or edge (1).
  *//**
  * @brief  GPIO IRQ_GPI_SRC1/2/3 (R/W): registers enable or not the feature to generate irq
  *//* the general MFXSTM32L152_IRQ_GPIO_SRC_EN shall be enabled too          *//* GPIOs can INDIVIDUALLY generate interruption to the Main MCU thanks to the MFXSTM32L152_IRQ_OUT signal *//**
  * @brief  GPIO IRQ_GPIs
  *//**
  * @brief  Reg addr: GPIO STATE (R): Give state of the GPIO pin.
  *//**
  * @brief  Reg addr: GPIO CLEAR (W): When GPIO is in output mode, write (1) puts the corresponding GPO in Low level.
  *//**
  * @brief  Reg addr: GPIO SET (W): When GPIO is in output mode, write (1) puts the corresponding GPO in High level.
  *//**
  * @brief  Reg addr: GPIO PULL_UP_PULL_DOWN (R/W):  discussion open with Jean Claude
  *//**
  * @brief  Reg addr: GPIO TYPE (R/W): If GPIO in output: (0) output push pull, (1) output open drain.
  *                          If GPIO in input: (0) input without pull resistor, (1) input with pull resistor.
  *//**
   * @brief  Reg addr: GPIO DIRECTION (R/W): GPIO pins direction: (0) input, (1) output.
  *//**
  * @brief  GPIO: 24 programmable input/output called MFXSTM32L152_GPIO[23:0] are provided
  *//* All global interrupts          *//* General GPIO irq (only for SRC_EN and PENDING) *//* IDD function irq *//* Error message from MFXSTM32L152 firmware irq *//* TouchScreen Detect irq*//* TouchScreen FIFO Not Empty irq*//* TouchScreen FIFO threshold triggered irq*//* TouchScreen FIFO Full irq*//* TouchScreen FIFO Overflow irq*//**
   * @brief  REG_ADR_IRQ_SRC_EN, REG_ADR_IRQ_PENDING & REG_ADR_IRQ_ACK choices
  *//**
  * @brief  MFXSTM32L152_REG_ADR_MFX_IRQ_OUT choices
  *//* Error raised by Gpio *//* Error raised by Touch Screen *//* Error raised by Idd *//**
  * @brief  MFXSTM32L152_REG_ADR_ERROR_SRC choices
  *//* by the way if IDD and TS are enabled they take automatically the AF pins*//**
  * @brief  MFXSTM32L152_REG_ADR_SYS_CTRL choices
  *//**
  * @brief  MFXSTM32L152_REG_ADR_ID choices
  *//**
  * @brief  Reg Addr IRQs: the Main MCU must acknowledge it thanks to a writing access to the IRQ_ACK register
  *//**
  * @brief  Reg Addr IRQs: the Main MCU must read the IRQ_PENDING register to know the interrupt reason
  *//**
  * @brief  Reg Addr IRQs: to select the events which activate the MFXSTM32L152_IRQ_OUT signal
  *//**
  * @brief  Reg Addr IRQs: to config the pin that informs Main MCU that MFX events appear
  *//**
  * @brief  Register address: Error Message
  *//**
  * @brief  Register address: Error source
  *//**
  * @brief  Register address: Vdd monitoring (R)
  *//**
  * @brief  Register address: System Control Register (R/W)
  *//**
  * @brief  Register address: chip FW_VERSION  (R)
  *//**
  * @brief  Register address: chip IDs (R)
  *//**
  * @brief  MFX COMMON defines
  *//** @defgroup MFXSTM32L152_Exported_Constants
  * @{
  *//** @defgroup MFXSTM32L152_Exported_Types
  * @{
  *//** @defgroup MFXSTM32L152
  * @{
  *//**
  ******************************************************************************
  * @file    mfxstm32l152.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the
  *          mfxstm32l152.c IO expander driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/mfxstm32l152regbufferlengthvaluedelayDeviceAddrRegAddrValueReadValueShuntNbLimitMfxIddConfigXYIO_PinEvtTypeDirectionPinStateIO_ModePolaritySource/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/Common/ts.h9/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/Common/io.h10/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/Common/idd.h11/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.c"mfxstm32l152.h"mfxstm32l152_reg24_setPinValuetmppin_0_7pin_8_15pin_16_232550x0000ff0x00ffmfxstm32l152_ReleaseInstancestaticidxMFXSTM32L152_MAX_INSTANCEuint8_t[3]unsigned char[3]0xFFmfxstm32l152_GetInstance26data20sizeof(data)mode12814(MFXSTM32L152_IDD_CTRL_SHUNT_NB)-15~(MFXSTM32L152_IDD_CTRL_SHUNT_NB)64127129130131132133134RegisterAddrPinPositionPinValue1351361371381391441451461471481401411421431501511522456120248data_xy36sizeof(data_xy)164stateret(uint8_t)MFXSTM32L152_TS_CTRL_STATUS33160500x321610x51620x040x011630x00167772150xFFFFFF-9~MFXSTM32L152_ALTERNATE_GPIO_EN848586tmp1tmp2tmp312167769600xFFFF001342949017600xFFFF0000720x000000FF652800x0000FF00167116800x00FF0000108112807696error_codeIO_MODE_OFFIO_MODE_ANALOG100104IO_MODE_INPUTIO_MODE_INPUT_PUIO_MODE_INPUT_PDIO_MODE_OUTPUT15IO_MODE_OUTPUT_PP_PDIO_MODE_OUTPUT_PP_PUIO_MODE_OUTPUT_OD_PDIO_MODE_OUTPUT_OD_PUIO_MODE_IT_RISING_EDGEIO_MODE_IT_RISING_EDGE_PUIO_MODE_IT_RISING_EDGE_PDIO_MODE_IT_FALLING_EDGEIO_MODE_IT_FALLING_EDGE_PU19IO_MODE_IT_FALLING_EDGE_PDIO_MODE_IT_LOW_LEVELIO_MODE_IT_LOW_LEVEL_PU21IO_MODE_IT_LOW_LEVEL_PDIO_MODE_IT_HIGH_LEVEL22IO_MODE_IT_HIGH_LEVEL_PU23IO_MODE_IT_HIGH_LEVEL_PD655350xFFFF65(uint8_t)0x01-2~(uint8_t)0x010x02(uint8_t)0x02~(uint8_t)0x026866uint8_t[2]unsigned char[2]idinstanceemptymfxstm32l152/* Set the new register value *//* Set the selected pin direction *//* Get the current register value *//**
  * @brief  Internal routine
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  RegisterAddr: Register Address
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  *//* Check for all the registered instances *//**
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  *//* Check all the registered instances *//**
  * @brief  Check if the device instance of the selected address is already registered
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  *//* ------------------------------------------------------------------ *//* ----------------------- Private functions ------------------------ *//* set the current register value *//**
  * @brief  FOR DEBUG ONLY
  *//* Disable global Error interrupt source *//**
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  *//* Return Error interrupt status *//**
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  *//* Clear the global Error interrupt source *//**
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//* Enable global Error interrupt source *//**
  * @brief  Enable Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//* Get the current message register value *//**
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  *//* Get the current source register value *//**
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  *//* --------------------- ERROR MANAGEMENT --------------------------- *//* Disable global IDD interrupt source *//**
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  *//* Return IDD interrupt status *//**
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  *//* Clear the global IDD interrupt source *//**
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//* Enable global IDD interrupt source *//**
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//**
  * @brief  Get Last shunt used for measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval Last shunt used 
  *//* Recompose Idd current value *//**
  * @brief  Get Idd current value
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  *//* Write noewx desired limit *//* Clear number of shunt limit *//**
  * @brief  This function allows to modify number of shunt used for a measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  *//* Idd number of shut on board *//* Idd delta delay configuration: unit and value *//* Idd number of measurements *//* Idd VDD min value: MSB then LSB *//* Idd ampli gain value: MSB then LSB *//* Shunt 4 stabilization delay *//* Shunt 3 stabilization delay *//* Shunt 2 stabilization delay *//* Shunt 1 stabilization delay *//* Shunt 0 stabilization delay *//* Shunt 4 register value: MSB then LSB *//* Shunt 3 register value: MSB then LSB *//* Shunt 2 register value: MSB then LSB *//* Shunt 1 register value: MSB then LSB *//* Shunt 0 register value: MSB then LSB *//* Idd pre delay configuration: unit and value*//* Control register setting: number of shunts *//* Set the Functionalities to be enabled *//**
  * @brief  Configures the IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  *//* Start measurement campaign *//**
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  *//* --------------------- IDD MEASUREMENT ---------------------------- *//* Clear the global TS IT source *//**
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  *//* Return TS interrupts status *//**
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  *//* Disable global TS IT source *//**
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  *//* Enable global TS IT source *//* Reset the FIFO memory content. *//* Calculate positions values *//**
  * @brief  Get the touch screen X and Y positions values
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  *//**
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  *//* Wait for 1 ms delay *//*  Clear all the IT status pending bits if any *//* Touch screen control configuration :
     - No window tracking index
   *//* Clear the FIFO memory content. *//* Configure the Touch FIFO threshold: single point reading *//* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  *//* Select 2 nF filter capacitor *//* Wait for 2 ms *//* Set the Functionalities to be Enabled *//**
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  *//* --------------------- TOUCH SCREEN ------------------------------- *//* Write the new register value *//* remind that AGPIO are less efficient then normal GPIO (they use pooling rather then EXTI) *//* if however IDD or TS are not connected then set it on gives more GPIOs availability *//* so if IDD and TS are both active it is better to let ALTERNATE disabled (0) *//*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) *//* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins *//* AGPIO[4..7] can be either TS or GPIO *//* AGPIO[0..3] can be either IDD or GPIO *//* Enable ALTERNATE functions *//**
  * @brief  Disable the AF for aGPIO.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  *//**
  * @brief  Enable the AF for aGPIO.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  *//* normally this function is called under interrupt *//* it cleans automatically also the Global IRQ_GPIO *//* Clear the IO IT pending bit(s) by acknowledging *//**
  * @brief  Clear the selected IO interrupt pending bit(s). It clear automatically also the general MFXSTM32L152_REG_ADR_IRQ_PENDING
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.            
  * @retval None
  *//* Get the Interrupt status *//**
  * @brief  Check the status of the selected IO interrupt pending bit
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.             
  * @retval Status of the checked IO pin(s).
  *//**
  * @brief  Disable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be disabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  *//**
  * @brief  Enable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be enabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  *//* Disable global IO IT source *//**
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.   
  * @retval None
  *//* Enable global IO IT source *//**
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  *//**
  * @brief  Return the state of the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23. 
  * @retval IO pin(s) state.
  *//* Set the CLEAR register *//* Set the SET register *//* Apply the bit value to the selected pin *//**
  * @brief  When GPIO is in output mode, puts the corresponding GPO in High (1) or Low (0) level.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23. 
  * @param PinState: The new IO pin state.
  * @retval None
  *//**
  * @brief  Configure the Edge for which a transition is detectable for the
  *         selected pin.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.  
  * @param  Evt: Interrupt line activity type, could be one of the following values:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge         
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge           
  * @retval None
  *//**
  * @brief  Set the global interrupt Type. 
  * @param  DeviceAddr: Device address on communication Bus.      
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.   
  * @param  Evt: Interrupt line activity type, could be one of the following values:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model         
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model           
  * @retval None
  *//**
  * @brief  Initialize the selected IO pin direction.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.   
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.      
  * @retval None
  *//* last to do: enable IT *//* High level interrupt mode *//* Low level interrupt mode *//* Interrupt falling edge mode *//* Interrupt rising edge mode *//* first disable IT *//* Output mode *//* Input mode *//* Off or analog mode *//* Configure IO pin according to selected IO mode *//**
  * @brief  Configures the IO pin(s) according to IO mode structure value.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:   
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param  IO_Mode: The IO pin mode to configure, could be one of the following values:
  *   @arg  IO_MODE_INPUT
  *   @arg  IO_MODE_OUTPUT
  *   @arg  IO_MODE_IT_RISING_EDGE
  *   @arg  IO_MODE_IT_FALLING_EDGE
  *   @arg  IO_MODE_IT_LOW_LEVEL
  *   @arg  IO_MODE_IT_HIGH_LEVEL            
  *   @arg  IO_MODE_INPUT_PU,
  *   @arg  IO_MODE_INPUT_PD,
  *   @arg  IO_MODE_OUTPUT_OD_PU,
  *   @arg  IO_MODE_OUTPUT_OD_PD,
  *   @arg  IO_MODE_OUTPUT_PP_PU,
  *   @arg  IO_MODE_OUTPUT_PP_PD,
  *   @arg  IO_MODE_IT_RISING_EDGE_PU
  *   @arg  IO_MODE_IT_FALLING_EDGE_PU
  *   @arg  IO_MODE_IT_LOW_LEVEL_PU
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PU
  *   @arg  IO_MODE_IT_RISING_EDGE_PD
  *   @arg  IO_MODE_IT_FALLING_EDGE_PD
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  *//* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it *//* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI *//* so if IDD and TS are both active it is better to let ALTERNATE off (0) *//* Set the IO Functionalities to be Enabled *//**
  * @brief  Start the IO functionality used and enable the AF for selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  AF_en: 0 to disable, else enabled. 
  * @retval None
  *//* ----------------------- GPIO ------------------------------------- *//* Modify the Interrupt Output line configuration *//* Mask the type bits *//**
  * @brief  Set the global interrupt Type of IRQ_OUT_PIN. 
  * @param  DeviceAddr: Device address on communication Bus.      
  * @param  Type: Interrupt line activity type, could be one of the following values:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line          
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line            
  * @retval None
  *//* Mask the polarity bits *//**
  * @brief  Set the global interrupt Polarity of IRQ_OUT_PIN.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Polarity: the IT mode polarity, could be one of the following values:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge      
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge              
  * @retval None
  *//* Write 1 to the bits that have to be cleared *//**
  * @brief  Clear the selected Global interrupt pending bit(s)
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be cleared, could be any combination
  *         of the below values. The acknowledge signal for MFXSTM32L152_GPIOs configured in input 
  *         with interrupt is not on this register but in IRQ_GPI_ACK1, IRQ_GPI_ACK2 registers.          
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers 
  * @retval None
  *//* Return the global IT source status (pending or not)*//**
  * @brief  Returns the selected Global interrupt source pending bit value
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be checked, could be:
  *   @arg  MFXSTM32L152_IRQ_GPIO: IO interrupt 
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  * @retval The value of the checked Global interrupt source status.
  *//* Set the register *//* Set the interrupts to be Enabled *//* Get the current value of the INT_EN register *//**
  * @brief  Disable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Source: The interrupt source to be configured, could be:
  *   @arg  MFXSTM32L152_IRQ_GPIO: IO interrupt 
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  * @retval None
  *//**
  * @brief  Enable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param Source: The interrupt source to be configured, could be:
  *   @arg  MFXSTM32L152_IRQ_GPIO: IO interrupt 
  *   @arg  MFXSTM32L152_IRQ_IDD : IDD interrupt    
  *   @arg  MFXSTM32L152_IRQ_ERROR : Error interrupt    
  *   @arg  MFXSTM32L152_IRQ_TS_DET : Touch Screen Controller Touch Detected interrupt  
  *   @arg  MFXSTM32L152_IRQ_TS_NE : Touch Screen FIFO Not Empty  
  *   @arg  MFXSTM32L152_IRQ_TS_TH : Touch Screen FIFO threshold triggered  
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full  
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow  
  * @retval None
  *//* Recompose MFX firmware value *//**
  * @brief  Read the MFXSTM32L152 device firmware version.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device FW version (two bytes).
  *//* Return the device ID value *//* Initialize IO BUS layer *//* Wait for a delay to ensure the state of registers *//**
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  *//* toggle wakeup pin *//* enable wakeup pin *//* if instance does not exist, first initialize pins*//* Check if device instance already exists *//**
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//* Enter standby mode *//**
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//* Wait for a delay to ensure registers erasing *//* Soft Reset *//**
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  *//* De-Initialize IO BUS layer *//* De-Init only if instance was previously registered *//* release existing instance *//**
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//* Register the current device instance *//* Look for empty instance *//* To prevent double initialization *//**
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//** @defgroup MFXSTM32L152_Private_Functions
  * @{
  *//** @defgroup MFXSTM32L152_Private_Function_Prototypes
  * @{
  *//* mfxstm32l152 instances by address *//* IDD driver structure initialization *//* IO driver structure initialization *//* Touch screen driver structure initialization *//** @defgroup MFXSTM32L152_Private_Variables
  * @{
  *//** @defgroup MFXSTM32L152_Private_Macros
  * @{
  *//** @defgroup MFXSTM32L152_Private_Defines
  * @{
  *//** @defgroup MFXSTM32L152_Private_Types_Definitions
  * @{
  *//** 
  ******************************************************************************
  * @file    mfxstm32l152.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the MFXSTM32L152
  *          IO Expander devices.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/otm8009a/otm8009a.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/otm8009a/otm8009a.c"otm8009a.h"OTM8009A_ReadID218OTM8009A_CMD_ID1OTM8009A_Initconst uint8_tconst uint8_t[2]const uint8_t *const uint8_t[4]unsigned char[4]const uint8_t[3]const uint8_t[7]unsigned char[7]const uint8_t[15]unsigned char[15]const uint8_t[11]unsigned char[11]const uint8_t[16]unsigned char[16]const uint8_t[17]unsigned char[17]OTM8009A_FORMAT_RBG565OTM8009A_FORMAT_RGB888OTM8009A_ORIENTATION_LANDSCAPEconst uint8_t[5]unsigned char[5]/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/otm8009aColorCodingorientationDSI_IO_ReadCmdweakDSI_IO_WriteCmdconst uint8_t[]unsigned char[]ShortRegData511980xC60x05ShortRegData50OTM8009A_CMD_NOP1770xB1ShortRegData492450xF50x06ShortRegData481820xB6ShortRegData471970xC51020x66ShortRegData462070xCFShortRegData4544OTM8009A_CMD_RAMWRShortRegData4441OTM8009A_CMD_DISPONShortRegData4394OTM8009A_CMD_WRCABCMBShortRegData42OTM8009A_CMD_WRCABCShortRegData4183OTM8009A_CMD_WRCTRLD0x2CShortRegData4081OTM8009A_CMD_WRDISBV0x7FShortRegData3954OTM8009A_CMD_MADCTROTM8009A_MADCTR_MODE_LANDSCAPEShortRegData3858OTM8009A_CMD_COLMOD119OTM8009A_COLMOD_RGB888ShortRegData37OTM8009A_COLMOD_RGB565ShortRegData36OTM8009A_CMD_SLPOUTShortRegData352400xF0ShortRegData342240xE0ShortRegData330x90ShortRegData322080xD0ShortRegData311920xC0ShortRegData301760xB0ShortRegData290xA0ShortRegData281660xA6ShortRegData271930xC10x0EShortRegData261960xC40x83ShortRegData25ShortRegData240x82ShortRegData23270x1BShortRegData220xA3ShortRegData21510x33ShortRegData200x94ShortRegData191490x95ShortRegData18ShortRegData170x92ShortRegData160x08ShortRegData150xA1ShortRegData14ShortRegData130x81ShortRegData122170xD9780x4EShortRegData110x50ShortRegData101800xB4ShortRegData9520x34ShortRegData80x91ShortRegData71690xA9ShortRegData6ShortRegData50x40ShortRegData40x8AShortRegData3480x30ShortRegData20x80ShortRegData1lcdRegData282230xDF43OTM8009A_CMD_PASETlcdRegData270x030x1F42OTM8009A_CMD_CASETlcdRegData25lcdRegData24380x262040xCClcdRegData23370x250x0B0x09lcdRegData220x0C0x0AlcdRegData21lcdRegData20lcdRegData19lcdRegData182030xCBlcdRegData17lcdRegData16lcdRegData15lcdRegData14lcdRegData13lcdRegData12lcdRegData11lcdRegData100x20lcdRegData90x18590x3B600x3C2060xCElcdRegData8570x390x3AlcdRegData70x850x84lcdRegData61790xB3lcdRegData51210x792160xD8lcdRegData40x0F0x070x102260xE2lcdRegData32250xE1lcdRegData2lcdRegData1/**
  * @brief  Read the component ID.
  * @retval Component ID
  *//* DSI host from LTDC incoming pixels in video mode *//* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by *//* NOP command *//* Send Command Display On *//** CABC : Content Adaptive Backlight Control section end << *//* defaut is 0 (lowest Brightness), 0xFF is highest Brightness *//* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] *//* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on *//* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value *//** CABC : Content Adaptive Backlight Control section start >> *//* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  *//* Set Pixel color format to RGB888 *//* Set Pixel color format to RGB565 *//* Wait for sleep out exit *//* Send Sleep Out command to display : no parameter *//* Gamma correction 2.2- table (HSDT possible) *//* Gamma correction 2.2+ table (HSDT possible) *//* NOP - goes back to DCS std command ? *//*************************************************************************** *//* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   *//* Exit CMD2 mode *//* CABC LEDPWM frequency adjusted to 22,7kHz *///////////////////////////////////////////////////////////////////////////////* Pump 1 min and max DM                                *//* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 *//* GOAVST *//* Source driver precharge *//* Power control 1 *//* Panel display timing Setting 3 *//* Rewrite the default value !                           *//* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h *//* GVDD/NGVDD settings *//* -> from 1 line to 1/2 line                            *//* Change pump4 clock ratio                              *//* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h *//* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           *//* Set pump 4&5 x6                                     *//* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 *//* Video mode internal *//* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) *//* -> from -1.0000v downto -1.2625v                 *//* VCOM Voltage settings                            *//* VCOMDC - 0xD900h - 1st parameter - Default 0x39h *//* -> Column inversion                                *//* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 *//* -> from -12.0v downto -9.0v                               *//* Set pump 5 vgh voltage                                    *//* -> from 15.0v down to 13.0v                               *//* Set pump 4 vgh voltage                                    *//* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      *//* -> enable GVDD test mode !!!                         *//* Set gvdd_en_test                                     *//* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 *///////////////////////////////////////////////////////////////////////* Not documented *//* -> Source output level during porch and non-display area to GND *//* Set SD_PT                                                       *//* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          *//* Shift address to 0x80 *//* Enter ORISE Command 2 *//* Enter in command 2 mode and set EXTC to enable address shift function (0x00) *//* Enable CMD2 to access vendor specific commands                               *//**
  * @brief  Initializes the LCD KoD display part by communication in DSI mode in Video Mode
  *         with IC Display Driver OTM8009A (see IC Driver specification for more information).
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  *//* NOTE : This function Should not be modified, when it is needed,
            the DSI_IO_ReadCmd could be implemented in the user file
   *//**
  * @brief  DSI IO Read command.
  * @note : Can be surcharged by application code implementation of the function.
  *//* NOTE : This function Should not be modified, when it is needed,
            the DSI_IO_WriteCmd could be implemented in the user file
   *//**
  * @brief  DSI IO write short/long command.
  * @note : Can be surcharged by application code implementation of the function.
  *//** @defgroup OTM8009A_Exported_Functions OTM8009A Exported Functions
  * @{
  *//* Exported functions ---------------------------------------------------------*//** @defgroup OTM8009A_Exported_Variables
  * @{
  *//* Private macros ------------------------------------------------------------*//*
  * XS[15:0] = 0x000 = 0, XE[15:0] = 0x1DF = 479 for portrait mode : apply to CASET
  * YS[15:0] = 0x000 = 0, YE[15:0] = 0x1DF = 479 for landscape mode : apply to PASET
 *//*
  * CASET value (Column Address Set) : X direction LCD GRAM boundaries
  * depending on LCD orientation mode and PASET value (Page Address Set) : Y direction
  * LCD GRAM boundaries depending on LCD orientation mode
  * XS[15:0] = 0x000 = 0, XE[15:0] = 0x31F = 799 for landscape mode : apply to CASET
  * YS[15:0] = 0x000 = 0, YE[15:0] = 0x31F = 799 for portrait mode : : apply to PASET
  *//*
 * @brief Constant tables of register settings used to transmit DSI
 * command packets as power up initialization sequence of the KoD LCD (OTM8009A LCD Driver)
 *//** @defgroup OTM8009A_Private_Constants OTM8009A Private Constants
  * @{
  *//* Private constants ---------------------------------------------------------*//* Private types -------------------------------------------------------------*//** @defgroup OTM8009A OTM8009A
  * @brief     This file provides a set of functions needed to drive the 
  *            otm8009a IC display driver.
  * @{
  *//** @addtogroup Components
  * @{
  *//**
  ******************************************************************************
  * @file    otm8009a.c
  * @author  MCD Application Team
  * @brief   This file provides the LCD Driver for KoD KM-040TMP-02-0621 (WVGA)
  *          DSI LCD Display OTM8009A.   
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */RegSizeNbrParamspParams/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/stmpe811/stmpe811.hIOE_ReadMultipleIOE_ReadIOE_WriteIOE_DelayIOE_ITConfigIOE_InitSTMPE811_TS_CTRL_STATUSSTMPE811_TS_CTRL_ENABLESTMPE811_EDGE_RISINGSTMPE811_EDGE_FALLINGSTMPE811_POLARITY_HIGHSTMPE811_POLARITY_LOWSTMPE811_TYPE_EDGESTMPE811_TYPE_LEVELSTMPE811_DIRECTION_OUTSTMPE811_DIRECTION_INSTMPE811_PIN_ALLSTMPE811_PIN_7STMPE811_PIN_6STMPE811_PIN_5STMPE811_PIN_4STMPE811_PIN_3STMPE811_PIN_2STMPE811_PIN_1STMPE811_PIN_0STMPE811_TOUCH_IO_ALL(uint32_t)(STMPE811_TOUCH_YD | STMPE811_TOUCH_XD | STMPE811_TOUCH_YU | STMPE811_TOUCH_XU)STMPE811_TOUCH_XUSTMPE811_TOUCH_YUSTMPE811_TOUCH_XDSTMPE811_TOUCH_YDSTMPE811_REG_TSC_SHIELD0x59STMPE811_REG_TSC_I_DRIVE0x58STMPE811_REG_TSC_DATA_NON_INC0xD7STMPE811_REG_TSC_DATA_INC0x57STMPE811_REG_TSC_FRACT_XYZ0x56STMPE811_REG_TSC_DATA_XYZ0x52STMPE811_REG_TSC_DATA_Z0x51STMPE811_REG_TSC_DATA_Y0x4FSTMPE811_REG_TSC_DATA_X0x4DSTMPE811_REG_FIFO_SIZE0x4CSTMPE811_REG_FIFO_STA0x4BSTMPE811_REG_FIFO_TH0x4ASTMPE811_REG_WDM_BL_Y0x48STMPE811_REG_WDM_BL_X0x46STMPE811_REG_WDM_TR_Y0x44STMPE811_REG_WDM_TR_X0x42STMPE811_REG_TSC_CFG0x41STMPE811_REG_TSC_CTRLSTMPE811_REG_ADC_DATA_CH7STMPE811_REG_ADC_DATA_CH6STMPE811_REG_ADC_DATA_CH5STMPE811_REG_ADC_DATA_CH40x38STMPE811_REG_ADC_DATA_CH30x36STMPE811_REG_ADC_DATA_CH2STMPE811_REG_ADC_DATA_CH1STMPE811_REG_ADC_DATA_CH0STMPE811_REG_ADC_CAPT0x22STMPE811_REG_ADC_CTRL20x21STMPE811_REG_ADC_CTRL1STMPE811_REG_ADC_INT_STASTMPE811_REG_ADC_INT_ENSTMPE811_REG_IO_AF0x17STMPE811_REG_IO_FE0x16STMPE811_REG_IO_RE0x15STMPE811_REG_IO_ED0x14STMPE811_REG_IO_DIR0x13STMPE811_REG_IO_MP_STA0x12STMPE811_REG_IO_CLR_PIN0x11STMPE811_REG_IO_SET_PINSTMPE811_REG_IO_INT_STA0x0DSTMPE811_REG_IO_INT_ENSTMPE811_REG_INT_STASTMPE811_REG_INT_ENSTMPE811_REG_INT_CTRLSTMPE811_REG_SPI_CFGSTMPE811_REG_SYS_CTRL2STMPE811_REG_SYS_CTRL1STMPE811_TS_IT(STMPE811_GIT_TOUCH | STMPE811_GIT_FTH | STMPE811_GIT_FOV | STMPE811_GIT_FF | STMPE811_GIT_FE)STMPE811_ALL_GITSTMPE811_GIT_TOUCHSTMPE811_GIT_FTHSTMPE811_GIT_FOVSTMPE811_GIT_FFSTMPE811_GIT_FESTMPE811_GIT_TEMPSTMPE811_GIT_ADCSTMPE811_GIT_IOSTMPE811_TEMPSENS_FCTSTMPE811_IO_FCTSTMPE811_TS_FCTSTMPE811_ADC_FCTSTMPE811_GIT_ENSTMPE811_REG_ID_VERSTMPE811_REG_CHP_ID_MSBSTMPE811_REG_CHP_ID_LSBSTMPE811_ID0x0811__STMPE811_Hstmpe811_io_drvstmpe811_ts_drvstmpe811_TS_ClearITstmpe811_TS_ITStatusstmpe811_TS_DisableITstmpe811_TS_EnableITstmpe811_TS_GetXYstmpe811_TS_DetectTouchstmpe811_TS_Startstmpe811_IO_ClearITstmpe811_IO_ITStatusstmpe811_IO_DisablePinITstmpe811_IO_EnablePinITstmpe811_IO_DisableITstmpe811_IO_EnableITstmpe811_IO_ReadPinstmpe811_IO_WritePinstmpe811_IO_SetEdgeModestmpe811_IO_DisableAFstmpe811_IO_EnableAFstmpe811_IO_InitPinstmpe811_IO_Configstmpe811_IO_Startstmpe811_ClearGlobalITstmpe811_ReadGITStatusstmpe811_GlobalITStatusstmpe811_SetITTypestmpe811_SetITPolaritystmpe811_DisableITSourcestmpe811_EnableITSourcestmpe811_DisableGlobalITstmpe811_EnableGlobalITstmpe811_ReadIDstmpe811_Resetstmpe811_Init/* __STMPE811_H *//** 
  * @brief STMPE811 Touch screen functionalities functions
  *//** 
  * @brief STMPE811 IO functionalities functions
  *//** 
  * @brief STMPE811 Control functions
  *//** @defgroup STMPE811_Exported_Functions
  * @{
  *//** @defgroup STMPE811_Exported_Macros
  * @{
  *//* TS registers masks *//* IO Pin IT edge modes *//* IO IT polarity *//* IO IT types *//* IO Pins directions *//* IO Pins definition *//* Touch Screen Pins definition *//* Touch Screen Registers *//* ADC Registers *//* IO Registers *//* Interrupt system Registers *//* General Control Registers *//* Touch screen interrupts *//* Touch is detected interrupt    *//* FIFO above threshold interrupt *//* FIFO overflowed interrupt      *//* FIFO full interrupt            *//* FIFO empty interrupt           *//* Not implemented                *//* ADC interrupt                  *//* IO interrupt                   *//* Global Interrupts definitions *//* IO expander functionalities *//* Global interrupt Enable bit *//* Identification registers & System Control *//* Chip IDs *//** @defgroup STMPE811_Exported_Constants
  * @{
  *//** @defgroup STMPE811_Exported_Types
  * @{
  *//** @defgroup STMPE811
  * @{
  *//**
  ******************************************************************************
  * @file    stmpe811.h
  * @author  MCD Application Team
  * @brief   This file contains all the functions prototypes for the
  *          stmpe811.c IO expander driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/stmpe811Edge/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/stmpe811/stmpe811.c"stmpe811.h"stmpe811_GetInstanceSTMPE811_MAX_INSTANCEuint8_t[4]dataXYZuldataXYZ215sizeof(dataXYZ)40950x00000FFF75(uint8_t)STMPE811_TS_CTRL_STATUS(uint8_t)0x80(STMPE811_IO_FCT)~(STMPE811_IO_FCT)(STMPE811_TS_FCT | STMPE811_ADC_FCT)~(STMPE811_TS_FCT | STMPE811_ADC_FCT)730x491540x9A7488(STMPE811_IO_FCT | STMPE811_ADC_FCT)-6~(STMPE811_IO_FCT | STMPE811_ADC_FCT)(uint8_t)0x04~(uint8_t)0x04(uint8_t)STMPE811_GIT_EN~(uint8_t)STMPE811_GIT_ENstmpe811/* Disable global interrupt *//* Enable global interrupt *//* Enable the FIFO again *//* Reset FIFO *//* Wait for 2 ms delay *//*  Clear all the status pending bits if any *//* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   *//* Set the driving capability (limit) of the device for TSC pins: 50mA *//* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  *//* Put the FIFO back into operation mode  *//* Select the ADC clock speed: 3.25 MHz *//* Select Sample Time, bit number and ADC Reference *//* Select TSC pins in TSC alternate mode *//* Clear the Falling edge pending bit *//* Clear the Rising edge pending bit *//* Clear the Edge detection pending bit*//* Clear the IO IT pending bit(s) *//* Clear the global IO IT pending bit *//**
  * @brief  Clear the selected IO interrupt pending bit(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.            
  * @retval None
  *//**
  * @brief  Check the status of the selected IO interrupt pending bit
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  STMPE811_PIN_x Where x can be from 0 to 7.             
  * @retval Status of the checked IO pin(s).
  *//* Write the register new value *//* Set the interrupts to be Disabled *//* Get the IO interrupt state *//**
  * @brief  Disable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be disabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @retval None
  *//* Set the interrupts to be enabled *//**
  * @brief  Enable interrupt mode for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO interrupt to be enabled. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @retval None
  *//* Disable the global interrupt *//**
  * @brief  Return the state of the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param IO_Pin: The output pin to be set or reset. This parameter can be one 
  *        of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7. 
  * @retval IO pin(s) state.
  *//**
  * @brief  Write a new IO pin state.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param IO_Pin: The output pin to be set or reset. This parameter can be one 
  *        of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7. 
  * @param PinState: The new IO pin state.
  * @retval None
  *//* Write back the new registers values *//* Enable the Rising edge if selected *//* Enable the Falling edge if selected *//* Disable the Falling Edge *//* Get the current registers values *//**
  * @brief  Configure the Edge for which a transition is detectable for the
  *         selected pin.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.  
  * @param  Edge: The edge which will be detected. This parameter can be one or
  *         a combination of following values: STMPE811_EDGE_FALLING and STMPE811_EDGE_RISING .
  * @retval None
  *//* Write back the new register value *//* Enable the selected pins alternate function *//**
  * @brief  Enable the AF for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  *//* Write back the new value in IO AF register *//* Get the current state of the IO_AF register *//**
  * @brief  Disable the AF for the selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.        
  * @retval None
  *//* Get all the Pins direction *//**
  * @brief  Initialize the selected IO pin direction.
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  IO_Pin: The IO pin to be configured. This parameter could be any 
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.   
  * @param  Direction: could be STMPE811_DIRECTION_IN or STMPE811_DIRECTION_OUT.      
  * @retval None
  *//**
  * @brief  Configures the IO pin(s) according to IO mode structure value.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The output pin to be set or reset. This parameter can be one 
  *         of the following values:   
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @param  IO_Mode: The IO pin mode to configure, could be one of the following values:
  *   @arg  IO_MODE_INPUT
  *   @arg  IO_MODE_OUTPUT
  *   @arg  IO_MODE_IT_RISING_EDGE
  *   @arg  IO_MODE_IT_FALLING_EDGE
  *   @arg  IO_MODE_IT_LOW_LEVEL
  *   @arg  IO_MODE_IT_HIGH_LEVEL            
  * @retval 0 if no error, IO_Mode if error
  *//* Disable AF for the selected IO pin(s) *//* Set the Functionalities to be Disabled *//**
  * @brief  Start the IO functionality use and disable the AF for selected IO pin(s).
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  IO_Pin: The IO pin(s) to put in AF. This parameter can be one 
  *         of the following values:
  *   @arg  STMPE811_PIN_x: where x can be from 0 to 7.
  * @retval None
  *//**
  * @brief  Clear the selected Global interrupt pending bit(s)
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be cleared, could be any combination
  *         of the following values:        
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  *//* Return the global IT source status *//**
  * @brief  Return the Global interrupts status
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be checked, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  *//**
  * @brief  Check the selected Global interrupt source pending bit
  * @param  DeviceAddr: Device address on communication Bus. 
  * @param  Source: the Global interrupt source to be checked, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  *//**
  * @brief  Set the global interrupt Type. 
  * @param  DeviceAddr: Device address on communication Bus.      
  * @param  Type: Interrupt line activity type, could be one of the following values:
  *   @arg  STMPE811_TYPE_LEVEL: Interrupt line is active in level model         
  *   @arg  STMPE811_TYPE_EDGE: Interrupt line is active in edge model           
  * @retval None
  *//**
  * @brief  Set the global interrupt Polarity.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Polarity: the IT mode polarity, could be one of the following values:
  *   @arg  STMPE811_POLARITY_LOW: Interrupt line is active Low/Falling edge      
  *   @arg  STMPE811_POLARITY_HIGH: Interrupt line is active High/Rising edge              
  * @retval None
  *//**
  * @brief  Disable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param  Source: The interrupt source to be configured, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  *//**
  * @brief  Enable the interrupt mode for the selected IT source
  * @param  DeviceAddr: Device address on communication Bus.  
  * @param Source: The interrupt source to be configured, could be:
  *   @arg  STMPE811_GIT_IO: IO interrupt 
  *   @arg  STMPE811_GIT_ADC : ADC interrupt    
  *   @arg  STMPE811_GIT_FE : Touch Screen Controller FIFO Error interrupt
  *   @arg  STMPE811_GIT_FF : Touch Screen Controller FIFO Full interrupt      
  *   @arg  STMPE811_GIT_FOV : Touch Screen Controller FIFO Overrun interrupt     
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  *//* Write Back the Interrupt Control register *//* Set the global interrupts to be Disabled *//* Read the Interrupt Control register  *//**
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  *//* Set the global interrupts to be Enabled *//**
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  *//**
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  *//* Power On the Codec after the power off => all registers are reinitialized *//* Power Down the stmpe811 *//**
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  *//* Generate stmpe811 Software reset *//**
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  *//** @defgroup STMPE811_Private_Functions
  * @{
  *//** @defgroup STMPE811_Private_Function_Prototypes
  * @{
  *//* stmpe811 instances by address *//** @defgroup STMPE811_Private_Variables
  * @{
  *//** @defgroup STMPE811_Private_Macros
  * @{
  *//** @defgroup STMPE811_Private_Defines
  * @{
  *//** @defgroup STMPE811_Private_Types_Definitions
  * @{
  *//**
  ******************************************************************************
  * @file    stmpe811.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the STMPE811
  *          IO Expander devices.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval.h"stm32f7xx_hal.h"COM_TypeDef(unnamed enum)COM1COM2JOYState_TypeDefJOY_NONEJOY_SELJOY_DOWNJOY_LEFTJOY_RIGHTJOY_UPJOYMode_TypeDefJOY_MODE_GPIOJOY_MODE_EXTIButtonMode_TypeDefBUTTON_MODE_GPIOBUTTON_MODE_EXTIButton_TypeDefBUTTON_WAKEUPBUTTON_TAMPERBUTTON_KEYLed_TypeDefLED1LED_GREENLED2LED_ORANGELED3LED_REDLED4LED_BLUEEVAL_I2Cx_TIMING((uint32_t)0x40912732)EVAL_I2Cx_ER_IRQnI2C1_ER_IRQnEVAL_I2Cx_EV_IRQnI2C1_EV_IRQnEVAL_I2Cx_SDA_PINGPIO_PIN_9EVAL_I2Cx_SCL_SDA_AFGPIO_AF4_I2C1EVAL_I2Cx_SCL_SDA_GPIO_PORTGPIOBEVAL_I2Cx_SCL_PINGPIO_PIN_8EVAL_I2Cx_RELEASE_RESET()__HAL_RCC_I2C1_RELEASE_RESET()EVAL_I2Cx_FORCE_RESET()__HAL_RCC_I2C1_FORCE_RESET()EVAL_I2Cx_SCL_SDA_GPIO_CLK_ENABLE()__HAL_RCC_GPIOB_CLK_ENABLE()EVAL_DMAx_CLK_ENABLE()__HAL_RCC_DMA1_CLK_ENABLE()EVAL_I2Cx_CLK_ENABLE()__HAL_RCC_I2C1_CLK_ENABLE()EVAL_I2CxI2C1I2C_SPEED((uint32_t)100000)EEPROM_I2C_ADDRESS_A02((uint16_t)0xA6)EEPROM_I2C_ADDRESS_A01((uint16_t)0xA0)AUDIO_I2C_ADDRESS((uint16_t)0x34)CAMERA_I2C_ADDRESS_2((uint16_t)0x78)CAMERA_I2C_ADDRESS((uint16_t)0x5A)LCD_DSI_ADDRESS_A02TS_I2C_ADDRESS_A02LCD_DSI_ADDRESSTS_I2C_ADDRESS((uint16_t)0x70)((uint16_t)0x54)IO_I2C_ADDRESS_2((uint16_t)0x86)IO_I2C_ADDRESS((uint16_t)0x84)SD_DETECT_PINSD1_DETECT_PINSD2_DETECT_PINIO_PIN_10IO_PIN_15OTG_FS2_POWER_SWITCH_PINIO_PIN_9OTG_FS2_OVER_CURRENT_PINIO_PIN_8OTG_FS1_POWER_SWITCH_PINIO_PIN_7OTG_FS1_OVER_CURRENT_PINIO_PIN_6AUDIO_INT_PINIO_PIN_5TS_INT_PINIO_PIN_14CAM_PLUG_PINIO_PIN_12RSTI_PINIO_PIN_11MII_INT_PINIO_PIN_13XSDN_PINIO_PIN_16JOY_ALL_PINS(IO_PIN_0 | IO_PIN_1 | IO_PIN_2 | IO_PIN_3 | IO_PIN_4)JOY_NONE_PINJOY_UP_PINIO_PIN_4JOY_RIGHT_PINIO_PIN_3JOY_LEFT_PINIO_PIN_2JOY_DOWN_PINIO_PIN_1JOY_SEL_PINIO_PIN_0ADCx_POLL_TIMEOUTSAMPLINGTIMEADC_SAMPLETIME_3CYCLESADCx_CHANNELADC_CHANNEL_8ADCx_CHANNEL_GPIO_PORTGPIOFADCx_CHANNEL_PINGPIO_PIN_10ADCx_RELEASE_RESET()__HAL_RCC_ADC_RELEASE_RESET()ADCx_FORCE_RESET()__HAL_RCC_ADC_FORCE_RESET()ADCx_CHANNEL_GPIO_CLK_ENABLE()__HAL_RCC_GPIOF_CLK_ENABLE()ADCx_CLK_ENABLE()__HAL_RCC_ADC3_CLK_ENABLE()ADCxADC3EVAL_COMx_RX_GPIO_CLK_DISABLE(__INDEX__)(((__INDEX__) == 0) ? EVAL_COM1_RX_GPIO_CLK_DISABLE() : 0)EVAL_COMx_RX_GPIO_CLK_ENABLE(__INDEX__)do { if((__INDEX__) == COM1) EVAL_COM1_RX_GPIO_CLK_ENABLE(); } while(0)EVAL_COMx_TX_GPIO_CLK_DISABLE(__INDEX__)(((__INDEX__) == 0) ? EVAL_COM1_TX_GPIO_CLK_DISABLE() : 0)EVAL_COMx_TX_GPIO_CLK_ENABLE(__INDEX__)do { if((__INDEX__) == COM1) EVAL_COM1_TX_GPIO_CLK_ENABLE(); } while(0)EVAL_COMx_CLK_DISABLE(__INDEX__)(((__INDEX__) == 0) ? EVAL_COM1_CLK_DISABLE() : 0)EVAL_COMx_CLK_ENABLE(__INDEX__)do { if((__INDEX__) == COM1) EVAL_COM1_CLK_ENABLE(); } while(0)EVAL_COM1_IRQnUSART1_IRQnEVAL_COM1_RX_AFGPIO_AF7_USART1EVAL_COM1_RX_GPIO_CLK_DISABLE()__HAL_RCC_GPIOA_CLK_DISABLE()EVAL_COM1_RX_GPIO_CLK_ENABLE()__HAL_RCC_GPIOA_CLK_ENABLE()EVAL_COM1_RX_GPIO_PORTGPIOAEVAL_COM1_RX_PINEVAL_COM1_TX_AFEVAL_COM1_TX_GPIO_CLK_DISABLE()EVAL_COM1_TX_GPIO_CLK_ENABLE()EVAL_COM1_TX_GPIO_PORTEVAL_COM1_TX_PINEVAL_COM1_CLK_DISABLE()__HAL_RCC_USART1_CLK_DISABLE()EVAL_COM1_CLK_ENABLE()__HAL_RCC_USART1_CLK_ENABLE()EVAL_COM1USART1COMn((uint8_t)1)BUTTONx_GPIO_CLK_DISABLE(__INDEX__)(((__INDEX__) == 0) ? WAKEUP_BUTTON_GPIO_CLK_DISABLE() : ((__INDEX__) == 1) ? TAMPER_BUTTON_GPIO_CLK_DISABLE() : KEY_BUTTON_GPIO_CLK_DISABLE())BUTTONx_GPIO_CLK_ENABLE(__INDEX__)do { if((__INDEX__) == 0) WAKEUP_BUTTON_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) TAMPER_BUTTON_GPIO_CLK_ENABLE(); else KEY_BUTTON_GPIO_CLK_ENABLE(); } while(0)KEY_BUTTON_EXTI_IRQnEXTI15_10_IRQnKEY_BUTTON_GPIO_CLK_DISABLE()__HAL_RCC_GPIOC_CLK_DISABLE()KEY_BUTTON_GPIO_CLK_ENABLE()__HAL_RCC_GPIOC_CLK_ENABLE()KEY_BUTTON_GPIO_PORTGPIOCKEY_BUTTON_PINGPIO_PIN_13TAMPER_BUTTON_EXTI_IRQnTAMPER_BUTTON_GPIO_CLK_DISABLE()TAMPER_BUTTON_GPIO_CLK_ENABLE()TAMPER_BUTTON_GPIO_PORTTAMPER_BUTTON_PINWAKEUP_BUTTON_EXTI_IRQnWAKEUP_BUTTON_GPIO_CLK_DISABLE()WAKEUP_BUTTON_GPIO_CLK_ENABLE()WAKEUP_BUTTON_GPIO_PORTWAKEUP_BUTTON_PINBUTTONn((uint8_t)3)MFX_IRQOUT_EXTI_IRQnEXTI9_5_IRQnMFX_IRQOUT_GPIO_CLK_DISABLE()__HAL_RCC_GPIOI_CLK_DISABLE()MFX_IRQOUT_GPIO_CLK_ENABLE()__HAL_RCC_GPIOI_CLK_ENABLE()MFX_IRQOUT_GPIO_PORTGPIOIMFX_IRQOUT_PINLEDx_GPIO_CLK_DISABLE(__INDEX__)do{if((__INDEX__) == 0) LED1_GPIO_CLK_DISABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_DISABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_DISABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_DISABLE(); }while(0)LEDx_GPIO_CLK_ENABLE(__INDEX__)do{if((__INDEX__) == 0) LED1_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_ENABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_ENABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_ENABLE(); }while(0)LED4_PINGPIO_PIN_3LED4_GPIO_CLK_DISABLE()__HAL_RCC_GPIOJ_CLK_DISABLE()LED4_GPIO_CLK_ENABLE()__HAL_RCC_GPIOJ_CLK_ENABLE()LED4_GPIO_PORTGPIOJLED3_PINGPIO_PIN_1LED3_GPIO_CLK_DISABLE()LED3_GPIO_CLK_ENABLE()LED3_GPIO_PORTLED2_PINGPIO_PIN_0LED2_GPIO_CLK_DISABLE()LED2_GPIO_CLK_ENABLE()LED2_GPIO_PORTLED1_PINGPIO_PIN_15LED1_GPIO_CLK_DISABLE()LED1_GPIO_CLK_ENABLE()LED1_GPIO_PORTLEDn((uint32_t)4)__STM32F769I_EVAL_Hdefined(USE_IOEXPANDER)!defined (USE_STM32F769I_EVAL)BSP_JOY_GetStateBSP_JOY_DeInitBSP_JOY_InitBSP_POTENTIOMETER_GetLevelBSP_POTENTIOMETER_InitBSP_COM_DeInitUART_HandleTypeDef *__UART_HandleTypeDef *BSP_COM_InitBSP_PB_GetStateBSP_PB_DeInitBSP_PB_InitBSP_LED_ToggleBSP_LED_OffBSP_LED_OnBSP_LED_DeInitBSP_LED_InitBSP_GetVersionUSE_IOEXPANDERUSE_STM32F769I_EVAL/* __STM32F769I_EVAL_H *//* USE_IOEXPANDER *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Functions LOW LEVEL Exported Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Macros LOW LEVEL Exported Macros
  * @{
  *//* EVAL_I2Cx_TIMING *//* 0x40912732 takes in account the big rising and aims a clock of 100khz *//* Due to the big MOFSET capacity for adapting the camera level the rising time is very large (>1us) *//* I2C TIMING is calculated from APB1 source clock = 50 MHz *//* I2C TIMING Register define when I2C clock source is SYSCLK *//* I2C interrupt requests *//* Definition for I2Cx Pins *//* Definition for I2Cx clock resources *//* User can use this section to tailor I2Cx/I2Cx instance used and associated 
   resources *//* I2C_SPEED *//* I2C clock speed configuration (in Hz) 
   WARNING: 
   Make sure that this define is not already declared in other files (ie. 
   stm32f769i_eval.h file). It can be used in parallel by other modules. *//**
  * @brief LCD DSI Slave I2C address 2
  *//**
  * @brief LCD DSI Slave I2C address 1
  *//**
  * @brief TouchScreen FT6336G Slave I2C address 2
  *//**
  * @brief TouchScreen FT6206 Slave I2C address 1
  *//*mfx MFX_I2C_ADDR 1*//*mfx MFX_I2C_ADDR 0*//*  The MFX_I2C_ADDR input pin selects the MFX I2C device address 
        MFX_I2C_ADDR input pin     MFX I2C device address
            0                           b: 1000 010x    (0x84)
            1                           b: 1000 011x    (0x86)
   This input is sampled during the MFX firmware startup.  *//* Exported constant IO ------------------------------------------------------*//**
  * @brief Eval Pins definition connected to MFX
  *//**
  * @brief Joystick Pins definition 
  *//* Definition for ADCx's Channel *//* Definition for ADCx Channel Pin *//**
 * @brief Definition for Potentiometer, connected to ADC3
 *//**
 * @brief Definition for COM port1, connected to USART1
 *//** @addtogroup STM32F769I_EVAL_LOW_LEVEL_COM LOW LEVEL COM
  * @{
  *//**
  * @brief Key push-button
  *//**
  * @brief Tamper push-button
  *//**
  * @brief Wakeup push-button
  *//* Joystick pins are connected to IO Expander (accessible through I2C1 interface) *//** @addtogroup STM32F769I_EVAL_LOW_LEVEL_BUTTON LOW LEVEL BUTTON
  * @{
  *//**
  * @brief MFX_IRQOUt pin
  *//** @addtogroup STM32F769I_EVAL_LOW_LEVEL_LED EVAL LOW LEVEL LED
  * @{
  *//** 
  * @brief  Define for STM32F769I_EVAL board
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Constants LOW LEVEL Exported Constants
  * @{
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Exported_Types LOW LEVEL Exported Types
  * @{
  *//** @addtogroup STM32F769I_EVAL_LOW_LEVEL
  * @{
  *//** @addtogroup STM32F769I_EVAL
  * @{
  *//**
  ******************************************************************************
  * @file    stm32f769i_eval.h
  * @author  MCD Application Team
  * @brief   This file contains definitions for STM32F769I_EVAL LEDs,
  *          push-buttons and COM ports hardware resources.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVALJoyModeCOMhuarthusartButtonButtonModeLedTS_DrvTypeDefDisableITGetITStatusClearITEnableITGetXYDetectTouchStartResetReadID__TS_H/* __TS_H *//** @defgroup TS_Driver_structure  Touch Sensor Driver structure
  * @{
  *//** @defgroup TS_Exported_Types
  * @{
  *//** @addtogroup TS
  * @{
  *//**
  ******************************************************************************
  * @file    ts.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This file contains all the functions prototypes for the Touch Screen driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/Components/CommonIO_DrvTypeDefIO_ModeTypedefIO_MODE_OUTPUT_ODIO_MODE_OUTPUT_PPIO_PinStateIO_PIN_RESETIO_PIN_SETITStatusReadPinWritePinConfig__IO_H/* __IO_H *//** @defgroup IO_Driver_structure  IO Driver structure
  * @{
  *//* push dw resistor input - irq detect on high level *//* push up resistor input - irq detect on high level *//* push dw resistor input - irq detect on low level *//* push up resistor input - irq detect on low level *//* push dw resistor input - irq on falling edge *//* push up resistor input - irq on falling edge *//* push dw resistor input - irq on rising edge  *//* push up resistor input - irq on rising edge  *//* PushPull output with  internal pulldown resistor *//* PushPull output with  internal pullup resistor *//* PushPull output without internal resistor *//* Open Drain output with  internal pulldown resistor *//* Open Drain output with  internal pullup resistor *//* Open Drain output without internal resistor *//* input with internal pull down resistor *//* input with internal pull up resistor *//* when pin isn't used*//* analog mode *//* following modes only available on MFX*//* float input - irq detect on high level *//* float input - irq detect on low level *//* float input - irq detect on falling edge *//* float input - irq detect on rising edge *//* output Push Pull *//* input floating *//**
  * @brief  IO Bit SET and Bit RESET enumeration
  *//** @defgroup IO_Exported_Types
  * @{
  *//** @addtogroup IO
  * @{
  *//**
  ******************************************************************************
  * @file    io.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This file contains all the functions prototypes for the IO driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */IDD_DrvTypeDefIDD_ConfigTypeDefErrorGetCodeErrorGetSrcErrorDisableITErrorGetITStatusErrorClearITErrorEnableITGetValueWakeUpLowPowerDeltaDelayValueDeltaDelayUnitMeasureNbPreDelayValuePreDelayUnitCalibrationVrefMeasurementShuntNbUsedShuntNbOnBoardShunt4StabDelayShunt3StabDelayShunt2StabDelayShunt1StabDelayShunt0StabDelayShunt4ValueShunt3ValueShunt2ValueShunt1ValueShunt0ValueVddMinAmpliGain__IDD_H/* __IDD_H *//** @defgroup IDD_Driver_structure  IDD Driver structure
  * @{
  *//*!< Specifies Delta delay between 2 measures
                                  value can be between 1 and 128 *//*!< Specifies Delta delay unit
                                  This parameter can be a value of @ref IDD_DeltaDelay *//*!< Specifies number of Measure to be performed 
                                 This parameter can be a value between 1 and 256 *//*!< Specifies Pre delay value in selected unit
                                  *//*!< Specifies Pre delay unit 
                                 This parameter can be a value of @ref IDD_PreDelay *//*!< Specifies if calibration is done before each Idd measurement
                                  *//*!< Specifies if Vref is automatically measured before each Idd measurement
                                 This parameter can be a value of @ref IDD_Vref_Measurement *//*!< Specifies number of shunts used for measurement
                                 This parameter can be a value of @ref IDD_shunt_number *//*!< Specifies number of shunts that are present on board
                                 This parameter can be a value of @ref IDD_shunt_number *//*!< Specifies delay of Shunt 4 stabilization if existing
                                  *//*!< Specifies delay of Shunt 3 stabilization if existing
                                  *//*!< Specifies delay of Shunt 2 stabilization if existing
                                  *//*!< Specifies delay of Shunt 1 stabilization if existing
                                  *//*!< Specifies delay of Shunt 0 stabilization if existing
                                  *//*!< Specifies value of Shunt 4 if existing
                                  *//*!< Specifies value of Shunt 3 if existing
                                 *//*!< Specifies value of Shunt 2 if existing
                                 *//*!< Specifies value of Shunt 1 if existing
                                 *//*!< Specifies value of Shunt 0 if existing
                                 *//*!< Specifies minimum MCU VDD can reach to protect MCU from reset
                                  *//*!< Specifies ampli gain value
                                 *//** @defgroup IDD_Config_structure  IDD Configuration structure
  * @{
  *//** @defgroup IDD_Exported_Types IDD Exported Types
  * @{
  *//** @addtogroup IDD
  * @{
  *//**
  ******************************************************************************
  * @file    idd.h
  * @author  MCD Application Team
  * @version V4.0.1
  * @date    21-July-2015
  * @brief   This file contains all the functions prototypes for the IDD driver.
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_io.h"../Components/mfxstm32l152/mfxstm32l152.h""stm32f769i_eval.h"BSP_IO_TogglePinBSP_IO_ReadPinBSP_IO_WritePinBSP_IO_ConfigPinBSP_IO_ITClearPinBSP_IO_ITClearBSP_IO_ITGetStatusBSP_IO_ConfigIrqOutPinBSP_IO_DeInitBSP_IO_InitIO_StatusTypeDefIO_OKIO_ERRORIO_TIMEOUTBSP_IO_PinStateTypeDefBSP_IO_PIN_RESETBSP_IO_PIN_SETIO_PIN_ALLIO_PIN_23IO_PIN_22IO_PIN_21IO_PIN_20IO_PIN_19IO_PIN_18IO_PIN_17__STM32F769I_EVAL_IO_H/* __STM32F769I_EVAL_IO_H *//** @defgroup STM32F769I_EVAL_IO_Exported_Functions IO Exported Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Exported_Macro IO Exported Macro
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Exported_Constants IO Exported Constants
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Exported_Types IO Exported Types
  * @{
  *//** @addtogroup STM32F769I_EVAL_IO
  * @{
  *//* Include IO component driver *//**
  ******************************************************************************
  * @file    stm32f769i_eval_io.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_io.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */IoPinIoModeIO_Pins_To_ClearIoIrqOutPinPolarityIoIrqOutPinType/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Inc/stm32f7xx_hal_conf.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/core_cm7.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/cmsis_version.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/cmsis_compiler.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/cmsis_gcc.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/mpu_armv7.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h/usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma_ex.h28/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h29/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h30/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h34/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_flash.h35/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_flash_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sram.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_nor.h39/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h40/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dsi.h45/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h46/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h47/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h49/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h53/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart_ex.h/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_mdios.h55/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval.c"stm32f769i_eval_io.h"OTM8009A_IO_DelayTS_IO_DelayTS_IO_WriteMultipleI2C_MEMADD_SIZE_8BITTS_IO_ReadMultipleTS_IO_ReadTS_IO_WriteTS_IO_InitEEPROM_IO_IsDeviceReadyEEPROM_IO_ReadDataI2C_MEMADD_SIZE_16BITEEPROM_IO_WriteDataEEPROM_IO_InitCAMERA_DelayCAMERA_IO_Readread_value0x00FF0xFF00CAMERA_IO_WriteCAMERA_IO_InitAUDIO_IO_DelayAUDIO_IO_ReadAUDIO_IO_WriteAUDIO_IO_DeInitAUDIO_IO_Initmfx_io_it_enabledgpio_init_structureRCC->AHB1ENR((RCC_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3800UL))->AHB1ENRRCC_AHB1ENR_GPIOIEN(0x1UL << (8U))tmpregRCC->APB2ENR((RCC_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3800UL))->APB2ENRRCC_APB2ENR_SYSCFGEN(0x1UL << (14U))volatile uint32_t10737418241310721073872896143361073887232RCC_TypeDef *GPIO_NOPULLGPIO_SPEED_FREQ_LOW6553610485761114112GPIO_MODE_IT_RISINGGPIO_TypeDef *GPIO_InitTypeDef *1073881088(EXTI9_5_IRQn)(IRQn_Type)(EXTI9_5_IRQn)IOE_WriteMultipleI2Cx_ErrorI2C_HandleTypeDef *__I2C_HandleTypeDef *DelayAddrBufferLengthDevAddressTrialsMemAddresspBufferBufferSizeI2Cx_IsDeviceReady1000I2Cx_WriteMultipleHAL_OKI2Cx_ReadMultipleI2Cx_ReadI2Cx_WriteI2Cx_Initconst I2C_HandleTypeDefconst I2C_HandleTypeDef *HAL_I2C_STATE_RESETI2C_TypeDef *2150410737633281083254578I2C_ADDRESSINGMODE_7BITI2C_DUALADDRESS_DISABLEI2C_GENERALCALL_DISABLEI2C_NOSTRETCH_DISABLEI2Cx_MspInitRCC_AHB1ENR_GPIOBEN(0x1UL << (1U))GPIO_MODE_AF_ODGPIO_SPEED_FREQ_HIGH10241073873920512RCC->APB1ENR((RCC_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3800UL))->APB1ENRRCC_APB1ENR_I2C1EN(0x1UL << (21U))20971524292870143pin_status(JOYState_TypeDef) JOY_NONE(JOYState_TypeDef) JOY_SEL(JOYState_TypeDef) JOY_DOWN(JOYState_TypeDef) JOY_LEFT(JOYState_TypeDef) JOY_RIGHT(JOYState_TypeDef) JOY_UPADC_HandleTypeDef *42949672950xFFFFFFFFGPIO_InitStructADC_ConfigRCC_APB2ENR_ADC3EN(0x1UL << (10U))RCC_AHB1ENR_GPIOFEN(0x1UL << (5U))51201073878016ADC_TypeDef *107380736087041073816064ADC_RESOLUTION_12BADC_DATAALIGN_RIGHTDISABLEADC_EXTERNALTRIGCONV_T1_CC1ADC_EXTERNALTRIGCONVEDGE_NONEADC_ChannelConfTypeDef *USART_TypeDef *USART_TypeDef *[1]struct <unnamed> *[1]USART_TypeDef **struct <unnamed> **4294967279RCC_AHB1ENR_GPIOAEN(0x1UL << (0U))RCC_APB2ENR_USART1EN(0x1UL << (4U))const uint16_tconst uint16_t[1]unsigned short[1]const uint16_t *GPIO_MODE_AF_PPGPIO_PULLUPGPIO_TypeDef *[1]GPIO_TypeDef **GPIO_TypeDef *[3]struct <unnamed> *[3]const uint16_t[3]unsigned short[3]RCC_AHB1ENR_GPIOCEN(0x1UL << (2U))2162688GPIO_MODE_IT_FALLINGGPIO_TypeDef *[4]struct <unnamed> *[4]const uint32_tconst uint32_t[4]unsigned long[4]const uint32_t *GPIO_PIN_SETGPIO_PIN_RESETRCC_AHB1ENR_GPIOJEN(0x1UL << (9U))GPIO_MODE_OUTPUT_PP335544323361996833620224__STM32F769I_EVAL_BSP_VERSIONhEvalADChEvalI2cCOM_RX_AFCOM_TX_AFCOM_RX_PINCOM_TX_PINCOM_RX_PORTCOM_TX_PORTCOM_USART1073811456BUTTON_IRQnBUTTON_PINBUTTON_PORT1073874944GPIO_PIN32768GPIO_PORT92161073882112((__STM32F769I_EVAL_BSP_VERSION_MAIN << 24) |(__STM32F769I_EVAL_BSP_VERSION_SUB1 << 16) |(__STM32F769I_EVAL_BSP_VERSION_SUB2 << 8 ) |(__STM32F769I_EVAL_BSP_VERSION_RC))__STM32F769I_EVAL_BSP_VERSION_RC(0x00)__STM32F769I_EVAL_BSP_VERSION_SUB2(0x01)__STM32F769I_EVAL_BSP_VERSION_SUB1__STM32F769I_EVAL_BSP_VERSION_MAIN(0x02)defined(USE_LCD_HDMI)/* USE_LCD_HDMI *//**
  * @brief  HDMI delay 
  * @param  Delay: Delay in ms
  * @retval None
  *//**
  * @brief  Reads single data with I2C communication
  *         channel from HDMI bridge.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  *//**
  * @brief  HDMI writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  *//**
  * @brief  Initializes HDMI IO low level.
  * @retval None
  *//**************************** LINK ADV7533 DSI-HDMI (Display driver) **********//**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  *//**************************** LINK OTM8009A (Display driver) ******************//**
  * @brief  Delay function used in TouchScreen low level driver.
  * @param  Delay: Delay in ms
  * @retval None
  *//**
  * @brief  Writes multiple data with I2C communication
  *         channel from MCU to TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval None
  *//**
  * @brief  Reads multiple data with I2C communication
  *         channel from TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  *//**
  * @brief  Reads single data with I2C communication
  *         channel from TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  *//**
  * @brief  Writes single data with I2C communication
  *         channel from MCU to TouchScreen.
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @param  Value: Data to be written
  *//**
  * @brief  Initialize I2C communication
  *         channel from MCU to TouchScreen (TS).
  *//******************************** LINK TS (TouchScreen) *****************************//**
  * @brief  Checks if target device is ready for communication. 
  * @note   This function is used with Memory devices
  * @param  DevAddress: Target device address
  * @param  Trials: Number of trials
  * @retval HAL status
  *//**
  * @brief  Read data from I2C EEPROM driver in using DMA channel.
  * @param  DevAddress: Target device address
  * @param  MemAddress: Internal memory address
  * @param  pBuffer: Pointer to data buffer
  * @param  BufferSize: Amount of data to be read
  * @retval HAL status
  *//**
  * @brief  Write data to I2C EEPROM driver in using DMA channel.
  * @param  DevAddress: Target device address
  * @param  MemAddress: Internal memory address
  * @param  pBuffer: Pointer to data buffer
  * @param  BufferSize: Amount of data to be sent
  * @retval HAL status
  *//**
  * @brief  Initializes peripherals used by the I2C EEPROM driver.
  * @retval None
  *//******************************** LINK I2C EEPROM *****************************//**
  * @brief  Camera delay 
  * @param  Delay: Delay in ms
  * @retval None
  *//* For S5K5CAG sensor, 16 bits accesses are used *//**
  * @brief  Camera reads single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  *//**
  * @brief  Camera writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  *//**
  * @brief  Initializes Camera low level.
  * @retval None
  *//********************************* LINK CAMERA ********************************//**
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  *//**
  * @brief  Reads a single data.
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  *//**
  * @brief  Writes a single data.
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  *//**
  * @brief  Deinitializes Audio low level.
  * @retval None
  *//**
  * @brief  Initializes Audio low level.
  * @retval None
  *//********************************* LINK AUDIO *********************************//**
  * @brief  Used by Lx family but requested for MXF component compatibility.
  * @retval None
  *//**
  * @brief  Used by Lx family but requested for MFX component compatibility.
  * @retval None
  *//**
  * @brief  MFX delay 
  * @param  Delay: Delay in ms
  * @retval None
  *//**
  * @brief  MFX reads multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  *//**
  * @brief  MFX reads single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  *//**
  * @brief  MFX writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  *//* Enable and set GPIO EXTI Interrupt to the lowest priority *//* Enable the GPIO EXTI clock *//**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  *//**
  * @brief  DeInitializes MFX low level.
  * @retval None
  *//**
  * @brief  Initializes MFX low level.
  * @retval None
  *//********************************* LINK MFX ***********************************//**
  * @brief  IOE delay 
  * @param  Delay: Delay in ms
  * @retval None
  *//**
  * @brief  IOE writes multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval None
  *//**
  * @brief  IOE reads multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  *//**
  * @brief  IOE reads single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  *//**
  * @brief  IOE writes single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  *//* IO expander IT config done by BSP_TS_ITConfig function *//**
  * @brief  Configures IOE low level interrupt.
  * @retval None
  *//**
  * @brief  Initializes IOE low level.
  * @retval None
  *//********************************* LINK IOE ***********************************//*******************************************************************************
                            LINK OPERATIONS
*******************************************************************************//* Re-Initialize the I2C communication bus *//* De-initialize the I2C communication bus *//**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address
  * @retval None
  *//* Re-Initiaize the I2C Bus *//* Check the communication status *//**
  * @brief  Writes a value in a register of the device through BUS in using DMA mode.
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  MemAddress: internal memory address  
  * @param  Buffer: The target register value to be written 
  * @param  Length: buffer size to be written
  * @retval HAL status
  *//* I2C error occurred *//**
  * @brief  Reads multiple data.
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @param  MemAddress: internal memory address   
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  *//* Execute user timeout callback *//**
  * @brief  Reads a single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @retval Read data
  *//**
  * @brief  Writes a single data.
  * @param  Addr: I2C address
  * @param  Reg: Register address 
  * @param  Value: Data to be written
  * @retval None
  *//* Init the I2C *//**
  * @brief  Initializes I2C HAL.
  * @retval None
  *//* Enable and set I2Cx Interrupt to a lower priority *//* Release the I2C peripheral clock reset *//* Force the I2C peripheral clock reset *//* Enable I2C clock *//*** Configure the I2C peripheral ***//* Configure I2C Rx as alternate function *//* Configure I2C Tx as alternate function *//* Enable GPIO clock *//*** Configure the GPIOs ***//**
  * @brief  Initializes I2C MSP.
  * @retval None
  *//******************************* I2C Routines *********************************//*******************************************************************************
                            BUS OPERATIONS
*******************************************************************************//* Check the pressed keys *//* Read the status joystick pins *//**
  * @brief  Returns the current joystick status.
  * @retval Code of the joystick key pressed
  *          This code can be one of the following values:
  *            @arg  JOY_NONE
  *            @arg  JOY_SEL
  *            @arg  JOY_DOWN
  *            @arg  JOY_LEFT
  *            @arg  JOY_RIGHT
  *            @arg  JOY_UP
  *//**
  * @brief  DeInit joystick GPIOs.
  * @note   JOY DeInit does not disable the MFX, just set the MFX pins in Off mode
  * @retval None.
  *//* Configure IO interrupt acquisition mode *//* Configure joystick pins in IT mode *//* Initialize the IO functionalities *//**
  * @brief  Configures joystick GPIO and EXTI modes.
  * @param  JoyMode: Button mode.
  *          This parameter can be one of the following values:
  *            @arg  JOY_MODE_GPIO: Joystick pins will be used as simple IOs
  *            @arg  JOY_MODE_EXTI: Joystick pins will be connected to EXTI line 
  *                                 with interrupt generation capability  
  * @retval IO_OK: if all initializations are OK. Other value if error.
  *//**
  * @brief  Get Potentiometer level in 12 bits.
  * @retval Potentiometer level(0..0xFFF) / 0xFFFFFFFF : Error
  *//* Parameter discarded because offset correction is disabled *//* Sampling time (number of clock cycles unit) *//* Rank of sampled channel number ADCx_CHANNEL *//* Sampled channel number *//* Configure ADC regular channel *//* DMA one-shot mode selected  *//* Parameter discarded because software trigger chosen *//* Software start to trig the 1st conversion manually, without external event *//* Parameter discarded because sequencer is disabled *//* Continuous mode disabled to have only 1 conversion at each conversion trig *//* EOC flag picked-up to indicate conversion end *//* Sequencer disabled (ADC conversion on only 1 channel: channel set on rank 1) *//* Right-alignment for converted data *//* 12-bit resolution for converted data *//* Asynchronous clock mode, input ADC clock not divided *//* Configure the ADC peripheral *//* ADC Channel GPIO pin configuration *//* ADC an GPIO Periph clock enable *//**
  * @brief  Init Potentiometer.
  * @retval None
  *//* GPIO pins clock, DMA clock can be shut down in the application 
     by surcharging this __weak function *//* DeInit GPIO pins can be done in the application 
     (by surcharging this __weak function) *//* Enable USART clock *//* USART configuration *//**
  * @brief  DeInit COM port.
  * @param  COM: COM port to be configured.
  *          This parameter can be one of the following values:
  *            @arg  COM1 
  *            @arg  COM2 
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  * @retval None
  *//* Configure USART Rx as alternate function *//* Configure USART Tx as alternate function *//**
  * @brief  Configures COM port.
  * @param  COM: COM port to be configured.
  *          This parameter can be one of the following values:
  *            @arg  COM1 
  *            @arg  COM2 
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  * @retval None
  *//**
  * @brief  Returns the selected button state.
  * @param  Button: Button to be checked
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_WAKEUP: Wakeup Push Button 
  *            @arg  BUTTON_TAMPER: Tamper Push Button 
  *            @arg  BUTTON_KEY: Key Push Button
  * @note On STM32F769I-EVAL evaluation board, the three buttons (Wakeup, Tamper
  *       and key buttons) are mapped on the same push button named "Wakeup/Tamper"
  *       on the board serigraphy.
  * @retval The Button GPIO pin value
  *//**
  * @brief  Push Button DeInit.
  * @param  Button: Button to be configured
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_WAKEUP: Wakeup Push Button 
  *            @arg  BUTTON_TAMPER: Tamper Push Button  
  *            @arg  BUTTON_KEY: Key Push Button
  * @note On STM32F769I-EVAL evaluation board, the three buttons (Wakeup, Tamper
  *       and key buttons) are mapped on the same push button named "Wakeup/Tamper"
  *       on the board serigraphy.
  * @note PB DeInit does not disable the GPIO clock
  * @retval None
  *//* Enable and set Button EXTI Interrupt to the lowest priority *//* Configure Button pin as input with External interrupt *//* Configure Button pin as input *//* Enable the BUTTON clock *//**
  * @brief  Configures button GPIO and EXTI Line.
  * @param  Button: Button to be configured
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_WAKEUP: Wakeup Push Button 
  *            @arg  BUTTON_TAMPER: Tamper Push Button  
  *            @arg  BUTTON_KEY: Key Push Button
  * @param  ButtonMode: Button mode
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line 
  *                                    with interrupt generation capability
  * @note On STM32F769I-EVAL evaluation board, the three buttons (Wakeup, Tamper
  *       and key buttons) are mapped on the same push button named "Wakeup/Tamper"
  *       on the board serigraphy.
  * @retval None
  *//**
  * @brief  Toggles the selected LED.
  * @param  Led: LED to be toggled
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  *//**
  * @brief  Turns selected LED Off. 
  * @param  Led: LED to be set off
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  *//**
  * @brief  Turns selected LED On.
  * @param  Led: LED to be set on 
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  *//* Configure the GPIO_LED pin *//* Turn off LED *//**
  * @brief  DeInit LEDs.
  * @param  Led: LED to be configured. 
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @note Led DeInit does not disable the GPIO clock nor disable the Mfx 
  * @retval None
  *//* By default, turn off LED *//* Enable the GPIO_LED clock *//**
  * @brief  Configures LED on GPIO and/or on MFX.
  * @param  Led: LED to be configured. 
  *          This parameter can be one of the following values:
  *            @arg  LED1
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  * @retval None
  *//**
  * @brief  This method returns the STM32F769I EVAL BSP Driver revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Functions STM32F769I_EVAL LOW LEVEL Private Functions
  * @{
  *//* HDMI IO functions *//* TouchScreen (TS) IO functions *//* I2C EEPROM IO function *//* CAMERA IO functions *//* AUDIO IO functions *//* MFX IO functions *//* IOExpander IO functions *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_FunctionPrototypes  STM32F769I_EVAL LOW LEVEL Private Function Prototypes
  * @{
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Variables STM32F769I-EVAL LOW LEVEL Private Variables
  * @{
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Macros STM32F769I-EVAL LOW LEVEL Private Macros
  * @{
  *//*!< [7:0]  release candidate *//*!< [15:8]  sub2 version *//*!< [23:16] sub1 version *//*!< [31:24] main version *//**
 * @brief STM32F769I EVAL BSP Driver version number V2.1.1
   *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_Defines STM32F769I-EVAL LOW LEVEL Private Defines
  * @{
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL_Private_TypesDefinitions STM32F769I-EVAL LOW LEVEL Private Types Definitions
  * @{
  *//** @defgroup STM32F769I_EVAL_LOW_LEVEL STM32F769I_EVAL LOW LEVEL
  * @{
  *//* Dependencies
- stm32f769i_eval_io.c
- stm32f7xx_hal_cortex.c
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_uart.c
- stm32f7xx_hal_i2c.c
- stm32f7xx_hal_adc.c
EndDependencies *//**
  ******************************************************************************
  * @file    stm32f769i_eval.c
  * @author  MCD Application Team
  * @brief   This file provides a set of firmware functions to manage LEDs, 
  *          push-buttons and COM ports available on STM32F769I-EVAL 
  *          evaluation board(MB1219) from STMicroelectronics.
  *
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
            This driver requires the stm32f769i_eval_io.c/.h files to manage the 
            IO module resources mapped on the MFX IO expander.
            These resources are mainly LEDs, Joystick push buttons, SD detect pin, 
            USB OTG power switch/over current drive pins, Camera plug pin, Audio
            INT pin
  @endverbatim
  ******************************************************************************
  */MemAddSize/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_io.cIO_DrvTypeDef *123NULLmfxstm32l152IdentifierIoDrv/* Set *//* Reset *//* Toggle the current pin state *//**
  * @brief  Toggles the selected pins state.
  * @param  IoPin: Selected pins to toggle. 
  *          This parameter can be any combination of the IO pins.  
  * @note   This function is only used to toggle one pin in the same time  
  * @retval None
  *//**
  * @brief  Gets the selected pins current state.
  * @param  IoPin: Selected pins to read. 
  *          This parameter can be any combination of the IO pins. 
  * @retval The current pins state 
  *//* Set the Pin state *//**
  * @brief  Sets the selected pins state.
  * @param  IoPin: Selected pins to write. 
  *          This parameter can be any combination of the IO pins. 
  * @param  PinState: New pins state to write  
  * @retval None
  *//* Initialize the IO driver structure *//**
  * @brief  Sets the IRQ_OUT pin polarity and type
  * @param  IoIrqOutPinPolarity: High/Low
  * @param  IoIrqOutPinType:     OpenDrain/PushPull 
  * @retval OK
  *//* Configure the selected IO pin(s) mode *//**
  * @brief  Configures the IO pin(s) according to IO mode structure value.
  * @param  IoPin: IO pin(s) to be configured. 
  *          This parameter can be one of the following values:
  *            @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param  IoMode: IO pin mode to configure
  *          This parameter can be one of the following values:
  *            @arg  IO_MODE_INPUT
  *            @arg  IO_MODE_OUTPUT
  *            @arg  IO_MODE_IT_RISING_EDGE
  *            @arg  IO_MODE_IT_FALLING_EDGE
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL            
  *            @arg  IO_MODE_ANALOG
  *            @arg  IO_MODE_OFF
  *            @arg  IO_MODE_INPUT_PU,
  *            @arg  IO_MODE_INPUT_PD,
  *            @arg  IO_MODE_OUTPUT_OD,
  *            @arg  IO_MODE_OUTPUT_OD_PU,
  *            @arg  IO_MODE_OUTPUT_OD_PD,
  *            @arg  IO_MODE_OUTPUT_PP,
  *            @arg  IO_MODE_OUTPUT_PP_PU,
  *            @arg  IO_MODE_OUTPUT_PP_PD,
  *            @arg  IO_MODE_IT_RISING_EDGE_PU
  *            @arg  IO_MODE_IT_FALLING_EDGE_PU
  *            @arg  IO_MODE_IT_LOW_LEVEL_PU
  *            @arg  IO_MODE_IT_HIGH_LEVEL_PU
  *            @arg  IO_MODE_IT_RISING_EDGE_PD
  *            @arg  IO_MODE_IT_FALLING_EDGE_PD
  *            @arg  IO_MODE_IT_LOW_LEVEL_PD
  *            @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval IO_OK if all initializations are OK. Other value if error.  
  *//* Clear only the selected list of IO IT pending bits *//**
  * @brief  Clear only one or a selection of IO IT pending bits.
  * @param  IO_Pins_To_Clear : MFX IRQ status IO pin to clear (or combination of several IOs)
  *//* Clear all IO IT pending bits *//**
  * @brief  Clears all the IO IT pending bits.
  * @retval None
  *//* Return the IO Pin IT status *//**
  * @brief  Gets the selected pins IT status.
  * @param  IoPin: Selected pins to check the status. 
  *          This parameter can be any combination of the IO pins.  
  * @retval IO_OK if read status OK. Other value if error.
  *//**
  * @brief  DeInit allows Mfx Initialization to be executed again
  * @note   BSP_IO_Init() has no effect if the IoDrv is already initialized
  *         BSP_IO_DeInit() allows to erase the pointer such to allow init to be effective 
  * @retval IO_OK 
  *//* MFX initialization already done : do nothing *//* Initialize MFX *//* Read ID and verify the MFX is ready *//* Checks if MFX initialization never done *//**
  * @brief  Initializes and configures the IO functionalities and configures all
  *         necessary hardware resources (MFX, ...).
  * @note   BSP_IO_Init() is using HAL_Delay() function to ensure that MFXSTM32L152
  *         IO Expander is correctly reset. HAL_Delay() function provides accurate
  *         delay (in milliseconds) based on variable incremented in SysTick ISR. 
  *         This implies that if BSP_IO_Init() is called from a peripheral ISR process,
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK if all initializations are OK. Other value if error.
  *//** @defgroup STM32F769I_EVAL_IO_Private_Functions IO Private Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Private_Functions_Prototypes IO Private Functions Prototypes
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Private_Variables IO Private Variables
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Private_Macros IO Private Macros
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Private_Defines IO Private Defines
  * @{
  *//** @defgroup STM32F769I_EVAL_IO_Private_Types_Definitions IO Private Types Definitions
  * @{
  *//** @defgroup STM32F769I_EVAL_IO STM32F769I_EVAL IO
  * @{
  *//* Dependencies
- stm32f769i_eval.h
- mfxstm32l152.c
EndDependencies *//**
  ******************************************************************************
  * @file    stm32f769i_eval_io.c
  * @author  MCD Application Team
  * @brief   This file provides a set of functions needed to manage the IO pins
  *          on STM32F769I-EVAL evaluation board.
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
  How To use this driver:
  -----------------------
   - This driver is used to drive the IO module of the STM32F769I-EVAL evaluation
     board.
   - The MFXSTM32L152 IO expander device component driver must be included with this
     driver in order to run the IO functionalities commanded by the IO expander (MFX)
     device mounted on the evaluation board.

  Driver description:
  -------------------
  + Initialization steps:
     o Initialize the IO module using the BSP_IO_Init() function. This 
       function includes the MSP layer hardware resources initialization and the
       communication layer configuration to start the IO functionalities use.    
  
  + IO functionalities use
     o The IO pin mode is configured when calling the function BSP_IO_ConfigPin(), you 
       must specify the desired IO mode by choosing the "IO_ModeTypedef" parameter 
       predefined value.
     o If an IO pin is used in interrupt mode, the function BSP_IO_ITGetStatus() is 
       needed to get the interrupt status. To clear the IT pending bits, you should 
       call the function BSP_IO_ITClear() with specifying the IO pending bit to clear.
     o The IT is handled using the corresponding external interrupt IRQ handler,
       the user IT callback treatment is implemented on the same external interrupt
       callback.
     o The IRQ_OUT pin (common for all functionalities: JOY, SD, LEDs, etc)  can be  
       configured using the function BSP_IO_ConfigIrqOutPin()
     o To get/set an IO pin combination state you can use the functions 
       BSP_IO_ReadPin()/BSP_IO_WritePin() or the function BSP_IO_TogglePin() to toggle the pin 
       state.  
  @endverbatim
  ******************************************************************************
  */OTM8009A_480X800_FREQUENCY_DIVIDEROTM8009A_CMD_ID30xDCOTM8009A_CMD_ID20xDB0xDA0x5E0x550x53OTM8009A_CMD_RDSCNL0x45OTM8009A_CMD_WRTESCNOTM8009A_CMD_RAMRDC0x3EOTM8009A_CMD_RAMWRC0x77OTM8009A_CMD_IDMONOTM8009A_CMD_IDMOFF0x60OTM8009A_MADCTR_MODE_PORTRAITOTM8009A_TEEON_TELOM_VBLANKING_AND_HBLANKING_INFOOTM8009A_TEEON_TELOM_VBLANKING_INFO_ONLYOTM8009A_CMD_TEEON0x35OTM8009A_CMD_TEOFFOTM8009A_CMD_PLTAROTM8009A_CMD_RAMRD0x2E0x2B0x2A0x29OTM8009A_CMD_DISPOFF0x28OTM8009A_CMD_PTLONOTM8009A_CMD_SLPINOTM8009A_CMD_RDDCOLMODOTM8009A_CMD_RDDMADCTLOTM8009A_CMD_SWRESETOTM8009A_800X480_VFPOTM8009A_480X800_HFPOTM8009A_800X480_VBPOTM8009A_480X800_HBPOTM8009A_800X480_VSYNCOTM8009A_480X800_HSYNCOTM8009A_800X480_HFPOTM8009A_480X800_VFPOTM8009A_800X480_HBPOTM8009A_480X800_VBPOTM8009A_800X480_HSYNCOTM8009A_480X800_VSYNC((uint16_t)16)((uint16_t)15)((uint16_t)1)((uint16_t)34)((uint16_t)2)OTM8009A_800X480_HEIGHT((uint16_t)480)OTM8009A_800X480_WIDTH((uint16_t)800)OTM8009A_480X800_HEIGHTOTM8009A_480X800_WIDTH((uint32_t)0x02)((uint32_t)0x00)((uint32_t)0x01)OTM8009A_ORIENTATION_PORTRAIT__weak__attribute__((weak))OTM8009A_ID__OTM8009A_Hdefined ( __GNUC__ ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))__GNUC__/* __OTM8009A_480X800_H *//** @addtogroup OTM8009A_Exported_Functions
  * @{
  *//** @defgroup OTM8009A_Exported_Macros OTM8009A Exported Macros
  * @{
  *//* LCD Frequency divider      *//**
  * @brief  OTM8009A_480X800 frequency divider
  *//* Read ID3 command      *//* Read ID2 command      *//* Read ID1 command      *//* Write CABC Minimum Brightness command     *//* Write Content Adaptive Brightness command *//* Write CTRL Display command                *//* Write Display Brightness command          *//* CABC Management : ie : Content Adaptive Back light Control in IC OTM8009a *//* Read  Tearing Effect Scan line command *//* Write Tearing Effect Scan line command *//* Memory read continue command  *//* Memory write continue command *//* Possible values of COLMOD parameter corresponding to used pixel formats *//* Interface Pixel format command *//* Idle mode On command  *//* Idle mode Off command *//* MY = 0, MX = 1, MV = 1, ML = 0, RGB = 0 *//* Possible used values of MADCTR *//* Memory Access write control command  *//* Parameter TELOM : Tearing Effect Line Output Mode : possible values *//* Tearing Effect Line On command : command with 1 parameter 'TELOM' *//* Tearing Effect Line Off command : command with no parameter *//* Partial area command (4 parameters) *//* Memory (GRAM) read command  *//* Memory (GRAM) write command *//* Page address set command *//* Column address set command *//* Display On command *//* Display Off command *//* Partial mode On command *//* Sleep Out command *//* Sleep In command *//* Read Display pixel format *//* Read Display MADCTR command : read memory display access ctrl *//* Sw reset command *//* NOP command      *//* Version of 14 June 2012                                         *//* Detailed in OTM8009A Data Sheet 'DATA_SHEET_OTM8009A_V0 92.pdf' *//* List of OTM8009A used commands                                  *//* Vertical front porch       *//* Vertical back porch        *//* Vertical synchronization   *//* Horizontal front porch     *//* Horizontal back porch      *//* Horizontal synchronization *//**
  * @brief  OTM8009A_800X480 Timing parameters for Landscape orientation mode
  *         Same values as for Portrait mode in fact.
  *//**
  * @brief  OTM8009A_480X800 Timing parameters for Portrait orientation mode
  *//* LCD PIXEL HEIGHT  *//* LCD PIXEL WIDTH   *//* Width and Height in Landscape mode *//* Width and Height in Portrait mode *//**
  * @brief  otm8009a_480x800 Size
  *//* Pixel format chosen is RGB565 : 16 bpp *//* Pixel format chosen is RGB888 : 24 bpp *//**
 *  @brief  Possible values of
 *  pixel data format (ie color coding) transmitted on DSI Data lane in DSI packets
 *//* Landscape orientation choice of LCD screen *//* Portrait orientation choice of LCD screen  *//**
 *  @brief LCD_OrientationTypeDef
 *  Possible values of Display Orientation
 *//* __GNUC__ || (__ARMCC_VERSION && (__ARMCC_VERSION >= 6010050)) *//* __weak *//* GNU and ARM Compiler 6 compilers *//* OTM8009A ID *//** @addtogroup OTM8009A_Exported_Variables
  * @{
  *//** @addtogroup otm8009a
  * @{
  *//**
  ******************************************************************************
  * @file    otm8009a.h
  * @author  MCD Application Team
  * @brief   This file contains all the constants parameters for the OTM8009A
  *          which is the LCD Driver for KoD KM-040TMP-02-0621 (WVGA)
  *          DSI LCD Display.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */<stddef.h>"Legacy/stm32_hal_legacy.h""stm32f7xx.h"HAL_LockTypeDefHAL_UNLOCKED0x00UHAL_LOCKED0x01UHAL_StatusTypeDefHAL_ERRORHAL_BUSY0x02UHAL_TIMEOUT0x03U__NOINLINE__attribute__ ( (noinline) )__RAM_FUNC__attribute__((section(".RamFunc")))ALIGN_32BYTES(buf)buf __attribute__ ((aligned (32)))__ALIGN_BEGIN__ALIGN_END__attribute__ ((aligned (4)))__packed__attribute__((__packed__))__HAL_UNLOCK(__HANDLE__)do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)__HAL_LOCK(__HANDLE__)do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)__HAL_RESET_HANDLE_STATE(__HANDLE__)((__HANDLE__)->State = 0U)__HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__)do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0)HAL_IS_BIT_CLR(REG,BIT)(((REG) & (BIT)) == 0U)HAL_IS_BIT_SET(REG,BIT)(((REG) & (BIT)) == (BIT))HAL_MAX_DELAY0xFFFFFFFFUUNUSED(X)(void)X__STM32F7xx_HAL_DEF!defined(UNUSED)(USE_RTOS == 1U)defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)defined ( __GNUC__ ) && !defined (__CC_ARM)defined   (__CC_ARM)defined (__ICCARM__)defined   (__GNUC__)defined (__CC_ARM)defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))defined ( __ICCARM__ )defined   (  __GNUC__  )defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined   (  __GNUC__  )/* ___STM32F7xx_HAL_DEF *//* ICCARM Compiler
   ---------------
*//* ARM V4/V5 and V6 & GNU Compiler
   -------------------------------
*//** 
  * @brief  __NOINLINE definition
  *//* GNU Compiler
   ------------
  RAM functions are defined using a specific toolchain attribute 
   "__attribute__((section(".RamFunc")))".
*//* ICCARM Compiler
   ---------------
   RAM functions are defined using a specific toolchain keyword "__ramfunc". 
*//* ARM Compiler V4/V5 and V6
   --------------------------
   RAM functions are defined using the toolchain options. 
   Functions that are executed in RAM should reside in a separate source module.
   Using the 'Options for File' dialog you can simply change the 'Code / Const' 
   area of a module to a memory space in physical RAM.
   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
   dialog. 
*//**
  * @brief  __RAM_FUNC definition
  *//* ARM Compiler *//* IAR Compiler *//* GNU Compiler *//* Macro to get variable aligned on 32-bytes,needed for cache maintenance purpose *//* __GNUC__ *//* __ALIGN_BEGIN *//* __CC_ARM *//* ARM Compiler V5*//* __ALIGN_END *//* ARM Compiler V6 *//* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead *//* __packed *//* USE_RTOS *//* Reserved for future use *//** @brief Reset the Handle's State field.
  * @param __HANDLE__ specifies the Peripheral Handle.
  * @note  This macro can be used for the following purpose: 
  *          - When the Handle is declared as local variable; before passing it as parameter
  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro 
  *            to set to 0 the Handle's "State" field.
  *            Otherwise, "State" field may have any random value and the first time the function 
  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
  *            (i.e. HAL_PPP_MspInit() will not be executed).
  *          - When there is a need to reconfigure the low level hardware: instead of calling
  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
  *            In this later function, when the Handle's "State" field is set to 0, it will execute the function
  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
  * @retval None
  *//* UNUSED *//* To avoid gcc/g++ warnings *//** 
  * @brief  HAL Lock structures definition  
  *//** 
  * @brief  HAL Status structures definition  
  *//**
  ******************************************************************************
  * @file    stm32f7xx_hal_def.h
  * @author  MCD Application Team
  * @brief   This file contains HAL common defines, enumeration, macros and 
  *          structures definitions.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sdram.hBSP_SDRAM_MspDeInitSDRAM_HandleTypeDef *BSP_SDRAM_MspInitBSP_SDRAM_SendcmdFMC_SDRAM_CommandTypeDef *BSP_SDRAM_WriteData_DMABSP_SDRAM_WriteDataBSP_SDRAM_ReadData_DMABSP_SDRAM_ReadDataBSP_SDRAM_Initialization_sequenceBSP_SDRAM_DeInitBSP_SDRAM_InitSDRAM_MODEREG_WRITEBURST_MODE_SINGLE((uint16_t)0x0200)SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED((uint16_t)0x0000)SDRAM_MODEREG_OPERATING_MODE_STANDARDSDRAM_MODEREG_CAS_LATENCY_3((uint16_t)0x0030)SDRAM_MODEREG_CAS_LATENCY_2((uint16_t)0x0020)SDRAM_MODEREG_BURST_TYPE_INTERLEAVED((uint16_t)0x0008)SDRAM_MODEREG_BURST_TYPE_SEQUENTIALSDRAM_MODEREG_BURST_LENGTH_8((uint16_t)0x0004)SDRAM_MODEREG_BURST_LENGTH_4((uint16_t)0x0002)SDRAM_MODEREG_BURST_LENGTH_2((uint16_t)0x0001)SDRAM_MODEREG_BURST_LENGTH_1BSP_SDRAM_DMA_IRQHandlerDMA2_Stream0_IRQHandlerSDRAM_DMAx_IRQnDMA2_Stream0_IRQnSDRAM_DMAx_STREAMDMA2_Stream0SDRAM_DMAx_CHANNELDMA_CHANNEL_0__DMAx_CLK_DISABLE__HAL_RCC_DMA2_CLK_DISABLE__DMAx_CLK_ENABLE__HAL_RCC_DMA2_CLK_ENABLESDRAM_TIMEOUT((uint32_t)0xFFFF)REFRESH_COUNT((uint32_t)0x0603)SDCLOCK_PERIODFMC_SDRAM_CLOCK_PERIOD_2SDRAM_MEMORY_WIDTHFMC_SDRAM_MEM_BUS_WIDTH_32SDRAM_DEVICE_SIZE((uint32_t)0x2000000)SDRAM_DEVICE_ADDR((uint32_t)0xC0000000)SDRAM_ERRORSDRAM_OK__STM32F769I_EVAL_SDRAM_H/* __STM32F769I_EVAL_SDRAM_H *//* These functions can be modified in case the current settings (e.g. DMA stream)
   need to be changed for specific application needs *//** @defgroup STM32F769I_EVAL_SDRAM_Exported_Functions SDRAM Exported Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM_Exported_Macro SDRAM Exported Macro
  * @{
  *//**
  * @brief  FMC SDRAM Mode definition register defines
  *//* DMA definitions for SDRAM DMA transfer *//* SDRAM refresh counter (100Mhz SD clock) *//* #define SDCLOCK_PERIOD                FMC_SDRAM_CLOCK_PERIOD_3 *//* #define SDRAM_MEMORY_WIDTH            FMC_SDRAM_MEM_BUS_WIDTH_16 *//* #define SDRAM_MEMORY_WIDTH            FMC_SDRAM_MEM_BUS_WIDTH_8  *//* SDRAM device size in MBytes *//** @defgroup STM32F769I_EVAL_SDRAM_Exported_Constants SDRAM Exported Constants
  * @{
  *//** 
  * @brief  SDRAM status structure definition  
  *//** @defgroup STM32F769I_EVAL_SDRAM_Exported_Types SDRAM Exported Types
  * @{
  *//** @addtogroup STM32F769I_EVAL_SDRAM
  * @{
  *//**
  ******************************************************************************
  * @file    stm32f769i_eval_sdram.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_sdram.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */hsdramParamsSdramCmduwStartAddressuwDataSizeRefreshCount/home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/fonts.hsFONT_tFontHeightWidthtableLINE(x)((x) * (((sFONT *)BSP_LCD_GetFont())->Height))__FONTS_HFont8Font12Font16Font20Font24/* __FONTS_H *//** @defgroup FONTS_Exported_Functions
  * @{
  *//** @defgroup FONTS_Exported_Macros
  * @{
  *//** @defgroup FONTS_Exported_Constants
  * @{
  *//** @defgroup FONTS_Exported_Types
  * @{
  *//** @addtogroup FONTS
  * @{
  *//** @addtogroup Common
  * @{
  *//** @addtogroup STM32_EVAL
  * @{
  *//** @addtogroup Utilities
  * @{
  *//**
  ******************************************************************************
  * @file    fonts.h
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   Header for fonts.c file
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/newlib-nano/newlib.h<_newlib_version.h>_RETARGETABLE_LOCKING_NANO_FORMATTED_IO_REENT_GLOBAL_ATEXIT_LITE_EXIT_LDBL_EQ_DBL_HAVE_CC_INHIBIT_LOOP_TO_LIBCALL_HAVE_LONG_DOUBLE_ATEXIT_DYNAMIC_ALLOCHAVE_INITFINI_ARRAY_MB_LEN_MAX_REENT_CHECK_VERIFY_WANT_REENT_SMALL__NEWLIB_H__/* !__NEWLIB_H__ *//* #undef _ICONV_FROM_ENCODING_WIN_1258 *//* #undef _ICONV_FROM_ENCODING_WIN_1257 *//* #undef _ICONV_FROM_ENCODING_WIN_1256 *//* #undef _ICONV_FROM_ENCODING_WIN_1255 *//* #undef _ICONV_FROM_ENCODING_WIN_1254 *//* #undef _ICONV_FROM_ENCODING_WIN_1253 *//* #undef _ICONV_FROM_ENCODING_WIN_1252 *//* #undef _ICONV_FROM_ENCODING_WIN_1251 *//* #undef _ICONV_FROM_ENCODING_WIN_1250 *//* #undef _ICONV_FROM_ENCODING_UTF_8 *//* #undef _ICONV_FROM_ENCODING_UTF_16LE *//* #undef _ICONV_FROM_ENCODING_UTF_16BE *//* #undef _ICONV_FROM_ENCODING_UTF_16 *//* #undef _ICONV_FROM_ENCODING_US_ASCII *//* #undef _ICONV_FROM_ENCODING_UCS_4LE *//* #undef _ICONV_FROM_ENCODING_UCS_4BE *//* #undef _ICONV_FROM_ENCODING_UCS_4_INTERNAL *//* #undef _ICONV_FROM_ENCODING_UCS_4 *//* #undef _ICONV_FROM_ENCODING_UCS_2LE *//* #undef _ICONV_FROM_ENCODING_UCS_2BE *//* #undef _ICONV_FROM_ENCODING_UCS_2_INTERNAL *//* #undef _ICONV_FROM_ENCODING_UCS_2 *//* #undef _ICONV_FROM_ENCODING_KOI8_UNI *//* #undef _ICONV_FROM_ENCODING_KOI8_U *//* #undef _ICONV_FROM_ENCODING_KOI8_RU *//* #undef _ICONV_FROM_ENCODING_KOI8_R *//* #undef _ICONV_FROM_ENCODING_ISO_IR_111 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_9 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_8 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_7 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_6 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_5 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_4 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_3 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_2 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_15 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_14 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_13 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_11 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_10 *//* #undef _ICONV_FROM_ENCODING_ISO_8859_1 *//* #undef _ICONV_FROM_ENCODING_EUC_KR *//* #undef _ICONV_FROM_ENCODING_EUC_TW *//* #undef _ICONV_FROM_ENCODING_EUC_JP *//* #undef _ICONV_FROM_ENCODING_CP866 *//* #undef _ICONV_FROM_ENCODING_CP855 *//* #undef _ICONV_FROM_ENCODING_CP852 *//* #undef _ICONV_FROM_ENCODING_CP850 *//* #undef _ICONV_FROM_ENCODING_CP775 *//* #undef _ICONV_FROM_ENCODING_BIG5 *//*
 * Iconv encodings enabled ("from" direction)
 *//* #undef _ICONV_TO_ENCODING_WIN_1258 *//* #undef _ICONV_TO_ENCODING_WIN_1257 *//* #undef _ICONV_TO_ENCODING_WIN_1256 *//* #undef _ICONV_TO_ENCODING_WIN_1255 *//* #undef _ICONV_TO_ENCODING_WIN_1254 *//* #undef _ICONV_TO_ENCODING_WIN_1253 *//* #undef _ICONV_TO_ENCODING_WIN_1252 *//* #undef _ICONV_TO_ENCODING_WIN_1251 *//* #undef _ICONV_TO_ENCODING_WIN_1250 *//* #undef _ICONV_TO_ENCODING_UTF_8 *//* #undef _ICONV_TO_ENCODING_UTF_16LE *//* #undef _ICONV_TO_ENCODING_UTF_16BE *//* #undef _ICONV_TO_ENCODING_UTF_16 *//* #undef _ICONV_TO_ENCODING_US_ASCII *//* #undef _ICONV_TO_ENCODING_UCS_4LE *//* #undef _ICONV_TO_ENCODING_UCS_4BE *//* #undef _ICONV_TO_ENCODING_UCS_4_INTERNAL *//* #undef _ICONV_TO_ENCODING_UCS_4 *//* #undef _ICONV_TO_ENCODING_UCS_2LE *//* #undef _ICONV_TO_ENCODING_UCS_2BE *//* #undef _ICONV_TO_ENCODING_UCS_2_INTERNAL *//* #undef _ICONV_TO_ENCODING_UCS_2 *//* #undef _ICONV_TO_ENCODING_KOI8_UNI *//* #undef _ICONV_TO_ENCODING_KOI8_U *//* #undef _ICONV_TO_ENCODING_KOI8_RU *//* #undef _ICONV_TO_ENCODING_KOI8_R *//* #undef _ICONV_TO_ENCODING_ISO_IR_111 *//* #undef _ICONV_TO_ENCODING_ISO_8859_9 *//* #undef _ICONV_TO_ENCODING_ISO_8859_8 *//* #undef _ICONV_TO_ENCODING_ISO_8859_7 *//* #undef _ICONV_TO_ENCODING_ISO_8859_6 *//* #undef _ICONV_TO_ENCODING_ISO_8859_5 *//* #undef _ICONV_TO_ENCODING_ISO_8859_4 *//* #undef _ICONV_TO_ENCODING_ISO_8859_3 *//* #undef _ICONV_TO_ENCODING_ISO_8859_2 *//* #undef _ICONV_TO_ENCODING_ISO_8859_15 *//* #undef _ICONV_TO_ENCODING_ISO_8859_14 *//* #undef _ICONV_TO_ENCODING_ISO_8859_13 *//* #undef _ICONV_TO_ENCODING_ISO_8859_11 *//* #undef _ICONV_TO_ENCODING_ISO_8859_10 *//* #undef _ICONV_TO_ENCODING_ISO_8859_1 *//* #undef _ICONV_TO_ENCODING_EUC_KR *//* #undef _ICONV_TO_ENCODING_EUC_TW *//* #undef _ICONV_TO_ENCODING_EUC_JP *//* #undef _ICONV_TO_ENCODING_CP866 *//* #undef _ICONV_TO_ENCODING_CP855 *//* #undef _ICONV_TO_ENCODING_CP852 *//* #undef _ICONV_TO_ENCODING_CP850 *//* #undef _ICONV_TO_ENCODING_CP775 *//* #undef _ICONV_TO_ENCODING_BIG5 *//*
 * Iconv encodings enabled ("to" direction)
 *//* #undef _WANT_USE_LONG_TIME_T *//* Define to use type long for time_t.  *//* Define if using retargetable functions for default lock routines.  *//* Define if small footprint nano-formatted-IO implementation used.  *//* #undef _WANT_REENT_GLOBAL_STDIO_STREAMS *//* Define to move the stdio stream FILE objects out of struct _reent and make
   them global.  The stdio stream pointers of struct _reent are initialized to
   point to the global stdio FILE stream objects. *//* Define if declare atexit data as global.  *//* Define if lite version of exit supported.  *//* #undef _UNBUF_STREAM_OPT *//* Define if unbuffered stream file optimization is supported.  *//* #undef _WIDE_ORIENT *//* Define if wide char orientation is supported.  *//* #undef _FSEEK_OPTIMIZATION *//* Define if fseek functions support seek optimization.  *//* #undef _FVWRITE_IN_STREAMIO *//* Define if ivo supported in streamio.  *//* True if long double supported and it is equal to double.  *//* Define if compiler supports -fno-tree-loop-distribute-patterns. *//* True if long double supported.  *//* True if atexit() may dynamically allocate space for cleanup
   functions.  *//* Define if the linker supports .preinit_array/.init_array/.fini_array
 * sections.  *//* #undef _ICONV_ENABLE_EXTERNAL_CCS *//* Enable ICONV external CCS files loading capabilities *//* #undef _ICONV_ENABLED *//* ICONV enabled *//* MB_LEN_MAX *//* #undef _MB_CAPABLE *//* Multibyte supported *//* Verify _REENT_CHECK macros allocate memory successfully. *//* Optional reentrant struct support.  Used mostly on platforms with
   very restricted storage.  *//* #undef _WANT_IO_POS_ARGS *//* Positional argument support in printf functions enabled.  *//* #undef _WANT_IO_LONG_DOUBLE *//* long double type support in IO functions like printf/scanf enabled *//* #undef _WANT_REGISTER_FINI *//* Register application finalization function using atexit. *//* #undef _WANT_IO_LONG_LONG *//* long long type support in IO functions like printf/scanf enabled *//* #undef _WANT_IO_C99_FORMATS *//* C99 formats support (such as %a, %zu, ...) in IO functions like
 * printf/scanf enabled *//* Newlib version *//* #undef _ELIX_LEVEL *//* EL/IX level *//* newlib.hin.  Manually edited from the output of autoheader to
   remove all PACKAGE_ macros which will collide with any user
   package using newlib header files and having its own package name,
   version, etc...  *//* newlib.h.  Generated from newlib.hin by configure.  *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/newlib-nano/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/usr/lib/gcc-arm-none-eabi-10.3-2021.10/usr/lib/usr/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/ieeefp.h__OBSOLETE_MATH__OBSOLETE_MATH_DEFAULT_SUPPORTS_ERREXCEPT__IEEE_LITTLE_ENDIAN__IEEE_BIG_ENDIAN(defined(__arm__) || defined(__thumb__)) && !defined(__MAVERICK__)__VFP_FP____ARMEL____ARM_FP & 0x8__SOFTFP__defined (__aarch64__)defined (__AARCH64EL__)__ARM_FP__epiphany____hppa____nds32____big_endian____SPU____sparc____LITTLE_ENDIAN_DATA__defined(__m68k__) || defined(__mc68000__)defined(__mc68hc11__) || defined(__mc68hc12__) || defined(__mc68hc1x__)__HAVE_SHORT_DOUBLE__defined (__H8300__) || defined (__H8300H__) || defined (__H8300S__) || defined (__H8500__) || defined (__H8300SX__)defined (__xc16x__) || defined (__xc16xL__) || defined (__xc16xS__)__sh____LITTLE_ENDIAN__defined(__SH2E__) || defined(__SH3E__) || defined(__SH4_SINGLE_ONLY__) || defined(__SH2A_SINGLE_ONLY__)_AM29K_WIN32__i386____riscvdefined(__BYTE_ORDER__) && (__BYTE_ORDER__ == __ORDER_BIG_ENDIAN__)__riscv_flen__i960____lm32____M32R____nvptx__defined(_C4x) || defined(_C3x)__TMS320C6X___BIG_ENDIAN__TIC80____MIPSEL____MIPSEB____MMIX____D30V____W65__defined(__Z8001__) || defined(__Z8002__)__m88k____mn10300____mn10200____v800__v850__D10V____DOUBLE__ == 32__PPC__(defined(_BIG_ENDIAN) && _BIG_ENDIAN) || (defined(_AIX) && _AIX)(defined(_LITTLE_ENDIAN) && _LITTLE_ENDIAN) || (defined(__sun__) && __sun__) || (defined(_WIN32) && _WIN32)__xstormy16____arc____CRX____CSKY____CSKYBE____fr30____FT32____mcore____mt____frv____moxie____MOXIE_BIG_ENDIAN____ia64____BIG_ENDIAN____AVR__defined(__or1k__) || defined(__OR1K__) || defined(__OR1KND__)__IP2K____iq2000____MAVERICK____m32c____CRIS____BFIN____x86_64____mep____MICROBLAZE____MICROBLAZEEL____MSP430____PRU____RL78____RL78_64BIT_DOUBLES____RX____RX_BIG_ENDIAN____RX_64BIT_DOUBLES____RX_16BIT_INTS__(defined(__CR16__) || defined(__CR16C__) ||defined(__CR16CP__))__NIOS2____nios2_big_endian____VISIUM____AMDGCN____XTENSA_EL____CYGWIN____thumb____arm__/* not __IEEE_BIG_ENDIAN *//* not __IEEE_LITTLE_ENDIAN *//* Use old math code by default.  *//* 16 Bit INT *//* __MAVERICK__ *//* __ARMEL__ *//* must be __ARMEB__ *//* necv70 was __IEEE_LITTLE_ENDIAN. *//*
 * Macros for use in ieeefp.h. We can't just define the real ones here
 * (like those above) as we have name space issues when this is *not*
 * included via generic the ieeefp.h.
 *//* ARM traditionally used big-endian words; and within those words the
   byte ordering was big or little endian depending upon the target.
   Modern floating-point formats are naturally ordered; in this case
   __VFP_FP__ will be defined, even if soft-float.  *//* This file can define macros to choose variations of the IEEE float
   format:

   _FLT_LARGEST_EXPONENT_IS_NORMAL

	Defined if the float format uses the largest exponent for finite
	numbers rather than NaN and infinity representations.  Such a
	format cannot represent NaNs or infinities at all, but it's FLT_MAX
	is twice the IEEE value.

   _FLT_NO_DENORMALS

	Defined if the float format does not support IEEE denormals.  Every
	float with a zero exponent is taken to be a zero representation.
 
   ??? At the moment, there are no equivalent macros above for doubles and
   the macros are not fully supported by --enable-newlib-hw-fp.

   __IEEE_BIG_ENDIAN

        Defined if the float format is big endian.  This is mutually exclusive
        with __IEEE_LITTLE_ENDIAN.

   __IEEE_LITTLE_ENDIAN
 
        Defined if the float format is little endian.  This is mutually exclusive
        with __IEEE_BIG_ENDIAN.

   Note that one of __IEEE_BIG_ENDIAN or __IEEE_LITTLE_ENDIAN must be specified for a
   platform or error will occur.

   __IEEE_BYTES_LITTLE_ENDIAN

        This flag is used in conjunction with __IEEE_BIG_ENDIAN to describe a situation 
	whereby multiple words of an IEEE floating point are in big endian order, but the
	words themselves are little endian with respect to the bytes.

   _DOUBLE_IS_32BITS 

        This is used on platforms that support double by using the 32-bit IEEE
        float type.

   _FLOAT_ARG

        This represents what type a float arg is passed as.  It is used when the type is
        not promoted to double.
	

   __OBSOLETE_MATH_DEFAULT

	Default value for __OBSOLETE_MATH if that's not set by the user.
	It should be set here based on predefined feature macros.

   __OBSOLETE_MATH

	If set to 1 then some new math code will be disabled and older libm
	code will be used instead.  This is necessary because the new math
	code does not support all targets, it assumes that the toolchain has
	ISO C99 support (hexfloat literals, standard fenv semantics), the
	target has IEEE-754 conforming binary32 float and binary64 double
	(not mixed endian) representation, standard SNaN representation,
	double and single precision arithmetics has similar latency and it
	has no legacy SVID matherr support, only POSIX errno and fenv
	exception based error handling.
*//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/config.h<sys/features.h><machine/ieeefp.h>_REENT_SMALL_READ_WRITE_BUFSIZE_TYPEint_READ_WRITE_RETURN_TYPE__IMPORT__EXPORT__RAND_MAX0x7fffffff_POINTER_INTlong__SYS_CONFIG_H____aarch64__defined(__H8500__) || defined(__W65__)defined(__Z8001__) || defined(__Z8002__) || defined(__H8500__) || defined(__W65__) || defined (__mn10200__) || defined (__AVR__) || defined (__MSP430__)defined (__H8300__) || defined (__H8300H__) || defined(__H8300S__) || defined (__H8300SX__)__INT32__defined(__D10V__)defined(__m68k__) || defined(__mc68000__) || defined(__riscv)___AM29K____unix__defined(__linux__) || defined(__RDOS__)defined(__v850) && !defined(__rtems__)defined(__PPC__)defined(_CALL_SYSV)__SPE__defined (__MICROBLAZE__)__XMK__defined(__mips__) && !defined(__rtems__)defined __MSP430____MSP430X_LARGE__defined(__r8c_cpu__) || defined(__m16c_cpu__)defined(__or1k__) || defined(__or1knd__)__INT_MAX__INT_MAX__LONG_MAX__LONG_MAXdefined (__alpha__) || (defined (__sparc__) && defined(__arch64__)) \__INT_MAX__ == 32767defined(__CYGWIN__)defined(__rtems__)__WCHAR_MAX____INT_MAX__ == 32767 || defined (_WIN32)_WANT_REENT_GLOBAL_STDIO_STREAMS_REENT_GLOBAL_STDIO_STREAMS_WANT_USE_LONG_TIME_T_USE_LONG_TIME_T_MB_EXTENDED_CHARSETS_ALL0xffffffffU0x7fffffffL/* __SYS_CONFIG_H__ *//* If _MB_EXTENDED_CHARSETS_ALL is set, we want all of the extended
   charsets.  The extended charsets add a few functions and a couple
   of tables of a few K each. *//* See if small reent asked for at configuration time and
   is not chosen by the platform by default.  *//* Define `count' parameter of read/write routines.  In POSIX, the `count'
   parameter is "size_t" but legacy newlib code has been using "int" for some
   time.  If not specified, "int" is defaulted.  *//* Define return type of read/write routines.  In POSIX, the return type
   for read()/write() is "ssize_t" but legacy newlib code has been using
   "int" for some time.  If not specified, "int" is defaulted.  *//* End of block that should be kept in sync with GCC's limits.h.  *//* __alpha__ || sparc64 *//* This block should be kept in sync with GCC's limits.h.  The point
   of having these definitions here is to not include limits.h, which
   would pollute the user namespace, while still using types of the
   the correct widths when deciding how to define __int32_t and
   __int64_t.  *//* __m32c__ *//* Xilinx XMK uses Unix98 mutex *//* Configure small REENT structure for Xilinx MicroBlaze platforms *//* For the PowerPC eabi, force the _impure_ptr to be in .sdata *//* we use some glibc header files so turn on glibc large file feature *//* we want the reentrancy structure to be returned by a function *//* in other words, go32 *//* CR16C *//* INT32 *//* 16 bit integer machines *//* ???  This conditional is true for the h8500 and the w65, defining H8300
   in those cases probably isn't the right thing to do.  *//* exceptions first *//* POSIX defs *//* floating point macros *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/_ansi.h<sys/config.h><newlib.h>_NOINLINE_STATIC_NOINLINE static_NOINLINE__attribute__ ((__noinline__))_ELIDABLE_INLINEstatic __inline___ATTRIBUTE(attrs)__attribute__ (attrs)_LONG_DOUBLElong double_NOTHROW_END_STD_C_BEGIN_STD_C_ANSIDECL_H_!(defined(_BEGIN_STD_C) && defined(_END_STD_C))_HAVE_STD_CXX__GNUC_PREREQ (3, 3)defined(__GNUC__) && !defined(__GNUC_STDC_INLINE__)__GNUC_PREREQ (3, 1)__GNUC_MINOR____GNUC_STDC_INLINE__/* _ANSIDECL_H_ *//* On non-GNU compilers and GCC prior to version 3.1 the compiler can't be
   trusted not to inline if it is static. *//* We're using GCC in C99 mode, or an unknown compiler which
  we just have to hope obeys the C99 semantics of inline.  *//* We're using GCC, but without the new C99-compatible behaviour.  *//*  The traditional meaning of 'extern inline' for GCC is not
  to emit the function body unless the address is explicitly
  taken.  However this behaviour is changing to match the C99
  standard, which uses 'extern inline' to indicate that the
  function body *must* be emitted.  Likewise, a function declared
  without either 'extern' or 'static' defaults to extern linkage
  (C99 6.2.2p5), and the compiler may choose whether to use the
  inline version or call the extern linkage version (6.7.4p6).
  If we are using GCC, but do not have the new behaviour, we need
  to use extern inline; if we are using a new GCC with the
  C99-compatible behaviour, or a non-GCC compiler (which we will
  have to hope is C99, since there is no other way to achieve the
  effect of omitting the function if it isn't referenced) we use
  'static inline', which c99 defines to mean more-or-less the same
  as the Gnu C 'extern inline'.  *//* Support gcc's __attribute__ facility.  *//*  ISO C++.  *//* To get a strict ANSI C environment, define macro __STRICT_ANSI__.  This will
   "comment out" the non-ANSI parts of the ANSI header files (non-ANSI header
   files aren't affected).  *//* Provide support for both ANSI and non-ANSI environments.  */(!defined(_STDDEF_H) && !defined(_STDDEF_H_) && !defined(_ANSI_STDDEF_H) \(!defined(__need_wchar_t) && !defined(__need_size_t)	\__sys_stdtypes_hdefined(__NetBSD__)defined (__FreeBSD__)!defined(_SIZE_T_) && !defined(_BSD_SIZE_T_)!defined(_PTRDIFF_T_) && !defined(_BSD_PTRDIFF_T_)!defined(_WCHAR_T_) && !defined(_BSD_WCHAR_T_)_BSD_WCHAR_T_defined (__need_ptrdiff_t) || defined (_STDDEF_H_)defined (__need_size_t) || defined (_STDDEF_H_)defined (__need_wchar_t) || defined (_STDDEF_H_)defined (__sequent__) && defined (_PTRDIFF_T_)defined (_TYPE_ptrdiff_t) && (defined (__need_ptrdiff_t) || defined (_STDDEF_H_))defined (_TYPE_size_t) && (defined (__need_size_t) || defined (_STDDEF_H_))defined (_TYPE_wchar_t) && (defined (__need_wchar_t) || defined (_STDDEF_H_))defined (_STDDEF_H) || defined (__need_ptrdiff_t)_PTRDIFF_T_T_PTRDIFF__T_PTRDIFF__PTRDIFF_T_PTRDIFF_T__BSD_PTRDIFF_T____int_ptrdiff_t_h_GCC_PTRDIFF_T_PTRDIFF_T_DECLARED__PTRDIFF_TYPE__defined (_STDDEF_H) || defined (__need_size_t)__size_t____SIZE_T___SIZE_T_SYS_SIZE_T_H_T_SIZE__T_SIZE__SIZE_T_SIZE_T__BSD_SIZE_T__SIZE_T_DEFINED__SIZE_T_DEFINED_BSD_SIZE_T_DEFINED__SIZE_T_DECLARED___int_size_t_h_GCC_SIZE_T_SIZET___size_tdefined (__FreeBSD__) \__SIZE_TYPE__!(defined (__GNUG__) && defined (size_t))__BEOS__defined (_STDDEF_H) || defined (__need_wchar_t)__wchar_t____WCHAR_T___WCHAR_T_T_WCHAR__T_WCHAR__WCHAR_T_WCHAR_T__BSD_WCHAR_T_DEFINED__BSD_RUNE_T_DEFINED__WCHAR_T_DECLARED_WCHAR_T_DEFINED__WCHAR_T_DEFINED_WCHAR_T_H___int_wchar_t_h__INT_WCHAR_T_H_GCC_WCHAR_T_BSD_RUNE_T_!defined (_ANSI_SOURCE) && !defined (_POSIX_SOURCE)defined (__FreeBSD__) && (__FreeBSD__ < 5)defined (__FreeBSD__) && (__FreeBSD__ >= 5)__BSD_VISIBLE_RUNE_T_DECLARED__WCHAR_TYPE__defined (__need_wint_t)_WINT_T__WINT_TYPE___GCC_PTRDIFF_T__GCC_SIZE_T__GCC_WCHAR_T_defined (_STDDEF_H) || defined (__need_NULL)__GNUG___STDDEF_H(defined (__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) \_GCC_MAX_ALIGN_Tdefined(__cplusplus) && __cplusplus >= 201103L_GXX_NULLPTR_T/* !_STDDEF_H && !_STDDEF_H_ && !_ANSI_STDDEF_H && !__STDDEF_H__
	  || __need_XXX was not defined before *//* _STDDEF_H was defined this time *//* C++11.  *//* C11 or C++11.  *//* _Float128 is defined as a basic type, so max_align_t must be
     sufficiently aligned for it.  This code must work in C++, so we
     use __float128 here; that is only available on some
     architectures, but only on i386 is extra alignment needed for
     __float128.  *//* Type whose alignment is supported in every context and is at least
   as great as that of any standard type not using alignment
   specifiers.  *//* Offset of member MEMBER in a struct of type TYPE. *//* NULL not defined and <stddef.h> or need NULL.  *//* G++ *//* C++ *//* in case <stdio.h> has defined it. *//* A null pointer constant.  *//* __sys_stdtypes_h *//* __NetBSD__ *//*  The following ones are the real ones.  *//*  The references to _GCC_PTRDIFF_T_, _GCC_SIZE_T_, and _GCC_WCHAR_T_
    are probably typos and should be removed before 2.8 is released.  *//* _STDDEF_H or __need_wchar_t.  *//* __wchar_t__ *//* __WCHAR_T__ *//* _BSD_RUNE_T_DEFINED_ *//* _WCHAR_T_DECLARED *//* FreeBSD 5 can't be handled well using "traditional" logic above
   since it no longer defines _BSD_RUNE_T_ yet still desires to export
   rune_t in some cases... *//* Why is this file so hard to maintain properly?  In contrast to
   the comment above regarding BSD/386 1.1, on FreeBSD for as long
   as the symbol has existed, _BSD_RUNE_T_ must not stay defined or
   redundant typedefs will occur when stdlib.h is included after this file. *//* Darwin *//* On BSD/386 1.1, at least, machine/ansi.h defines _BSD_WCHAR_T_
   instead of _WCHAR_T_, and _BSD_RUNE_T_ (which, unlike the other
   symbols in the _FOO_T_ family, stays defined even after its
   corresponding type is defined).  If we define wchar_t, then we
   must undef _WCHAR_T_; for BSD/386 1.1 (and perhaps others), if
   we undef _WCHAR_T_, then we must also define rune_t, since 
   headers like runetype.h assume that if machine/ansi.h is included,
   and _BSD_WCHAR_T_ is not defined, then rune_t is available.
   machine/ansi.h says, "Note that _WCHAR_T_ and _RUNE_T_ must be of
   the same type." *//* Cray Unicos/Mk *//* BeOS *//* FreeBSD 5 *//* Define this type if we are doing the whole job,
   or if we want this type in particular.  *//* Wide character type.
   Locale-writers should change this as necessary to
   be big enough to hold unique values not between 0 and 127,
   and not (wchar_t) -1, for each defined multibyte character.  *//* _STDDEF_H or __need_size_t.  *//* __size_t__ *//* __SIZE_T__ *//* _SIZE_T *//* _SYS_SIZE_T_H *//* _T_SIZE_ *//* _T_SIZE *//* __SIZE_T *//* _SIZE_T_ *//* _BSD_SIZE_T_ *//* _SIZE_T_DEFINED_ *//* _SIZE_T_DEFINED *//* _BSD_SIZE_T_DEFINED_ *//* _SIZE_T_DECLARED *//* ___int_size_t_h *//* _GCC_SIZE_T *//* _SIZET_ *//* __size_t *//* !(defined (__GNUG__) && defined (size_t)) *//* __BEOS__ *//* __size_t is a typedef, must not trash it.  *//* in case <sys/types.h> has defined it. *//* Unsigned type of `sizeof' something.  *//* _STDDEF_H or __need_ptrdiff_t.  *//* If this symbol has done its job, get rid of it.  *//* _PTRDIFF_T *//* _T_PTRDIFF_ *//* _T_PTRDIFF *//* __PTRDIFF_T *//* _PTRDIFF_T_ *//* _BSD_PTRDIFF_T_ *//* ___int_ptrdiff_t_h *//* _GCC_PTRDIFF_T *//* _PTRDIFF_T_DECLARED *//* DragonFly *//* Signed type of difference of two pointers.  *//* In case nobody has defined these types, but we aren't running under
   GCC 2.00, make sure that __PTRDIFF_TYPE__, __SIZE_TYPE__, and
   __WCHAR_TYPE__ have reasonable values.  This can happen if the
   parts of GCC is compiled by an older compiler, that actually
   include gstddef.h, such as collect2.  *//* On VxWorks, <type/vxTypesBase.h> may have defined macros like
   _TYPE_size_t which will typedef size_t.  fixincludes patched the
   vxTypesBase.h so that this macro is only defined if _GCC_SIZE_T is
   not defined, and so that defining this macro defines _GCC_SIZE_T.
   If we find that the macros are still defined at this point, we must
   invoke them so that the type is defined as expected.  *//* Sequent's header files use _PTRDIFF_T_ in some conflicting way.
   Just ignore it.  *//* defined(__NetBSD__) *//* Undef _FOO_T_ if we are supposed to define foo_t.  *//* On BSD/386 1.1, at least, machine/ansi.h defines _BSD_WCHAR_T_
   instead of _WCHAR_T_. *//* This avoids lossage on SunOS but only if stdtypes.h comes first.
   There's no way to win with the other order!  Sun lossage.  *//* snaroff@next.com says the NeXT needs this.  *//* Any one of these symbols __need_* means that GNU libc
   wants us just to define one data type.  So don't define
   the symbols that indicate this file's entire job has been done.  *//*
 * ISO C Standard:  7.17  Common definitions  <stddef.h>
 *//* Copyright (C) 1989-2020 Free Software Foundation, Inc.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.

You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
<http://www.gnu.org/licenses/>.  *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/include/usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/10.3.1/usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/arm-none-eabi/usr/lib/gcc-arm-none-eabi-10.3-2021.10/lib/gcc/usr/lib/gcc-arm-none-eabi-10.3-2021.10/libwint_toffsetof(TYPE,MEMBER)__builtin_offsetof (TYPE, MEMBER)__need_NULL((void *)0)__need_wint_t__need_wchar_t__need_size_t__need_ptrdiff_t__STDC_VERSION__201112Lunsigned int/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_types.h<machine/_default_types.h>_MACHINE__TYPES_H/*
 *  $Id$
 *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_types.h<machine/_types.h>char *__va_list__useconds_t__suseconds_t__nlink_t__nl_item__socklen_t__sa_family_t__timer_t__clockid_t__time_t__clock_t_iconv_t_mbstate_t__ssize_t_ssize_t_fpos_t__key_t__loff_t__off_t_off64_t__mode_t__ino_t__id_t__gid_t__uid_t__dev_t__pid_t_off_t__fsfilcnt_t__fsblkcnt_t__blksize_t__blkcnt_t__value__count__wchb__wch_TIMER_T_unsigned long_CLOCKID_T__TIME_T___int_least64_t_CLOCK_T_unsignedsigned_SYS__TYPES_H__machine_blkcnt_t_defined__machine_blksize_t_defined__machine_fsblkcnt_t_defined__machine_fsfilcnt_t_defined__machine_off_t_defineddefined(__XMK__)__machine_dev_t_defined__machine_uid_t_defined__machine_gid_t_defined__machine_id_t_defined__machine_ino_t_defined(defined(__i386__) && (defined(GO32) || defined(__MSDOS__))) || \__machine_mode_t_defineddefined(__i386__) && (defined(GO32) || defined(__MSDOS__))defined(__sparc__) && !defined(__sparc_v9__)__svr4____machine_off64_t_defineddefined(__CYGWIN__) && !defined(__LP64__)__machine_key_t_defined__machine_fpos_t_defined__LARGE64_FILES__machine_fpos64_t_defined__machine_size_t_defineddefined(__INT_MAX__) && __INT_MAX__ == 2147483647__machine_ssize_t_defined__machine_mbstate_t_defined__machine_iconv_t_defined__machine_clock_t_defineddefined(_USE_LONG_TIME_T) || __LONG_MAX__ > 0x7fffffffL__machine_clockid_t_defined__machine_sa_family_t_defined__machine_socklen_t_defined__GNUC_MINOR__ > 95 || __GNUC__ >= 3/* _SYS__TYPES_H *//*
 * Must be identical to the __GNUCLIKE_BUILTIN_VAALIST definition in
 * <sys/cdefs.h>.  The <sys/cdefs.h> must not be included here to avoid cyclic
 * header dependencies.
 *//* microseconds (unsigned) *//* microseconds (signed) *//* clock() *//* Iconv descriptor type *//* Value so far.  *//* Conversion state information.  *//* If __SIZE_TYPE__ is defined (gcc) we define ssize_t based on size_t.
   We simply change "unsigned" to "signed" for this single definition
   to make sure ssize_t and size_t only differ by their signedness. *//* Defined by GCC provided <stddef.h> *//* (and must be `long' for now) *//* XXX must match off_t in <sys/types.h> *//*
 * We need fpos_t for the following, but it doesn't have a leading "_",
 * so we use _fpos_t instead.
 *//* This file defines various typedefs needed by the system calls that support
   the C library.  Basically, they're just the POSIX versions with an '_'
   prepended.  Targets shall use <machine/_types.h> to define their own
   internal types if desired.

   There are three define patterns used for type definitions.  Lets assume
   xyz_t is a user type.

   The internal type definition uses __machine_xyz_t_defined.  It is defined by
   <machine/_types.h> to disable a default definition in <sys/_types.h>. It
   must not be used in other files.

   User type definitions are guarded by __xyz_t_defined in glibc and
   _XYZ_T_DECLARED in BSD compatible systems.
*//* ANSI C namespace clean utility typedefs *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/lock.h<_ansi.h>__retarget_lock_release_recursive__retarget_lock_release__retarget_lock_try_acquire_recursive__retarget_lock_try_acquire__retarget_lock_acquire_recursive__retarget_lock_acquire__retarget_lock_close_recursive__retarget_lock_close__retarget_lock_init_recursive_LOCK_T *__lock *__lock **__retarget_lock_init_LOCK_T__lock__lock_release_recursive(lock)__retarget_lock_release_recursive(lock)__lock_release(lock)__retarget_lock_release(lock)__lock_try_acquire_recursive(lock)__retarget_lock_try_acquire_recursive(lock)__lock_try_acquire(lock)__retarget_lock_try_acquire(lock)__lock_acquire_recursive(lock)__retarget_lock_acquire_recursive(lock)__lock_acquire(lock)__retarget_lock_acquire(lock)__lock_close_recursive(lock)__retarget_lock_close_recursive(lock)__lock_close(lock)__retarget_lock_close(lock)__lock_init_recursive(lock)__retarget_lock_init_recursive(&lock)__lock_init(lock)__retarget_lock_init(&lock)__LOCK_INIT_RECURSIVE(class,lock)__LOCK_INIT(class,lock)extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock_LOCK_RECURSIVE_T__SYS_LOCK_H__!defined(_RETARGETABLE_LOCKING)/* __SYS_LOCK_H__ *//* !defined(_RETARGETABLE_LOCKING) *//* dummy lock routines for single-threaded aps */lock/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/assert.h"_ansi.h"__assert_funcconst charconst char *__assertstatic_assert_Static_assert__ASSERT_FUNC__func__assert(__e)((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))assertNDEBUGdefined __cplusplus && defined __GNUC____STDC_VERSION__ >= 199901L__GNUC__ >= 2__STDC_VERSION__ >= 201112L && !defined __cplusplus(__noreturn__)/* !NDEBUG *//* !__ASSERT_FUNC *//* failed to detect __func__ support.  *//* Older versions of gcc don't have __func__ but can use __FUNCTION__.  *//* C99 requires the use of __func__.  *//* Use g++'s demangled names in C++.  *//* required by ANSI standard *//*
	assert.h
*/noreturn/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/reent.h<assert.h><sys/lock.h><sys/_types.h>_reclaim_reent_reent *__sinit__sFILE_fake_reent_misc_reent_glue_rand48_mprec__FILE__sFILE__sbuf_atexit_on_exit_args__tm_Bigint__locale_t_flock_t__ULong_data_signal_buf_misc_reent *_misc_wcsrtombs_state_wcrtomb_state_mbsrtowcs_state_mbrtowc_state_mbrlen_state_getdate_errchar[8]_l64a_buf_mbtowc_state_wctomb_state_mblen_state_strtok_last__FILE *__sFILE *__sf__sglue_iobs_niobs_glue *_next..(**)(..)_sig_func_asctime_buf__tm *_localtime_buf_rand48 *_r48_rand_next_add_mult_seed_cvtbuf_cvtlen_gamma_signgam__cleanup_mprec *_mp_Bigint *_Bigint **_freelist_p5s_result_k_result__locale_t *_locale_unspecified_locale_info__sdidinit_emergency_inc_stderr_stdout_stdin_flags2_mbstate_lock_offset_blksize_lbunsigned char[1]_nbuf_ubuf_ur_up_ub_close_seek_write_read_cookie_lbfsize_bf_file_flags_w_r_p_errno_size_base_on_exit_args *_on_exit_args_ptr..(*[32])(..)_ATEXIT_SIZE_fns_ind_atexit *_is_cxa_fntypesvoid *[32]_dso_handle_fnargs__tm_isdst__tm_yday__tm_wday__tm_year__tm_mon__tm_mday__tm_hour__tm_min__tm_sec__ULong[1]unsigned long[1]_x_wds_sign_maxwds_k_global_atexit_reent *const_global_impure_ptr_impure_ptrconst __sFILE_fake__sf_fake_stderr__sf_fake_stdout__sf_fake_stdin_GLOBAL_ATEXIT_GLOBAL_REENT_REENT__ATTRIBUTE_IMPURE_PTR___Kmax(sizeof (size_t) << 3)_REENT_INIT_PTR(var){ memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }_REENT_SIGNAL_BUF(ptr)((ptr)->_signal_buf)_REENT_GETDATE_ERR_P(ptr)(&((ptr)->_misc->_getdate_err))_REENT_L64A_BUF(ptr)((ptr)->_misc->_l64a_buf)_REENT_WCSRTOMBS_STATE(ptr)((ptr)->_misc->_wcsrtombs_state)_REENT_WCRTOMB_STATE(ptr)((ptr)->_misc->_wcrtomb_state)_REENT_MBSRTOWCS_STATE(ptr)((ptr)->_misc->_mbsrtowcs_state)_REENT_MBRTOWC_STATE(ptr)((ptr)->_misc->_mbrtowc_state)_REENT_MBRLEN_STATE(ptr)((ptr)->_misc->_mbrlen_state)_REENT_WCTOMB_STATE(ptr)((ptr)->_misc->_wctomb_state)_REENT_MBTOWC_STATE(ptr)((ptr)->_misc->_mbtowc_state)_REENT_MBLEN_STATE(ptr)((ptr)->_misc->_mblen_state)_REENT_STRTOK_LAST(ptr)((ptr)->_misc->_strtok_last)_REENT_EMERGENCY(ptr)((ptr)->_emergency)_REENT_TM(ptr)((ptr)->_localtime_buf)_REENT_ASCTIME_BUF(ptr)((ptr)->_asctime_buf)_REENT_MP_FREELIST(ptr)((ptr)->_mp->_freelist)_REENT_MP_P5S(ptr)((ptr)->_mp->_p5s)_REENT_MP_RESULT_K(ptr)((ptr)->_mp->_result_k)_REENT_MP_RESULT(ptr)((ptr)->_mp->_result)_REENT_RAND48_ADD(ptr)((ptr)->_r48->_add)_REENT_RAND48_MULT(ptr)((ptr)->_r48->_mult)_REENT_RAND48_SEED(ptr)((ptr)->_r48->_seed)_REENT_RAND_NEXT(ptr)((ptr)->_r48->_rand_next)_REENT_SIGNGAM(ptr)((ptr)->_gamma_signgam)_REENT_CHECK_SIGNAL_BUF(var)_REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, )_REENT_CHECK_MISC(var)_REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var))_REENT_INIT_MISC(var)do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0)_REENT_CHECK_EMERGENCY(var)_REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, )_REENT_CHECK_MP(var)_REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var))_REENT_INIT_MP(var)do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0)_REENT_CHECK_RAND48(var)_REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var)))_REENT_INIT_RAND48(var)do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0)_REENT_CHECK_ASCTIME_BUF(var)_REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE))_REENT_CHECK_TM(var)_REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), )_REENT_CHECK(var,what,type,size,init)do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0)__reent_assert(x)((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded"))_REENT_INIT_PTR_ZEROED(var){ (var)->_stdin = (__FILE *)&__sf_fake_stdin; (var)->_stdout = (__FILE *)&__sf_fake_stdout; (var)->_stderr = (__FILE *)&__sf_fake_stderr; }_REENT_INIT(var){ 0, (__FILE *)&__sf_fake_stdin, (__FILE *)&__sf_fake_stdout, (__FILE *)&__sf_fake_stderr, 0, _NULL, 0, 0, _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_ATEXIT {_NULL, 0, _NULL}, _NULL, _NULL, _NULL }_REENT_SIGNAL_SIZE_REENT_ASCTIME_SIZE_REENT_EMERGENCY_SIZE_RAND48_ADD(0x000b)_RAND48_MULT_2(0x0005)_RAND48_MULT_1(0xdeec)_RAND48_MULT_0(0xe66d)_RAND48_SEED_2(0x1234)_RAND48_SEED_1(0xabcd)_RAND48_SEED_0(0x330e)_REENT_SMALL_CHECK_INIT(ptr)do { if ((ptr) && !(ptr)->__sdidinit) __sinit (ptr); } while (0)_REENT_INIT_ATEXIT_ATEXIT_INIT{_NULL, 0, {_NULL}, _NULL}__Long_NULL_SYS_REENT_H___LONG_MAX__ == 2147483647L__INT_MAX__ == 2147483647!defined( __Long)__machine_flock_t_defineddefined(_REENT_SMALL) && !defined(_REENT_GLOBAL_STDIO_STREAMS)__SINGLE_THREAD____CUSTOM_FILE_IO__defined(__DYNAMIC_REENT__) && !defined(__SINGLE_THREAD__)__getreent/* _SYS_REENT_H_ *//* points to head of LIFO stack *//* __SINGLE_THREAD__ || !__DYNAMIC_REENT__ *//* #define _REENT_ONLY define this to get only reentrant routines *//*
 * All references to struct _reent are via this pointer.
 * Internally, newlib routines that need to reference it should use _REENT.
 *//* This value is used in stdlib/misc.c.  reent/reent.c has to know it
   as well to make sure the freelist is correctly free'd.  Therefore
   we define it here, rather than in stdlib/misc.c, as before. *//* !_REENT_SMALL *//* nothing *//* first three file descriptors *//* root of glue chain *//* These are here last so that __FILE can grow without changing the offsets
     of the above members (on the off chance that future binary compatibility
     would be broken otherwise).  *//* signal info *//* one guaranteed table, required by ANSI *//* atexit stuff *//* Two next two fields were once used by malloc.  They are no longer
     used. They are used to preserve the space used before so as to
     allow addition of new reent fields and keep binary compatibility.   *//* should be size_t *//* used by some fp conversion routines *//* used by mprec routines *//* 1 means stdio has been init'd *//* per-thread locale *//* unused, reserved for locale stuff *//* TODO *//* used by tmpnam *//* FILE is a big struct and may change over time.  To try to achieve binary
     compatibility with future versions, put stdin,stdout,stderr here.
     These are pointers into member __sf defined below.  *//* local copy of errno *//* Handle the dynamically allocated rand48 structure. *//* Generic _REENT check macro.  *//* Specify how to handle reent_check malloc failures. *//* _REENT_GLOBAL_STDIO_STREAMS *//* strsignal *//* strtok, multibyte states *//* file descriptors *//* XXX *//* As an exception to the above put _errno first for binary
     compatibility with non _REENT_SMALL targets.  *//* This version of _reent is laid out with "int"s in pairs, to help
 * ports with 16-bit int's but 32-bit pointers, align nicely.  *//* miscellaneous reentrant data *//*
 * struct _reent
 *
 * This structure contains *all* globals needed by the library.
 * It's raison d'etre is to facilitate threads by making all library routines
 * reentrant.  IE: All state information is contained here.
 *//* How big the some arrays are.  *//* Put this in here as well, for good luck.  *//*
 * rand48 family support
 *
 * Copyright (c) 1993 Martin Birgmeier
 * All rights reserved.
 *
 * You may redistribute unmodified or modified versions of this source
 * code provided that the above copyright notice and this and the
 * following conditions are retained.
 *
 * This software is provided ``as is'', and comes with no warranties
 * of any kind. I shall in no event be liable for anything that happens
 * to anyone/anything when using this software.
 *//* !__CUSTOM_FILE_IO__ *//* __LARGE64_FILES *//* for wide char stdio functions. *//* for thread-safety locking *//* current lseek offset *//* for future use *//* stat.st_blksize (may be != _bf._size) *//* Unix stdio files get aligned to block boundaries on fseek() *//* buffer for fgetline() *//* separate buffer for fgetline() when line crosses buffer boundary *//* guarantee a getc() buffer *//* guarantee an ungetc() buffer *//* tricks to meet minimum requirements even when malloc() fails *//* saved _r when _r is counting ungetc data *//* saved _p when _p is doing ungetc data *//* ungetc buffer *//* separate buffer for long sequences of ungetc() *//* cookie passed to io functions *//* operations *//* 0 or -_bf._size, for inline putc *//* the buffer (at least 1 byte, if !NULL) *//* fileno, if Unix descriptor, else -1 *//* flags, below; this FILE is free if 0 *//* write space left for putc() *//* read space left for getc() *//* current position in (some) buffer *//* Get custom _FILE definition.  *//* Here for binary compatibility? Remove? *//* _REENT_SMALL && !_REENT_GLOBAL_STDIO_STREAMS *//* Following is needed both in libc/stdio and libc/stdlib so we put it
 * here instead of libc/stdio/local.h where it was previously. *//*
 * struct __sFILE_fake is the start of a struct __sFILE, with only the
 * minimal fields allocated.  In __sinit() we really allocate the 3
 * standard streams, etc., and point away from this fake.
 *//*
 * Stdio state variables.
 *
 * The following always hold:
 *
 *	if (_flags&(__SLBF|__SWR)) == (__SLBF|__SWR),
 *		_lbfsize is -_bf._size, else _lbfsize is 0
 *	if _flags&__SRD, _w is 0
 *	if _flags&__SWR, _r is 0
 *
 * This ensures that the getc and putc macros (or inline functions) never
 * try to write or read from a file that is in `read' or `write' mode.
 * (Moreover, they can, and do, automatically switch from read mode to
 * write mode, and back, on "r+" and "w+" files.)
 *
 * _lbfsize is used only to make the inline line-buffered output stream
 * code as compact as possible.
 *
 * _ub, _up, and _ur are used when ungetc() pushes back more characters
 * than fit in the current _bf, or when ungetc() pushes back a character
 * that does not match the previous one in _bf.  When this happens,
 * _ub._base becomes non-nil (i.e., a stream has ungetc() data iff
 * _ub._base!=NULL) and _up and _ur save the current values of _p and _r.
 *//*
 * Stdio buffers.
 *
 * This and __FILE are defined here because we need them for struct _reent,
 * but we don't want stdio.h included when stdlib.h is.
 *//* the table itself *//* Some entries may already have been called, and will be NULL.  *//* next index in this table *//* next in list *//* Bitmask is set if function was registered via __cxa_atexit.  *//* type of exit routine -
				   Must have at least _ATEXIT_SIZE bits *//* Bitmask is set if user function takes arguments.  *//* user fn args *//* must be at least 32 to guarantee ANSI conformance *//*
 * atexit() support.
 *//* needed by reentrant structure *//*
 * If _REENT_SMALL is defined, we make struct _reent as small as possible,
 * by having nearly everything possible allocated at first use.
 *//* WARNING: All identifiers here must begin with an underscore.  This file is
   included by stdio.h and others and we therefore must only use identifiers
   in the namespace allotted to us.  *//* This header file provides the reentrancy.  *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/cdefs.h__pt_guarded_by(x)__lock_annotate(pt_guarded_by(x))__guarded_by(x)__lock_annotate(guarded_by(x))__nosanitizethread__nosanitizeaddress__no_lock_analysis__lock_annotate(no_thread_safety_analysis)__requires_unlocked(__VA_ARGS__...)__lock_annotate(locks_excluded(__VA_ARGS__))__requires_shared(__VA_ARGS__...)__lock_annotate(shared_locks_required(__VA_ARGS__))__requires_exclusive(__VA_ARGS__...)__lock_annotate(exclusive_locks_required(__VA_ARGS__))__asserts_shared(__VA_ARGS__...)__lock_annotate(assert_shared_lock(__VA_ARGS__))__asserts_exclusive(__VA_ARGS__...)__lock_annotate(assert_exclusive_lock(__VA_ARGS__))__unlocks(__VA_ARGS__...)__lock_annotate(unlock_function(__VA_ARGS__))__trylocks_shared(__VA_ARGS__...)__lock_annotate(shared_trylock_function(__VA_ARGS__))__trylocks_exclusive(__VA_ARGS__...)__lock_annotate(exclusive_trylock_function(__VA_ARGS__))__locks_shared(__VA_ARGS__...)__lock_annotate(shared_lock_function(__VA_ARGS__))__locks_exclusive(__VA_ARGS__...)__lock_annotate(exclusive_lock_function(__VA_ARGS__))__lockable__lock_annotate(lockable)__lock_annotate(x)__datatype_type_tag(kind,type)__arg_type_tag(arg_kind,arg_idx,type_tag_idx)__NULLABILITY_PRAGMA_POP__NULLABILITY_PRAGMA_PUSH_Null_unspecified_Nullable_Nonnull__DEQUALIFY(type,var)((type)(__uintptr_t)(const volatile void *)(var))__DEVOLATILE(type,var)((type)(__uintptr_t)(volatile void *)(var))__DECONST(type,var)((type)(__uintptr_t)(const void *)(var))__COPYRIGHT(s)struct __hack__SCCSID(s)__RCSID_SOURCE(s)__RCSID(s)__FBSDID(s)__sym_default(sym,impl,verid)__asm__(".symver " #impl ", " #sym "@@" #verid)__sym_compat(sym,impl,verid)__asm__(".symver " #impl ", " #sym "@" #verid)__warn_references(sym,msg)__asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")__weak_reference(sym,alias)__asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)__strong_reference(sym,aliassym)extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))__printf0like(fmtarg,firstvararg)__strftimelike(fmtarg,firstvararg)__attribute__((__format__ (__strftime__, fmtarg, firstvararg)))__strfmonlike(fmtarg,firstvararg)__attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))__format_arg(fmtarg)__attribute__((__format_arg__ (fmtarg)))__scanflike(fmtarg,firstvararg)__attribute__((__format__ (__scanf__, fmtarg, firstvararg)))__printflike(fmtarg,firstvararg)__attribute__((__format__ (__printf__, fmtarg, firstvararg)))__containerof(x,s,m)({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})__rangeof(type,start,end)(__offsetof(type, end) - __offsetof(type, start))__offsetof(type,field)offsetof(type, field)__hidden__attribute__((__visibility__("hidden")))__exported__attribute__((__visibility__("default")))__null_sentinel__attribute__((__sentinel__))__predict_false(exp)__builtin_expect((exp), 0)__predict_true(exp)__builtin_expect((exp), 1)__restrictrestrict__unreachable()__builtin_unreachable()__returns_twice__attribute__((__returns_twice__))__result_use_check__attribute__((__warn_unused_result__))__fastcall__attribute__((__fastcall__))__nonnull_all__attribute__((__nonnull__))__nonnull(x)__attribute__((__nonnull__ x))__noinline__always_inline__inline__ __attribute__((__always_inline__))__pure__attribute__((__pure__))__malloc_like__attribute__((__malloc__))__min_size(x)static (x)__generic(expr,t,yes,no)_Generic(expr, t: yes, default: no)__alloc_align(x)__attribute__((__alloc_align__(x)))__alloc_size2(n,x)__attribute__((__alloc_size__(n, x)))__alloc_size(x)__attribute__((__alloc_size__(x)))__section(x)__attribute__((__section__(x)))__aligned(x)__attribute__((__aligned__(x)))__used__attribute__((__used__))__unused__attribute__((__unused__))__pure2__attribute__((__const__))__dead2__attribute__((__noreturn__))__weak_symbol__attribute__((__weak__))__volatilevolatile__signed__constconst__XSTRING(x)__STRING(x)#x__CONCAT(x,y)__CONCAT1(x,y)x ## y__P(protos)protos__CC_SUPPORTS_DYNAMIC_ARRAY_INIT__CC_SUPPORTS_VARADIC_XXX__CC_SUPPORTS_WARNING__CC_SUPPORTS___FUNC____CC_SUPPORTS___INLINE____CC_SUPPORTS___INLINE__CC_SUPPORTS_INLINE__GNUCLIKE_BUILTIN_MEMCPY__GNUCLIKE_MATH_BUILTIN_RELOPS__GNUCLIKE_BUILTIN_NEXT_ARG__compiler_membar()__asm __volatile(" " : : : "memory")__GNUC_VA_LIST_COMPATIBILITY__GNUCLIKE_BUILTIN_VAALIST__GNUCLIKE_BUILTIN_STDARG__GNUCLIKE_BUILTIN_VARARGS__GNUCLIKE_BUILTIN_CONSTANT_P__GNUCLIKE_CTOR_SECTION_HANDLING__GNUCLIKE___SECTION__GNUCLIKE___OFFSETOF__GNUCLIKE___TYPEOF__GNUCLIKE_MATH_BUILTIN_CONSTANTS__GNUCLIKE_ASM__END_DECLS__BEGIN_DECLS__ptrvalue__unbounded__bounded__flexarr[0]__attribute_format_strfmon__(a,b)__attribute_pure____attribute_malloc____long_double_t__ptr_t__ASMNAME(cname)__XSTRING (__USER_LABEL_PREFIX__) cname__THROW__DOTS, ...__PMT(args)args_SYS_CDEFS_H___BOUNDED_POINTERS____has_attribute__has_extension__has_feature__has_include__has_builtindefined(__cplusplus)defined(__GNUC__) || defined(__INTEL_COMPILER)__GNUC__ >= 3 || defined(__INTEL_COMPILER)__INTEL_COMPILERdefined(__INTEL_COMPILER) && defined(__cplusplus) && \(__GNUC_MINOR__ > 95 || __GNUC__ >= 3)defined(__GNUC__)defined(__STDC__) || defined(__cplusplus)!(defined(__CC_SUPPORTS___INLINE))!defined(__CC_SUPPORTS___INLINE)NO_ANSI_KEYWORDS!__GNUC_PREREQ__(2, 5) && !defined(__INTEL_COMPILER)__GNUC__ == 2 && __GNUC_MINOR__ >= 5 && __GNUC_MINOR__ < 7 && !defined(__INTEL_COMPILER)__GNUC_PREREQ__(2, 7) || defined(__INTEL_COMPILER)__GNUC_PREREQ__(4, 3) || __has_attribute(__alloc_size__)__GNUC_PREREQ__(4, 9) || __has_attribute(__alloc_align__)!__GNUC_PREREQ__(2, 95)!defined(__STDC_VERSION__) || __STDC_VERSION__ < 201112L!__has_extension(c_alignas)(defined(__cplusplus) && __cplusplus >= 201103L) || \!defined(__cplusplus) && !__has_extension(c_atomic) && \!__has_extension(c_static_assert)__GNUC_PREREQ__(4,6) && !defined(__cplusplus)defined(__COUNTER__)!__has_extension(c_thread_local)(defined(__STDC_VERSION__) && __STDC_VERSION__ >= 201112L) || \__GNUC_PREREQ__(3, 1) && !defined(__cplusplus)!defined(__cplusplus) && \__GNUC_PREREQ__(2, 96)__GNUC_PREREQ__(3, 1) || (defined(__INTEL_COMPILER) && __INTEL_COMPILER >= 800)__GNUC_PREREQ__(3, 1)__GNUC_PREREQ__(3, 3)__GNUC_PREREQ__(3, 4)__GNUC_PREREQ__(4, 1)__GNUC_PREREQ__(4, 6) || __has_builtin(__builtin_unreachable)!__GNUC_PREREQ__(2, 7) && !defined(__INTEL_COMPILER)!(__GNUC__ == 2 && __GNUC_MINOR__ == 95)!defined(__STDC_VERSION__) || __STDC_VERSION__ < 199901__GNUC_PREREQ__(4, 0)defined(__FreeBSD_cc_version) && __FreeBSD_cc_version >= 300001 && \__ELF____STDC____FBSDID__RCSID__RCSID_SOURCE__SCCSID__COPYRIGHT__DECONST__DEVOLATILE__DEQUALIFY!(defined(__clang__) && __has_feature(nullability))__has_attribute(__argument_with_type_tag__) && \__has_extension(c_thread_safety_attributes)__has_attribute(no_sanitize) && defined(__clang__)95/* !_SYS_CDEFS_H_ *//* Guard variables and structure members by lock. *//*
 * Function or variable should not be sanitized, i.e. by AddressSanitizer.
 * GCC has the nosanitize attribute, but as a function attribute only, and
 * warns on use as a variable attribute.
 *//* Function should not be analyzed. *//* Function requires that an exclusive or shared lock is or is not held. *//* Function asserts that an exclusive or shared lock is held. *//* Function releases a lock. *//* Function attempts to acquire an exclusive or shared lock. *//* Function acquires an exclusive or shared lock. *//* FIXME: Use __lockable__, etc. to avoid colliding with user namespace macros,
 * once clang is fixed: https://bugs.llvm.org/show_bug.cgi?id=34319 *//* Structure implements a lock. *//*
 * Lock annotations.
 *
 * Clang provides support for doing basic thread-safety tests at
 * compile-time, by marking which locks will/should be held when
 * entering/leaving a functions.
 *
 * Furthermore, it is also possible to annotate variables and structure
 * members to enforce that they are only accessed when certain locks are
 * held.
 *//*
 * Type Safety Checking
 *
 * Clang provides additional attributes to enable checking type safety
 * properties that cannot be enforced by the C type system. 
 *//*
 * Nullability qualifiers: currently only supported by Clang.
 *//* __GNUC__ || __INTEL_COMPILER *//* __ELF__ *//* __STDC__ *//* !__ELF__ *//* Compiler-dependent macros that rely on FreeBSD-specific extensions. *//*
 * Compiler-dependent macros to declare that functions take printf-like
 * or scanf-like arguments.  They are null except for versions of gcc
 * that are known to support the features properly (old versions of gcc-2
 * didn't permit keeping the keywords out of the application namespace).
 *//*
 * Given the pointer x to the member m of the struct s, return
 * a pointer to the containing structure.  When using GCC, we first
 * assign pointer x to a local variable, to check that its type is
 * compatible with member m.
 *//* Only default visibility is supported on PE/COFF targets. *//*
 * GNU C version 2.96 adds explicit branch prediction so that
 * the CPU back-end can hint the processor and also so that
 * code blocks can be reordered such that the predicted path
 * sees a more linear flow, thus improving cache behavior, etc.
 *
 * The following two macros provide us with a way to utilize this
 * compiler feature.  Use __predict_true() if you expect the expression
 * to evaluate to true, and __predict_false() if you expect the
 * expression to evaluate to false.
 *
 * A few notes about usage:
 *
 *	* Generally, __predict_false() error condition checks (unless
 *	  you have some _strong_ reason to do otherwise, in which case
 *	  document it), and/or __predict_true() `no-error' condition
 *	  checks, assuming you want to optimize for the no-error case.
 *
 *	* Other than that, if you don't know the likelihood of a test
 *	  succeeding from empirical or other `hard' evidence, don't
 *	  make predictions.
 *
 *	* These are meant to be used in places that are run `a lot'.
 *	  It is wasteful to make predictions in code that is run
 *	  seldomly (e.g. at subsystem initialization time) as the
 *	  basic block reordering that this affects can often generate
 *	  larger code.
 *//*
 * GCC 2.95 provides `__restrict' as an extension to C90 to support the
 * C99-specific `restrict' type qualifier.  We happen to use `__restrict' as
 * a way to define the `restrict' type qualifier without disturbing older
 * software that is unaware of C99 keywords.
 *//* XXX: should use `#if __STDC_VERSION__ < 199901'. *//*
 * C99 Static array indices in function parameter declarations.  Syntax such as:
 * void bar(int myArray[static 10]);
 * is allowed in C99 but not in C++.  Define __min_size appropriately so
 * headers using it can be compiled in either language.  Use like this:
 * void bar(int myArray[__min_size(10)]);
 *//*
 * Emulation of C11 _Generic().  Unlike the previously defined C11
 * keywords, it is not possible to implement this using exactly the same
 * syntax.  Therefore implement something similar under the name
 * __generic().  Unlike _Generic(), this macro can only distinguish
 * between a single type, so it requires nested invocations to
 * distinguish multiple cases.
 *//* __STDC_VERSION__ || __STDC_VERSION__ < 201112L *//* (defined(__cplusplus) && __cplusplus >= 201103L) || *//*
 * XXX: Some compilers (Clang 3.3, GCC 4.7) falsely announce C++11 mode
 * without actually supporting the thread_local keyword. Don't check for
 * the presence of C++11 when defining _Thread_local.
 *//* Nothing, gcc 4.6 and higher has _Static_assert built-in *//*
 * No native support for _Atomic(). Place object in structure to prevent
 * most forms of direct non-atomic access.
 *//* XXX: Only emulates _Alignas(constant-expression); not _Alignas(type-name). *//*
 * Keywords added in C11.
 *//* XXX Find out what to do for __packed, __aligned and __section *//*
 * Compiler-dependent macros to help declare dead (non-returning) and
 * pure (no side effects) functions, and unused variables.  They are
 * null except for versions of gcc that are known to support the features
 * properly (old versions of gcc-2 supported the dead and pure features
 * in a different (wrong) way).  If we do not provide an implementation
 * for a given compiler, let the compile fail if it is told to use
 * a feature that we cannot live without.
 *//* !(__STDC__ || __cplusplus) *//* !__CC_SUPPORTS___INLINE *//* !NO_ANSI_KEYWORDS *//* delete ANSI C keywords *//*
 * In non-ANSI C environments, new programs will want ANSI-only C keywords
 * deleted from the program and old programs will want them left alone.
 * When using a compiler other than gcc, programs using the ANSI C keywords
 * const, inline etc. as normal identifiers should define -DNO_ANSI_KEYWORDS.
 * When using "gcc -traditional", we assume that this is the intent; if
 * __GNUC__ is defined but __STDC__ is not, we leave the new keywords alone.
 *//* delete pseudo-ANSI C keywords *//**//* traditional C preprocessor *//* !__cplusplus *//* ! __CC_SUPPORTS___INLINE *//* delete GCC keyword *//* convert to C++ keyword *//* define reserved names to standard *//* expand x, then stringify *//* stringify without expanding x *//* full-blown ANSI C *//*
 * The __CONCAT macro is used to concatenate parts of symbol names, e.g.
 * with "#define OLD(foo) __CONCAT(old,foo)", OLD(foo) produces oldfoo.
 * The __CONCAT macro is a bit tricky to use if it must work in non-ANSI
 * mode -- there must be no spaces between its arguments, and for nested
 * __CONCAT's, all the __CONCAT's must be at the left.  __CONCAT can also
 * concatenate double-quoted strings produced by the __STRING macro, but
 * this only works with ANSI C.
 *
 * __XSTRING is like __STRING, but it expands any macros in its argument
 * first.  It is only available with ANSI C.
 *//* see varargs.h *//* XXX: if __GNUC__ >= 2: not tested everywhere originally, where replaced *//*
 * Compiler memory barriers, specific to gcc and clang.
 *//*
 * This code has been put in place to help reduce the addition of
 * compiler specific defines in FreeBSD code.  It helps to aid in
 * having a compiler-agnostic source tree.
 *//*
 * Testing against Clang-specific extensions.
 *//*-
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright (c) 1991, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * This code is derived from software contributed to Berkeley by
 * Berkeley Software Design, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@(#)cdefs.h	8.8 (Berkeley) 1/9/95
 * $FreeBSD$
 *//* Written 2000 by Werner Almesberger *//* libc/sys/linux/sys/cdefs.h - Helper macros for K&R vs. ANSI C compat. *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_locale.hlocale_t_SYS__LOCALE_H/* _SYS__LOCALE_H *//* Definition of opaque POSIX-1.2008 type locale_t for userspace. *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/strings.h<sys/_locale.h><sys/cdefs.h>strncasecmp_lstrcasecmp_lstrncasecmpstrcasecmprindexindexflsllflslflsffsllffslffsexplicit_bzerobzerobcopyconst voidconst void *bcmp_STRINGS_H___POSIX_VISIBLE >= 200809__BSD_VISIBLE || __POSIX_VISIBLE <= 200112__MISC_VISIBLE || __POSIX_VISIBLE < 200809 || __XSI_VISIBLE >= 700__SSP_FORTIFY_LEVEL > 0/* _STRINGS_H_ *//* LEGACY *//*-
 * Copyright (c) 2002 Mike Barcroft <mike@FreeBSD.org>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD: head/include/strings.h 272673 2014-10-07 04:54:11Z delphij $
 */pure/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/string.h/* This is a dummy <sys/string.h> used as a placeholder for
   systems that need to have a special header file.  *//usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/string.h<sys/string.h><strings.h><sys/reent.h>strsignalstruprstrlwrstrnstrstrsepchar **strnlenstrlcpystrlcat_strerror_rint *strerror_r_strndup_rstrndup_strdup_rstrdupstpncpychar *__restrict__const char *__restrict__stpcpymemccpyvoid *__restrict__const void *__restrict__timingsafe_memcmptimingsafe_bcmpstrtok_rchar **__restrict__strxfrm_lstrerror_lstrcoll_lstrxfrmstrtokstrstrstrspnstrrchrstrpbrkstrncpystrncmpstrncatstrlenstrerrorstrcspnstrcpystrcollstrcmpstrchrstrcatmemsetmemmovememcpymemcmpmemchr_STRING_H__REENT_ONLY__MISC_VISIBLE || __POSIX_VISIBLE__GNU_VISIBLE__MISC_VISIBLE || __POSIX_VISIBLE >= 200809 || __XSI_VISIBLE >= 4__POSIX_VISIBLE >= 200112__ASMNAME__MISC_VISIBLEDEFS_H__GNU_VISIBLE && defined(__GNUC__)__GNU_VISIBLE && !defined(basename)"__xpg_strerror_r"__USER_LABEL_PREFIX__/* _STRING_H_ *//* There are two common basename variants.  If you do NOT #include <libgen.h>
   and you do

     #define _GNU_SOURCE
     #include <string.h>

   you get the GNU version.  Otherwise you get the POSIX versionfor which you
   should #include <libgen.h>i for the function prototype.  POSIX requires that
   #undef basename will still let you invoke the underlying function.  However,
   this also implies that the POSIX version is used in this case.  That's made
   sure here. *//* __GNU_VISIBLE && __GNUC__ *//* Kludge to work around problem compiling in gdb *//* Reentrant version of strerror.  *//* There are two common strerror_r variants.  If you request
   _GNU_SOURCE, you get the GNU version; otherwise you get the POSIX
   version.  POSIX requires that #undef strerror_r will still let you
   invoke the underlying function, but that requires gcc support.  *//*
 * string.h
 *
 * Definitions for memory and string functions.
 */__signomallocwarn_unused_result/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_lcd.h<string.h>"../../../Utilities/Fonts/fonts.h""stm32f769i_eval_sdram.h""../Components/otm8009a/otm8009a.h"LCD_OrientationTypeDefLCD_ORIENTATION_PORTRAITLCD_ORIENTATION_LANDSCAPELCD_ORIENTATION_INVALIDText_AlignModeTypdefCENTER_MODERIGHT_MODELEFT_MODEPoint *pPointPointLCD_DrawPropTypeDefsFONT *_tFont *pFontBackColorTextColorLCD_DSI_PIXEL_DATA_FMT_RBG565DSI_RGB565LCD_DSI_PIXEL_DATA_FMT_RBG888DSI_RGB888LCD_DEFAULT_FONTLCD_COLOR_TRANSPARENT((uint32_t) 0xFF000000)LCD_COLOR_ORANGE((uint32_t) 0xFFFFA500)LCD_COLOR_BROWN((uint32_t) 0xFFA52A2A)LCD_COLOR_BLACKLCD_COLOR_DARKGRAY((uint32_t) 0xFF404040)LCD_COLOR_GRAY((uint32_t) 0xFF808080)LCD_COLOR_LIGHTGRAY((uint32_t) 0xFFD3D3D3)LCD_COLOR_WHITE((uint32_t) 0xFFFFFFFF)LCD_COLOR_DARKYELLOW((uint32_t) 0xFF808000)LCD_COLOR_DARKMAGENTA((uint32_t) 0xFF800080)LCD_COLOR_DARKCYAN((uint32_t) 0xFF008080)LCD_COLOR_DARKRED((uint32_t) 0xFF800000)LCD_COLOR_DARKGREEN((uint32_t) 0xFF008000)LCD_COLOR_DARKBLUE((uint32_t) 0xFF000080)LCD_COLOR_LIGHTYELLOW((uint32_t) 0xFFFFFF80)LCD_COLOR_LIGHTMAGENTA((uint32_t) 0xFFFF80FF)LCD_COLOR_LIGHTCYAN((uint32_t) 0xFF80FFFF)LCD_COLOR_LIGHTRED((uint32_t) 0xFFFF8080)LCD_COLOR_LIGHTGREEN((uint32_t) 0xFF80FF80)LCD_COLOR_LIGHTBLUE((uint32_t) 0xFF8080FF)LCD_COLOR_YELLOW((uint32_t) 0xFFFFFF00)LCD_COLOR_MAGENTA((uint32_t) 0xFFFF00FF)LCD_COLOR_CYAN((uint32_t) 0xFF00FFFF)LCD_COLOR_RED((uint32_t) 0xFFFF0000)LCD_COLOR_GREEN((uint32_t) 0xFF00FF00)LCD_COLOR_BLUE((uint32_t) 0xFF0000FF)LCD_OTM8009A_ID((uint32_t) 0)LCD_TIMEOUTLCD_ERRORLCD_OKLTDC_DEFAULT_ACTIVE_LAYERLTDC_ACTIVE_LAYER_FOREGROUNDLTDC_NB_OF_LAYERS((uint32_t) 2)((uint32_t) 1)LTDC_ACTIVE_LAYER_BACKGROUNDLTDC_MAX_LAYER_NUMBERLCD_FB_START_ADDRESSLCD_LayerCfgTypeDefLTDC_LayerCfgTypeDefBSP_LCD_LTDC_ER_IRQHandlerLTDC_ER_IRQHandlerBSP_LCD_LTDC_IRQHandlerLTDC_IRQHandlerBSP_LCD_DSI_IRQHandlerDSI_IRQHandlerBSP_LCD_DMA2D_IRQHandlerDMA2D_IRQHandler__STM32F769I_EVAL_LCD_Hhdma2d_evalBSP_LCD_SetBrightnessBSP_LCD_DisplayOnBSP_LCD_DisplayOffBSP_LCD_FillEllipseBSP_LCD_FillPolygonBSP_LCD_FillCircleBSP_LCD_FillRectBSP_LCD_DrawBitmapBSP_LCD_DrawEllipseBSP_LCD_DrawPolygonBSP_LCD_DrawCircleBSP_LCD_DrawRectBSP_LCD_DrawLineBSP_LCD_DrawVLineBSP_LCD_DrawHLineBSP_LCD_DisplayCharBSP_LCD_DisplayStringAtBSP_LCD_DisplayStringAtLineBSP_LCD_ClearStringLineBSP_LCD_ClearBSP_LCD_DrawPixelBSP_LCD_ReadPixelBSP_LCD_GetFontBSP_LCD_SetFontBSP_LCD_GetBackColorBSP_LCD_SetBackColorBSP_LCD_GetTextColorBSP_LCD_SetTextColorBSP_LCD_SetLayerVisibleBSP_LCD_SelectLayerBSP_LCD_SetLayerWindowBSP_LCD_ResetColorKeyingBSP_LCD_SetColorKeyingBSP_LCD_SetLayerAddressBSP_LCD_SetTransparencyBSP_LCD_LayerDefaultInitBSP_LCD_SetYSizeBSP_LCD_SetXSizeBSP_LCD_GetYSizeBSP_LCD_GetXSizeBSP_LCD_ResetBSP_LCD_MspInitBSP_LCD_MspDeInitBSP_LCD_InitExBSP_LCD_Init/* __STM32F769I_EVAL_LCD_H *//* @brief DMA2D handle variable *//** @defgroup STM32F769I_EVAL_LCD_Exported_Variables STM32F769I EVAL LCD Exported Variables
  * @{
  *//** @addtogroup STM32F769I_EVAL_LCD_Exported_Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_LCD_Exported_Macro STM32F769I EVAL LCD Exported Macro
  * @{
  *//*!< Invalid orientation choice of LCD screen   *//*!< Landscape orientation choice of LCD screen *//*!< Portrait orientation choice of LCD screen  *//*!< Left mode   *//*!< Right mode  *//*!< Center mode *//**
  * @brief  LCD drawing Line alignment mode definitions
  *//**
  * @brief  Pointer on LCD Drawing point (pixel) geometric definition
  *//*!< geometric Y position of drawing *//*!< geometric X position of drawing *//**
  * @brief  LCD Drawing point (pixel) geometric definition
  *//*!< Specifies the font used for the text *//*!< Specifies the background color below the text *//*!< Specifies the color of text *//**
* @brief  LCD Drawing main properties
*//** @defgroup STM32F769I_EVAL_LCD_Exported_Types STM32F769I EVAL LCD Exported Types
  * @{
  *//*!< DSI packet pixel format chosen is RGB565 : 16 bpp *//*!< DSI packet pixel format chosen is RGB888 : 24 bpp *//**
  * @brief LCD default font
  *//** @brief Transparent value in ARGB8888 format
 *//** @brief Orange value in ARGB8888 format
 *//** @brief Brown value in ARGB8888 format
 *//** @brief Black value in ARGB8888 format
 *//** @brief Dark Gray value in ARGB8888 format
 *//** @brief Gray value in ARGB8888 format
 *//** @brief Light Gray value in ARGB8888 format
 *//** @brief White value in ARGB8888 format
 *//** @brief Dark Yellow value in ARGB8888 format
 *//** @brief Dark Magenta value in ARGB8888 format
 *//** @brief Dark Cyan value in ARGB8888 format
 *//** @brief Light Dark Red value in ARGB8888 format
 *//** @brief Light Dark Green value in ARGB8888 format
 *//** @brief Dark Blue value in ARGB8888 format
 *//** @brief Light Yellow value in ARGB8888 format
 *//** @brief Light Magenta value in ARGB8888 format
 *//** @brief Light Cyan value in ARGB8888 format
 *//** @brief Light Red value in ARGB8888 format
 *//** @brief Light Green value in ARGB8888 format
 *//** @brief Light Blue value in ARGB8888 format
 *//** @brief Yellow value in ARGB8888 format
 *//** @brief Magenta value in ARGB8888 format
 *//** @brief Cyan value in ARGB8888 format
 *//** @brief Red value in ARGB8888 format
 *//** @brief Green value in ARGB8888 format
 *//** @brief Blue value in ARGB8888 format
 *//**
  * @brief  LCD color definitions values
  * in ARGB8888 format.
  *//*720_576 format choice of HDMI display*//*720_480 format choice of HDMI display *//** 
  * @brief  HDMI Foramt   
  *//** 
  * @brief  HDMI ADV7533 DSI Virtual Channel  ID  
  *//** 
  * @brief  LCD Display OTM8009A DSI Virtual Channel  ID 
  *//** 
  * @brief  LCD status structure definition  
  *//** @brief LTDC Default used layer index
 *//** @brief Number of LTDC layers
 *//** @brief LTDC Foreground layer index
 *//** @brief LTDC Background layer index
 *//** @brief Maximum number of LTDC layers
 *//** 
  * @brief  LCD FB_StartAddress  
  *//** @defgroup STM32F769I_EVAL_LCD_Exported_Constants STM32F769I EVAL LCD Exported Constants
  * @{
  *//** @addtogroup STM32F769I_EVAL_LCD
  * @{
  *//* use of memset() *//* Include SDRAM Driver *//* Include ADV7533 HDMI Driver IC driver code *//* Include OTM8009A LCD Driver IC driver code *//* Include LCD component Driver *//**
  ******************************************************************************
  * @file    stm32f769i_eval_lcd.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_lcd.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */BrightnessValueXposYposXRadiusYRadiusPointsPointCountRadiuspbmpx1y1x2y2AsciiTextModeLineptrColorpixelfontsLayerIndexStateRGBValueAddressTransparencyFB_AddressimageHeightPixelsimageWidthPixels/home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font24.c"fonts.h"const uint8_t[6840]unsigned char[6840]Font24_Table/** @defgroup FONTS_Private_Functions
  * @{
  *//** @defgroup FONTS_Private_Function_Prototypes
  * @{
  *//* Height *//* Width *///                  //         ###      //   ##   #####     //   ### ### ###    //    #####   ##    //     ###          // @6768 '~' (17 pixels wide)//      ###         //      ####        //        ##        //        ###       // @6696 '}' (17 pixels wide)// @6624 '|' (17 pixels wide)//        ####      //       ###        // @6552 '{' (17 pixels wide)//    ##########    //     ##     ##    //      ##    ##    //       ##         //         ##       //    ##    ##      //    ##     ##     // @6480 'z' (17 pixels wide)//   ########       //       #####      //       ## ##      //      ##   ##     //    ##       ##   //  ######    ##### // @6408 'y' (17 pixels wide)//   #####  #####   //     ##    ##     //      ##  ##      //       ####       // @6336 'x' (17 pixels wide)//     ##   ##      //    ###   ##      //    #### ####     //    ## # # ##     //   ##  ###  ##    //   ##   #   ##    //  ####     ####   // @6264 'w' (17 pixels wide)//      ######      //    ##      ##    //  #####    #####  // @6192 'v' (17 pixels wide)//      ##### ####  //     ###########  //    ##     ###    //  ####    ####    // @6120 'u' (17 pixels wide)//       ######     //      #########   //     ##     ###   //     ##           //   ##########     // @6048 't' (17 pixels wide)//    ########      //    #########     //         #####    //     ########     //    ######        //     #########    //      ########    // @5976 's' (17 pixels wide)//      ##          //      #####  ##   //   ##### ######   //   #####  ####    // @5904 'r' (17 pixels wide)//         #######  //            ##    //      ##### ##    //   ##       ##    //    ############  // @5832 'q' (17 pixels wide)//  #######         //    ##            //    ## #####      //    ###     ##    //  ############    //  #### #####      // @5760 'p' (17 pixels wide)//    ###    ###    //   ###      ###   //   ##        ##   // @5688 'o' (17 pixels wide)//  ######  ######  //  ###########     // @5616 'n' (17 pixels wide)// ###### #### #### //   ##   ##   ##   //   ###  ###  ##   // ##############   // #### ### ####    // @5544 'm' (17 pixels wide)//   ############   // @5472 'l' (17 pixels wide)//   ####   #####   //     ##  ###      //     ## ###       //     #####        //     ####         //     ## ##        //     ##  ##       //     ##  #####    //   ####           // @5400 'k' (17 pixels wide)//          ###     //           ##     // @5328 'j' (17 pixels wide)// @5256 'i' (17 pixels wide)//  ####            // @5184 'h' (17 pixels wide)//     ######       //           ###    // @5112 'g' (17 pixels wide)//   ###########    //       ########   //        #######   // @5040 'f' (17 pixels wide)//      #######     //    ###########   //   ##             // @4968 'e' (17 pixels wide)//          ####    // @4896 'd' (17 pixels wide)//    ###     ###   //   ###       ##   //     ##########   //       ##### ##   // @4824 'c' (17 pixels wide)// @4752 'b' (17 pixels wide)//     ##### ####   //   ##     ###     //   ##      ##     //   ###     ##     // @4680 'a' (17 pixels wide)//          ##      // @4608 '`' (17 pixels wide)// ################ // @4536 '_' (17 pixels wide)//    #         #   //      ### ###     //         #        // @4464 '^' (17 pixels wide)// @4392 ']' (17 pixels wide)//    ###           // @4320 '\' (17 pixels wide)//        #####     // @4248 '[' (17 pixels wide)//    ##   ##       // @4176 'Z' (17 pixels wide)//  #####   ######  // @4104 'Y' (17 pixels wide)// @4032 'X' (17 pixels wide)//     ###   ###    //    ####  #####   //    ## ## ## ##   //    ##  ###  ##   //   ##    #    ##  //   ##         ##  // #######   #######// @3960 'W' (17 pixels wide)//  ####### ####### // @3888 'V' (17 pixels wide)// @3816 'U' (17 pixels wide)// @3744 'T' (17 pixels wide)//    ####          // @3672 'S' (17 pixels wide)//  #######    ###  //  #######   ####  //    ##    ###     //    ##   ###      //    #######       //  ##########      // @3600 'R' (17 pixels wide)//     ##    ###    //      #####       // @3528 'Q' (17 pixels wide)//     #######      //     ##      ##   // @3456 'P' (17 pixels wide)// @3384 'O' (17 pixels wide)//  #######   ##    //    ##    ####    //    ##   #####    //    ##   ## ##    //    ##  ### ##    //    ## ###  ##    //    ## ##   ##    //    ####    ##    //  ####   #######  // @3312 'N' (17 pixels wide)// #######  ####### //   ##  ####  ##   //   ## ##  ## ##   //   ####    ####   // #####      ##### // ####        #### // @3240 'M' (17 pixels wide)//  #############   //  ########        // @3168 'L' (17 pixels wide)//  #######   ##### //    ###  ###      //    ## ###        //    ##  ##        //  #######  #####  // @3096 'K' (17 pixels wide)//   #########      //   ##     ##      //      ##########  // @3024 'J' (17 pixels wide)// @2952 'I' (17 pixels wide)// @2880 'H' (17 pixels wide)//   ##    #######  // @2808 'G' (17 pixels wide)//     ##  ##  ##   // @2736 'F' (17 pixels wide)//    ##  ##  ##    // @2664 'E' (17 pixels wide)//  #########       // @2592 'D' (17 pixels wide)// @2520 'C' (17 pixels wide)//    ##      ###   // @2448 'B' (17 pixels wide)// ######   ####### // @2376 'A' (17 pixels wide)//     ###    ##    // @2304 '@' (17 pixels wide)// @2232 '?' (17 pixels wide)//  ###             //            ####  // @2160 '>' (17 pixels wide)// @2088 '=' (17 pixels wide)//            ###   //           ####   //         ####     // ####             // @2016 '<' (17 pixels wide)//       #          // @1944 ';' (17 pixels wide)// @1872 ':' (17 pixels wide)//    #####         //       #### ##    //    ###    ##     // @1800 '9' (17 pixels wide)// @1728 '8' (17 pixels wide)// @1656 '7' (17 pixels wide)//    ## ####       //       #######    // @1584 '6' (17 pixels wide)// @1512 '5' (17 pixels wide)// @1440 '4' (17 pixels wide)//     ##   ###     // @1368 '3' (17 pixels wide)// @1296 '2' (17 pixels wide)//    ### ##        // @1224 '1' (17 pixels wide)// @1152 '0' (17 pixels wide)// @1080 '/' (17 pixels wide)// @1008 '.' (17 pixels wide)// @936 '-' (17 pixels wide)// @864 ',' (17 pixels wide)// @792 '+' (17 pixels wide)//    ### ## ###    // @720 '*' (17 pixels wide)// @648 ')' (17 pixels wide)// @576 '(' (17 pixels wide)//        #         // @504 ''' (17 pixels wide)//      ##### ###   //    ##   ####     //    ### #######   //     #####  ###   // @432 '&' (17 pixels wide)//      ###  ###    // @360 '%' (17 pixels wide)//    ###   ###     //      #### ##     // @288 '$' (17 pixels wide)// @216 '#' (17 pixels wide)//      #    #      //     ###  ###     // @144 '"' (17 pixels wide)// @72 '!' (17 pixels wide)// @0 ' ' (17 pixels wide)/** @defgroup FONTS_Private_Variables
  * @{
  *//** @defgroup FONTS_Private_Macros
  * @{
  *//** @defgroup FONTS_Private_Defines
  * @{
  *//** @defgroup FONTS_Private_Types
  * @{
  *//** @addtogroup FONTS
  * @brief      This file provides text font24 for STM32xx-EVAL's LCD driver.
  * @{
  *//**
  ******************************************************************************
  * @file    font24.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text font24 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font20.cconst uint8_t[3800]unsigned char[3800]Font20_Table//               //        ####   //   ##  ######  //   ######  ##  //     ###       // @3760 '~' (14 pixels wide)//    ###        //    ####       //      ##       //      ###      //       ###     // @3720 '}' (14 pixels wide)//       ##      // @3680 '|' (14 pixels wide)//        ###    //       ####    // @3640 '{' (14 pixels wide)//    ########   //     ##   ##   //        ##     //    ##   ##    // @3600 'z' (14 pixels wide)//  #######      //     ##        //     #####     //     ## ##     //   ##     ##   //  ####   ####  // @3560 'y' (14 pixels wide)//   ####  ####  //     ##  ##    //      ####     // @3520 'x' (14 pixels wide)//    ### ###    //   ## ######   //   ##  #  ##   // @3480 'w' (14 pixels wide)// @3440 'v' (14 pixels wide)//     #### ###  //    #########  //    ##   ###   //    ##    ##   //   ###   ###   // @3400 'u' (14 pixels wide)//      #####    //     ########  //     ##    ##  //   #########   // @3360 't' (14 pixels wide)//    ######     //     ######    //      ######   // @3320 's' (14 pixels wide)//   ########    //     ####  ##  //   #### #####  //   ####  ###   // @3280 'r' (14 pixels wide)//         ##### //           ##  //      #### ##  //    ##    ###  //   ##      ##  //    ########## //      #### ### // @3240 'q' (14 pixels wide)//  #####        //   ##          //   ## ####     //   ###    ##   //  ##########   //  ### ####     // @3200 'p' (14 pixels wide)// @3160 'o' (14 pixels wide)//    ###   ##   //   ### ####    // @3120 'n' (14 pixels wide)//  #### ### ### //   ##  ##  ##  //  ###########  //  ###### ###   // @3080 'm' (14 pixels wide)//    #####      // @3040 'l' (14 pixels wide)//   ###  #####  //    ##  ##     //    ## ##      //    ## #####   //    ##         //   ###         // @3000 'k' (14 pixels wide)//   ######      //   #######     //         ##    //    #######    // @2960 'j' (14 pixels wide)// @2920 'i' (14 pixels wide)//    ## ####    // @2880 'h' (14 pixels wide)//     #######   //          ###  // @2840 'g' (14 pixels wide)//      #######  //       ######  // @2800 'f' (14 pixels wide)//    ##     ##  //   ##########  // @2760 'e' (14 pixels wide)//   ###    ###  // @2720 'd' (14 pixels wide)//   ###     ##  // @2680 'c' (14 pixels wide)//  ###          // @2640 'b' (14 pixels wide)//    ##### ###  //   ##    ###   //          ##   // @2600 'a' (14 pixels wide)//         #     //      #        // @2560 '`' (14 pixels wide)// ##############// @2520 '_' (14 pixels wide)//   #       #   //       #       // @2480 '^' (14 pixels wide)//     ####      // @2440 ']' (14 pixels wide)// @2400 '\' (14 pixels wide)// @2360 '[' (14 pixels wide)// @2320 'Z' (14 pixels wide)// @2280 'Y' (14 pixels wide)// @2240 'X' (14 pixels wide)//    ###   ###  //    # ## ## #  //   ## ## ## ## //   ##  ###  ## //   ##       ## //  #####   #####// @2200 'W' (14 pixels wide)// @2160 'V' (14 pixels wide)//    ###  ###   // @2120 'U' (14 pixels wide)// @2080 'T' (14 pixels wide)//   ## #####    //     ##### ##  // @2040 'S' (14 pixels wide)//   #####    ## //   #####   ### // @2000 'R' (14 pixels wide)//     ##  ###   // @1960 'Q' (14 pixels wide)// @1920 'P' (14 pixels wide)// @1880 'O' (14 pixels wide)//   #####  ##   //   ##### ###   //    ##  ####   //    ## ## ##   //    ####  ##   // @1840 'N' (14 pixels wide)//  #####  ##### //   ## #### ##  //   ## #  # ##  //  ####    #### // @1800 'M' (14 pixels wide)// @1760 'L' (14 pixels wide)//   #####  #### //    ### ##     //   ##### ##### // @1720 'K' (14 pixels wide)//       ####### // @1680 'J' (14 pixels wide)// @1640 'I' (14 pixels wide)// @1600 'H' (14 pixels wide)//   ##   ###### // @1560 'G' (14 pixels wide)// @1520 'F' (14 pixels wide)// @1480 'E' (14 pixels wide)//  ########     //  #########    //   ##     ###  // @1440 'D' (14 pixels wide)// @1400 'C' (14 pixels wide)// @1360 'B' (14 pixels wide)//      ## ##    // @1320 'A' (14 pixels wide)//     #    #    //     #         //    #          //    #   ###    //    #  #  #    //    #     #    //     ##  #     // @1280 '@' (14 pixels wide)// @1240 '?' (14 pixels wide)//   ####        //         ###   //          #### // @1200 '>' (14 pixels wide)// @1160 '=' (14 pixels wide)//         ####  //  ####         // @1120 '<' (14 pixels wide)// @1080 ';' (14 pixels wide)// @1040 ':' (14 pixels wide)//   #####       //     #### ##   //   ###   ##    // @1000 '9' (14 pixels wide)// @960 '8' (14 pixels wide)// @920 '7' (14 pixels wide)//       #####   // @880 '6' (14 pixels wide)// @840 '5' (14 pixels wide)//   ##    ##    // @800 '4' (14 pixels wide)//  ##     ###   // @760 '3' (14 pixels wide)// @720 '2' (14 pixels wide)// @680 '1' (14 pixels wide)// @640 '0' (14 pixels wide)// @600 '/' (14 pixels wide)// @560 '.' (14 pixels wide)// @520 '-' (14 pixels wide)// @480 ',' (14 pixels wide)// @440 '+' (14 pixels wide)// @400 '*' (14 pixels wide)// @360 ')' (14 pixels wide)// @320 '(' (14 pixels wide)//        #      // @280 ''' (14 pixels wide)// @240 '&' (14 pixels wide)//       #   #   //   ##   ###    //   #   #       // @200 '%' (14 pixels wide)// @160 '$' (14 pixels wide)// @120 '#' (14 pixels wide)// @80 '"' (14 pixels wide)// @40 '!' (14 pixels wide)// @0 ' ' (14 pixels wide)// Character bitmaps for Courier New 15pt/** @addtogroup FONTS
  * @brief      This file provides text font20 for STM32xx-EVAL's LCD driver.
  * @{
  *//**
  ******************************************************************************
  * @file    font20.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text font20 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font16.cconst uint8_t[3040]unsigned char[3040]Font16_Table//            //       ##   //   #  #  #  //    ##      // @3008 '~' (11 pixels wide)//     ##     //      ##    // @2976 '}' (11 pixels wide)// @2944 '|' (11 pixels wide)// @2912 '{' (11 pixels wide)//   #######  //   ##    #  //     ###    //   #    ##  // @2880 'z' (11 pixels wide)//   #####    //     ####   //     # ##   //    ##  ##  //   ##    ## //  ####  ####// @2848 'y' (11 pixels wide)//  #### #### //    ## ##   // @2816 'x' (11 pixels wide)//   ##   ##  //   ### ###  //  ## ### ## //  ##  #  ## //  ##     ## // ####   ####// @2784 'w' (11 pixels wide)// @2752 'v' (11 pixels wide)//    ### ### //   ##  ###  //  ###  ###  // @2720 'u' (11 pixels wide)//    ##   #  //  #######   // @2688 't' (11 pixels wide)//   ######   //       ###  //    #####   //   ####     //    ######  // @2656 's' (11 pixels wide)//    ###  ## //  #### ###  // @2624 'r' (11 pixels wide)//      ##### //        ##  //    ### ##  //  ##    ##  // @2592 'q' (11 pixels wide)//  #####     //   ##       //   ## ###   //   ###  ##  //  ### ###   // @2560 'p' (11 pixels wide)// @2528 'o' (11 pixels wide)// @2496 'n' (11 pixels wide)//  ### ## ###//   ## ## ## //  ########  // @2464 'm' (11 pixels wide)//   ######## //    ####    // @2432 'l' (11 pixels wide)//  ### ##### //   ##  ##   //   ## ##    //   ## ####  //  ###       // @2400 'k' (11 pixels wide)// @2368 'j' (11 pixels wide)// @2336 'i' (11 pixels wide)// @2304 'h' (11 pixels wide)// @2272 'g' (11 pixels wide)//      ######// @2240 'f' (11 pixels wide)//  ##        //  ######### // @2208 'e' (11 pixels wide)// @2176 'd' (11 pixels wide)//  ##     #  //    #### #  // @2144 'c' (11 pixels wide)// @2112 'b' (11 pixels wide)// @2080 'a' (11 pixels wide)//       #    //      #     //     #      // @2048 '`' (11 pixels wide)// ###########// @2016 '_' (11 pixels wide)//   #     #  //    #   #   //     # #    // @1984 '^' (11 pixels wide)// @1952 ']' (11 pixels wide)//         ## // @1920 '\' (11 pixels wide)//      ####  // @1888 '[' (11 pixels wide)//   #   ##   // @1856 'Z' (11 pixels wide)// @1824 'Y' (11 pixels wide)// @1792 'X' (11 pixels wide)//   # # # #  // ##### #####// @1760 'W' (11 pixels wide)// @1728 'V' (11 pixels wide)// @1696 'U' (11 pixels wide)//  #  ##  #  // @1664 'T' (11 pixels wide)//   ###      // @1632 'S' (11 pixels wide)//  #####  ###// @1600 'R' (11 pixels wide)//     ##  ## // @1568 'Q' (11 pixels wide)//  ######    // @1536 'P' (11 pixels wide)// @1504 'O' (11 pixels wide)//  ####  ##  //   ## # ##  //   #### ##  //  ###  #### // @1472 'N' (11 pixels wide)//  ## # # ## //  ###   ### // ###     ###// @1440 'M' (11 pixels wide)//    ##    # // @1408 'L' (11 pixels wide)//  ####  ### // @1376 'K' (11 pixels wide)//  ##   ##   //    ####### // @1344 'J' (11 pixels wide)// @1312 'I' (11 pixels wide)// @1280 'H' (11 pixels wide)//  ##  ##### // @1248 'G' (11 pixels wide)//   ##  #    //   ##     # // @1216 'F' (11 pixels wide)// @1184 'E' (11 pixels wide)// @1152 'D' (11 pixels wide)//  ##      # //    ##### # // @1120 'C' (11 pixels wide)// @1088 'B' (11 pixels wide)//     #  #   // @1056 'A' (11 pixels wide)//   #        //   #  ###   //   # #  #   //   #    #   // @1024 '@' (11 pixels wide)//      ###   // @992 '?' (11 pixels wide)// @960 '>' (11 pixels wide)// @928 '=' (11 pixels wide)// @896 '<' (11 pixels wide)// @864 ';' (11 pixels wide)// @832 ':' (11 pixels wide)// @800 '9' (11 pixels wide)// @768 '8' (11 pixels wide)//  #    ##   // @736 '7' (11 pixels wide)//    ###     // @704 '6' (11 pixels wide)//    #   ##  // @672 '5' (11 pixels wide)//     #####  //    #  ##   // @640 '4' (11 pixels wide)// @608 '3' (11 pixels wide)// @576 '2' (11 pixels wide)// @544 '1' (11 pixels wide)// @512 '0' (11 pixels wide)// @480 '/' (11 pixels wide)// @448 '.' (11 pixels wide)// @416 '-' (11 pixels wide)// @384 ',' (11 pixels wide)// @352 '+' (11 pixels wide)// @320 '*' (11 pixels wide)// @288 ')' (11 pixels wide)// @256 '(' (11 pixels wide)// @224 ''' (11 pixels wide)// @192 '&' (11 pixels wide)//       #  # //    ##   ## //   #  #     // @160 '%' (11 pixels wide)// @128 '$' (11 pixels wide)//     ## ##  // @96 '#' (11 pixels wide)//     #   #  // @64 '"' (11 pixels wide)// @32 '!' (11 pixels wide)// @0 ' ' (11 pixels wide)// //  Font data for Courier New 12pt/** @addtogroup FONTS
  * @brief      This file provides text font16 for STM32xx-EVAL's LCD driver.
  * @{
  *//**
  ******************************************************************************
  * @file    font16.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text font16 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font12.cconst uint8_t[1140]unsigned char[1140]Font12_Table//        //  # ##  //   #  # // @1128 '~' (7 pixels wide)//   #    //    #   //     #  // @1116 '}' (7 pixels wide)// @1104 '|' (7 pixels wide)// @1092 '{' (7 pixels wide)//  ##### //  #   # //  #  #  // @1080 'z' (7 pixels wide)//  ####  //    ##  //   # #  // ### ###// @1068 'y' (7 pixels wide)// ##  ## //   ##   // @1056 'x' (7 pixels wide)//  # # # // @1044 'w' (7 pixels wide)// @1032 'v' (7 pixels wide)//   ## ##//  #  ## // @1020 'u' (7 pixels wide)//    ### //   #   #// @1008 't' (7 pixels wide)//      # //   ###  //   #### // @996 's' (7 pixels wide)//  ## ## // @984 'r' (7 pixels wide)//     ###// @972 'q' (7 pixels wide)// ###    //  #     //  ##  # // ## ##  // @960 'p' (7 pixels wide)// @948 'o' (7 pixels wide)// @936 'n' (7 pixels wide)// #######// ### #  // @924 'm' (7 pixels wide)// @912 'l' (7 pixels wide)// ## ### //  # #   //  ###   //  # ### // ##     // @900 'k' (7 pixels wide)// @888 'j' (7 pixels wide)// @876 'i' (7 pixels wide)// @864 'h' (7 pixels wide)// @852 'g' (7 pixels wide)// @840 'f' (7 pixels wide)// @828 'e' (7 pixels wide)//   #####//   ## # //     ## // @816 'd' (7 pixels wide)// @804 'c' (7 pixels wide)// #####  // @792 'b' (7 pixels wide)// @780 'a' (7 pixels wide)// @768 '`' (7 pixels wide)// @756 '_' (7 pixels wide)// @744 '^' (7 pixels wide)// @732 ']' (7 pixels wide)// @720 '\' (7 pixels wide)// @708 '[' (7 pixels wide)// @696 'Z' (7 pixels wide)// @684 'Y' (7 pixels wide)// ##   ##// @672 'X' (7 pixels wide)// @660 'W' (7 pixels wide)// @648 'V' (7 pixels wide)// @636 'U' (7 pixels wide)// #  #  #// @624 'T' (7 pixels wide)// @612 'S' (7 pixels wide)// ###   #// @600 'R' (7 pixels wide)// @588 'Q' (7 pixels wide)// @576 'P' (7 pixels wide)// @564 'O' (7 pixels wide)// ### ## // @552 'N' (7 pixels wide)// @540 'M' (7 pixels wide)// @528 'L' (7 pixels wide)// ###  ##// @516 'K' (7 pixels wide)// @504 'J' (7 pixels wide)// @492 'I' (7 pixels wide)// @480 'H' (7 pixels wide)//  #  ###// @468 'G' (7 pixels wide)//  ######// @456 'F' (7 pixels wide)// ###### // @444 'E' (7 pixels wide)// ####   // @432 'D' (7 pixels wide)// @420 'C' (7 pixels wide)// @408 'B' (7 pixels wide)// @396 'A' (7 pixels wide)// @384 '@' (7 pixels wide)// @372 '?' (7 pixels wide)// @360 '>' (7 pixels wide)// @348 '=' (7 pixels wide)//  ##    // #      // @336 '<' (7 pixels wide)// @324 ';' (7 pixels wide)// @312 ':' (7 pixels wide)// @300 '9' (7 pixels wide)// @288 '8' (7 pixels wide)// @276 '7' (7 pixels wide)// @264 '6' (7 pixels wide)// @252 '5' (7 pixels wide)//    # # // @240 '4' (7 pixels wide)// @228 '3' (7 pixels wide)// @216 '2' (7 pixels wide)// @204 '1' (7 pixels wide)// @192 '0' (7 pixels wide)// @180 '/' (7 pixels wide)// @168 '.' (7 pixels wide)// @156 '-' (7 pixels wide)// @144 ',' (7 pixels wide)// @132 '+' (7 pixels wide)// @120 '*' (7 pixels wide)// @108 ')' (7 pixels wide)// @96 '(' (7 pixels wide)// @84 ''' (7 pixels wide)// @72 '&' (7 pixels wide)// @60 '%' (7 pixels wide)// @48 '$' (7 pixels wide)// @36 '#' (7 pixels wide)// @24 '"' (7 pixels wide)// @12 '!' (7 pixels wide)// @0 ' ' (7 pixels wide)/** @addtogroup FONTS
  * @brief      This file provides text Font12 for STM32xx-EVAL's LCD driver.
  * @{
  *//**
  ******************************************************************************
  * @file    Font12.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text Font12 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Utilities/Fonts/font8.cconst uint8_t[760]unsigned char[760]Font8_Table//      //  # # //   # #// @752 '~' (5 pixels wide)//  #   //   #  //   ## // @744 '}' (5 pixels wide)// @736 '|' (5 pixels wide)//    # //  ##  // @728 '{' (5 pixels wide)//  ####// @720 'z' (5 pixels wide)// ## ##// @712 'y' (5 pixels wide)//  #  #// @704 'x' (5 pixels wide)// # # #// @696 'w' (5 pixels wide)// ##  #// @688 'v' (5 pixels wide)//   ###// @680 'u' (5 pixels wide)// #### // @672 't' (5 pixels wide)// @664 's' (5 pixels wide)//  ### // @656 'r' (5 pixels wide)//    ##//     #// @648 'q' (5 pixels wide)// ###  // @640 'p' (5 pixels wide)// @632 'o' (5 pixels wide)// @624 'n' (5 pixels wide)// ## # // @616 'm' (5 pixels wide)// @608 'l' (5 pixels wide)//  # ##// ##   // @600 'k' (5 pixels wide)// @592 'j' (5 pixels wide)// @584 'i' (5 pixels wide)// ### #// @576 'h' (5 pixels wide)// @568 'g' (5 pixels wide)// @560 'f' (5 pixels wide)// @552 'e' (5 pixels wide)// @544 'd' (5 pixels wide)// @536 'c' (5 pixels wide)// @528 'b' (5 pixels wide)// @520 'a' (5 pixels wide)// @512 '`' (5 pixels wide)// #####// @504 '_' (5 pixels wide)// @496 '^' (5 pixels wide)// @488 ']' (5 pixels wide)// #    // @480 '\' (5 pixels wide)// @472 '[' (5 pixels wide)// @464 'Z' (5 pixels wide)// #   #// @456 'Y' (5 pixels wide)// @448 'X' (5 pixels wide)// @440 'W' (5 pixels wide)// @432 'V' (5 pixels wide)// @424 'U' (5 pixels wide)// @416 'T' (5 pixels wide)// @408 'S' (5 pixels wide)// @400 'R' (5 pixels wide)// @392 'Q' (5 pixels wide)// @384 'P' (5 pixels wide)// @376 'O' (5 pixels wide)//  ## #// @368 'N' (5 pixels wide)// @360 'M' (5 pixels wide)// @352 'L' (5 pixels wide)// @344 'K' (5 pixels wide)// @336 'J' (5 pixels wide)// @328 'I' (5 pixels wide)// @320 'H' (5 pixels wide)// @312 'G' (5 pixels wide)// @304 'F' (5 pixels wide)// @296 'E' (5 pixels wide)// @288 'D' (5 pixels wide)// @280 'C' (5 pixels wide)// @272 'B' (5 pixels wide)// @264 'A' (5 pixels wide)// @256 '@' (5 pixels wide)// @248 '?' (5 pixels wide)// @240 '>' (5 pixels wide)// @232 '=' (5 pixels wide)// @224 '<' (5 pixels wide)// @216 ';' (5 pixels wide)// @208 ':' (5 pixels wide)// @200 '9' (5 pixels wide)// @192 '8' (5 pixels wide)// @184 '7' (5 pixels wide)// @176 '6' (5 pixels wide)// @168 '5' (5 pixels wide)// @160 '4' (5 pixels wide)// @152 '3' (5 pixels wide)// @144 '2' (5 pixels wide)// @136 '1' (5 pixels wide)// @128 '0' (5 pixels wide)// @120 '/' (5 pixels wide)// @112 '.' (5 pixels wide)// @104 '-' (5 pixels wide)// @96 ',' (5 pixels wide)// @88 '+' (5 pixels wide)// @80 '*' (5 pixels wide)// @72 ')' (5 pixels wide)// @64 '(' (5 pixels wide)// @56 ''' (5 pixels wide)// @48 '&' (5 pixels wide)// @40 '%' (5 pixels wide)// @32 '$' (5 pixels wide)// # #  // @24 '#' (5 pixels wide)// @16 '"' (5 pixels wide)// @8 '!' (5 pixels wide)// @0 ' ' (5 pixels wide)/** @addtogroup FONTS
  * @brief      This file provides text Font8 for STM32xx-EVAL's LCD driver. 
  * @{
  *//**
  ******************************************************************************
  * @file    Font8.c
  * @author  MCD Application Team
  * @version V1.0.0
  * @date    18-February-2014
  * @brief   This file provides text Font8 for STM32xx-EVAL's LCD driver. 
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */61626367697071777982/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_lcd.c"../../../Utilities/Fonts/font8.c""../../../Utilities/Fonts/font12.c""../../../Utilities/Fonts/font16.c""../../../Utilities/Fonts/font20.c""../../../Utilities/Fonts/font24.c""stm32f769i_eval_lcd.h"LL_ConvertLineToARGB8888DMA2D_OUTPUT_ARGB8888DMA2D_LayerCfgTypeDef[2]struct <unnamed>[2]DMA2D_LayerCfgTypeDef *DMA2D_NO_MODIF_ALPHADMA2D_TypeDef *450561073917952DMA2DDMA2D_HandleTypeDef *__DMA2D_HandleTypeDef *LL_FillBuffer196608FillTriangledeltaxdeltayxyxinc1xinc2yinc1yinc2dennumnumaddnumpixelscurpixelx2 - x1y2 - y1DrawCharijheightwidthoffsetpcharlineLCD_DrawPropTypeDef[2]LCD_DrawPropTypeDef *LTDC_LayerCfgTypeDef[2]LTDC_LayerCfgTypeDef *volatile uint32_t *RCC_APB2ENR_LTDCEN(0x1UL << (26U))pSrcpDstxSizeColorModeySizeOffLineColorIndexx3y3cRGB_Code671088644227858431RCC_AHB1ENR_DMA2DEN(0x1UL << (23U))83886084286578687RCC_APB2ENR_DSIEN(0x1UL << (27U))1342177284160749567LTDC_IRQn90DMA2D_IRQn98DSI_IRQnLCD_IO_GetIDLCD_DSI_IDDSI_HandleTypeDef *DSI_DCS_SHORT_PKT_WRITE_P1DSI_DCS_LONG_PKT_WRITE 0erre2K0.0rad1rad2X2Y2X_centerY_centerX_firstY_firstpixelXpixelYcounterIMAGE_LEFTIMAGE_RIGHTIMAGE_TOPIMAGE_BOTTOMDCurXCurYXaddressbit_pixelInputColorMode(4)DMA2D_INPUT_ARGB8888DMA2D_INPUT_RGB565DMA2D_INPUT_RGB888refcolumnsizexsize0x8000' 'color_backupLTDC_PIXEL_FORMAT_ARGB8888LTDC_PIXEL_FORMAT_RGB8880x00FFFFFFLTDC_PIXEL_FORMAT_RGB565LTDC_PIXEL_FORMAT_ARGB4444LTDC_PIXEL_FORMAT_AL88volatile uint16_tvolatile uint16_t *volatile uint8_tvolatile uint8_t *LTDC_HandleTypeDef *&(hltdc_eval)(&(hltdc_eval))(LayerIndex)ENABLELTDC_TypeDef *LTDC_Layer_TypeDef *4294967294Layercfg1536LTDC_BLENDING_FACTOR1_PAxCALTDC_BLENDING_FACTOR2_PAxCA4278190080RCC_AHB1ENR_GPIOKENGPIO_PIN_7GPIO_SPEED_FREQ_VERY_HIGH102401073883136GPIOKdsiPllInitPeriphClkInitStructLcdClock27429read_idlaneByteClk_kHzVSAVBPVFPVACTHSAHBPHFPHACTDSI_TypeDef *276481073835008DSIDSI_PLL_IN_DIV5DSI_PLL_OUT_DIV162500DSI_TWO_DATA_LANES15620DSI_PLLInitTypeDef *480800DSI_VSYNC_ACTIVE_HIGHDSI_HSYNC_ACTIVE_HIGHDSI_DATA_ENABLE_ACTIVE_HIGHDSI_VID_MODE_BURST0xFFFDSI_VidCfgTypeDef *RCC_PERIPHCLK_LTDC384RCC_PLLSAIDIVR_2RCC_PeriphCLKInitTypeDef *LTDC_PCPOLARITY_IPC266241073833984LTDCDrawPropActiveLayerlcd_y_sizelcd_x_sizehdsi_evalhltdc_evalhdsivideo_handlePOLY_Y(Z)((int32_t)((Points + (Z))->Y))POLY_X(Z)((int32_t)((Points + (Z))->X))ABS(X)((X) > 0 ? (X) : -(X))LCD_DSI_ID_REG0xA8!defined(DATA_IN_ExtSDRAM)/* Polling For DMA transfer *//* DMA2D Initialization *//* Foreground Configuration *//* Configure the DMA2D Mode, Color Mode and output offset *//**
  * @brief  Converts a line to an ARGB8888 pixel format.
  * @param  pSrc: Pointer to source buffer
  * @param  pDst: Output color
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode
  *//* Register to memory mode with ARGB8888 as color Mode *//**
  * @brief  Fills a buffer.
  * @param  LayerIndex: Layer index
  * @param  pDst: Pointer to destination buffer
  * @param  xSize: Buffer width
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  *//* Change the y as appropriate *//* Change the x as appropriate *//* Calculate the new numerator value *//* Check if numerator >= denominator *//* Increase the numerator by the top of the fraction *//* There are more y-values than x-values *//* Don't change the y when numerator >= denominator *//* Don't change the x for every iteration *//* There is at least one y-value for every x-value *//* There are more x-values than y-values *//* Don't change the y for every iteration *//* Don't change the x when numerator >= denominator *//* There is at least one x-value for every y-value *//* The y-values are decreasing *//* The y-values are increasing *//* The x-values are decreasing *//* The x-values are increasing *//* Start y off at the first pixel *//* Start x off at the first pixel *//* The difference between the y's *//* The difference between the x's *//**
  * @brief  Fills a triangle (between 3 points).
  * @param  x1: Point 1 X position
  * @param  y1: Point 1 Y position
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @param  x3: Point 3 X position
  * @param  y3: Point 3 Y position
  *//**
  * @brief  Draws a character on LCD.
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  *//* Write data value to all SDRAM memory *//**
  * @brief  Draws a pixel on LCD.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  *//** @brief NVIC configuration for DSI interrupt that is now enabled *//** @brief NVIC configuration for DMA2D interrupt that is now enabled *//** @brief NVIC configuration for LTDC interrupt that is now enabled *//** @brief Soft Reset the DSI Host and wrapper *//** @brief Enable DSI Host and wrapper clocks *//** @brief Toggle Sw reset of DMA2D IP *//** @brief Enable the DMA2D clock *//** @brief Toggle Sw reset of LTDC IP *//** @brief Enable the LTDC clock *//**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  *//** @brief Disable the LTDC, DMA2D and DSI Host and Wrapper clocks *//** @brief Force and let in reset state LTDC, DMA2D and DSI Host + Wrapper IPs *//** @brief Disable IRQ of DSI IP *//** @brief Disable IRQ of DMA2D IP *//** @brief Disable IRQ of LTDC IP *//**
  * @brief  De-Initializes the BSP LCD Msp
  * Application can surcharge if needed this function implementation.
  *//*******************************************************************************
                       LTDC, DMA2D and DSI BSP Routines
*******************************************************************************//**
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  *//**
  * @brief  DCS or Generic short/long write command
  * @param  NbrParams: Number of parameters. It indicates the write command mode:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  *//* Send Display on DCS command to display *//* Not supported for HDMI display *//**
  * @brief  Set the brightness value 
  * @param  BrightnessValue: [00: Min (black), 100 Max]
  *//* Send Display off DCS Command to display *//* Not supported for HDMI yet *//**
  * @brief  Switch Off the display.
  *         Enter DSI ULPM mode if was allowed and configured in Dsi Configuration.
  *//**
  * @brief  Switch back on the display if was switched off by previous call of BSP_LCD_DisplayOff().
  *         Exit DSI ULPM mode if was allowed and configured in Dsi Configuration.
  *//**
  * @brief  Draws a full ellipse in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  XRadius: Ellipse X radius
  * @param  YRadius: Ellipse Y radius
  *//**
  * @brief  Draws a full poly-line (between many points) in currently active layer.
  * @param  Points: Pointer to the points array
  * @param  PointCount: Number of points
  *//* Current Y Value *//* Current X Value *//* Decision Variable *//**
  * @brief  Draws a full circle in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  *//* Fill the rectangle *//* Get the rectangle start address *//* Set the text color *//**
  * @brief  Draws a full rectangle in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  *//* Increment the source and destination buffers *//* Pixel format conversion *//* Convert picture to ARGB8888 pixel format *//* Bypass the bitmap header *//* Get the layer pixel format *//* Set the address *//* Read bit/pixel *//* Read bitmap height *//* Read bitmap width *//* Get bitmap data address offset *//**
  * @brief  Draws a bitmap picture loaded in the internal Flash (32 bpp) in currently active layer.
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  *//**
  * @brief  Draws an ellipse on LCD in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  XRadius: Ellipse X radius
  * @param  YRadius: Ellipse Y radius
  *//**
  * @brief  Draws an poly-line (between many points) in currently active layer.
  * @param  Points: Pointer to the points array
  * @param  PointCount: Number of points
  *//**
  * @brief  Draws a circle in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  *//* Draw vertical lines *//* Draw horizontal lines *//**
  * @brief  Draws a rectangle in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  *//* Draw the current pixel *//**
  * @brief  Draws an uni-line (between two points) in currently active layer.
  * @param  x1: Point 1 X position
  * @param  y1: Point 1 Y position
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  *//* Write line *//* Get the line address *//**
  * @brief  Draws a vertical line in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  *//**
  * @brief  Draws an horizontal line in currently active layer.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  *//**
  * @brief  Displays a maximum of 60 characters on the LCD.
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  *//* Point on the next character *//* Decrement the column position by 16 *//* Display one character on LCD *//* Send the string character by character on LCD *//* Check that the Start column is located in the screen *//* Characters number per line *//* Get the text size *//**
  * @brief  Displays characters in currently active layer.
  * @param  Xpos: X position (in pixel)
  * @param  Ypos: Y position (in pixel)
  * @param  Text: Pointer to string to display on LCD
  * @param  Mode: Display mode
  *          This parameter can be one of the following values:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  *//**
  * @brief  Displays one character in currently active layer.
  * @param  Xpos: Start column address
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  *//* Draw rectangle with background color *//**
  * @brief  Clears the selected line in currently active layer.
  * @param  Line: Line to be cleared
  *//* Clear the LCD *//**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  *//* Read data value from SDRAM memory *//**
  * @brief  Reads an LCD pixel.
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @retval RGB pixel color
  *//**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  *//**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  *//**
  * @brief  Gets the LCD background color.
  * @retval Used background color
  *//**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  *//**
  * @brief  Gets the LCD text color.
  * @retval Used text color.
  *//**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  *//* Disable the color Keying for LCD Layer *//**
  * @brief  Disables the color keying.
  * @param  LayerIndex: Layer foreground or background
  *//* Configure and Enable the color Keying for LCD Layer *//**
  * @brief  Configures and sets the color keying.
  * @param  LayerIndex: Layer foreground or background
  * @param  RGBValue: Color reference
  *//* Reconfigure the layer position *//* Reconfigure the layer size *//**
  * @brief  Sets display window.
  * @param  LayerIndex: Layer index
  * @param  Xpos: LCD X position
  * @param  Ypos: LCD Y position
  * @param  Width: LCD window width
  * @param  Height: LCD window height
  *//**
  * @brief  Sets an LCD layer frame buffer address.
  * @param  LayerIndex: Layer foreground or background
  * @param  Address: New LCD frame buffer value
  *//**
  * @brief  Configures the transparency.
  * @param  LayerIndex: Layer foreground or background.
  * @param  Transparency: Transparency
  *           This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF
  *//**
  * @brief  Sets an LCD Layer visible
  * @param  LayerIndex: Visible Layer
  * @param  State: New state of the specified layer
  *          This parameter can be one of the following values:
  *            @arg  ENABLE
  *            @arg  DISABLE
  *//**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  *//* Layer Init *//**
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  *//**
  * @brief  Set the LCD Y size.
  * @param  imageHeightPixels : uint32_t image height in lines unit
  *//**
  * @brief  Set the LCD X size.
  * @param  imageWidthPixels : uint32_t image width in pixels unit
  * @retval None
  *//**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  *//**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  *//* Wait for 10ms after releasing XRES before sending commands *//* Desactivate XRES *//* wait 20 ms *//* Activate XRES active low *//* Configure the GPIO on PK7 *//**
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  *//************************End LTDC Initialization*******************************//* Initialize the font *//* DATA_IN_ExtSDRAM *//* Initialize the SDRAM *//* Initialize & Start the LTDC *//* Polarity *//* background value *//* Timing Configuration *//* Base address of LTDC registers to be set before calling De-Init *//* LTDC clock configuration *//************************LTDC Initialization***********************************//*************************End DSI Initialization*******************************//* Enable the DSI host and wrapper : but LTDC is not started yet at this stage *//* Configure DSI Video mode timings with settings set above *//* No acknoledge at the end of a frame *//* while streaming is active in video mode                     *//* Specify for each region, if the going in LP mode is allowed *//* Only useful when sending LP packets is allowed while streaming is active in video mode *//* Largest packet size possible to transmit in LP mode in HFP region during VACT period *//* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions *//* Enable sending commands in mode LP (Low Power) *//* Enable or disable sending LP command while streaming is active in video mode *//* Timing parameters for Video modes
     Set Timing parameters of DSI depending on its chosen format *//* Virutal channel used by the ADV7533 *//* Configure the D-PHY Timings *//* Init the DSI *//* Disable the automatic clock lane control (the ADV7533 must be clocked) *//* Set the TX escape clock division ratio *//* Set number of Lanes *//* Configure the DSI PLL *//* Base address of DSI Host/Wrapper registers to be set before calling De-Init *//*************************DSI Initialization***********************************//* Call first MSP Initialize only in case of first initialization
  * This will set IP blocks LTDC and DSI
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  *//***********************End ADV7533 Initialization****************************//************************ Update hdmi_x_size and hdmi_y_size *****************//* Initialize the ADV7533 HDMI Bridge
     depending on configuration set in 'hdsivideo_handle'. *//************************ADV7533 Initialization******************************//**
  * @brief  Initializes the DSI for HDMI monitor. 
  * The ititialization is done as below:
  *     - DSI PLL ititialization
  *     - DSI ititialization
  *     - LTDC ititialization
  *     - DSI-HDMI ADV7533 adapter device ititialization
  * @param  format : HDMI format could be HDMI_FORMAT_720_480 or HDMI_FORMAT_720_576
  * @retval LCD state
  *//***********************End OTM8009A Initialization****************************//* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  *//***********************OTM8009A Initialization********************************//* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC *//* Initialize the LTDC *//* Get LTDC Configuration from DSI Configuration *//* Background value *//** LCD clock configuration
    * Note: The following values should not be changed as the PLLSAI is also used 
    *      to clock the USB FS
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    *//* Initialize the LCD pixel width and pixel height *//* Allow sending LP commands during VSync = VSA period *//* Allow sending LP commands during VBP period *//* Allow sending LP commands during VFP period *//* Allow sending LP commands during VACT period *//* Allow sending LP commands during HBP period *//* Allow sending LP commands during HFP period *//* while streaming is active in video mode                                                                         *//* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region *//* Value depending on display orientation choice portrait/landscape *//* Mode Video burst ie : one LgP per line *//* The following values are same for portrait and landscape orientations *//* 480 *//* 800 *//* lcd_orientation == LCD_ORIENTATION_LANDSCAPE *//* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  *//* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 *//* 500 MHz / 8 = 62.5 MHz = 62500 kHz *//* Call first MSP Initialize only in case of first initialization
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  *//* Check the connected monitor *//* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) *//*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display *//*!< Horizontal Front Porch time in units of lcdClk *//*!< Horizontal Back Porch time in units of lcdClk *//*!< Horizontal start active time in units of lcdClk *//*!< Vertical Active time in units of lines = imageSize Y in pixels to display *//*!< Vertical Front Porch time in units of lines *//*!< Vertical Back Porch time in units of lines *//*!< Vertical start active time in units of lines *//*!< LcdClk = 27429 kHz *//**
  * @brief  Initializes the DSI LCD. 
  * The ititialization is done as below:
  *     - DSI PLL ititialization
  *     - DSI ititialization
  *     - LTDC ititialization
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  *//**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  *//** @defgroup STM32F769I_EVAL_LCD_Exported_Functions LCD Exported Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_LCD_Private_FunctionPrototypes LCD Private FunctionPrototypes
  * @{
  *//**
  * @brief  Current Drawing Layer properties variable
  *//**
  * @brief  Default Active LTDC Layer in which drawing is made is LTDC Layer Background
  *//* N   DIV Pclk        IDF        NDIV  ODF             LBClk TXEscapeCkdiv*//**
  * @brief  LTDC PLL settings used for different HDMI resolution (720x480 and 720x576)
  *//* NP NC VP *//**
  * @brief  DSI packet size used for different HDMI resolution (720x480 and 720x576)
  *//* HA   HS  HB  HF  VA   VS VB  VF  ASPECT                BPP *//**
  * @brief  DSI timming used for different HDMI resolution (720x480 and 720x576)
  *//** @defgroup STM32F769I_EVAL_LCD_Private_Variables LCD Private Variables
  * @{
  *//** @defgroup STM32F769I_EVAL_LCD_Private_Macros LCD Private Macros
  * @{
  *//**
  * @brief  LTDC PLL params used for different HDMI adpater
  *//**
  * @brief  DSI packet params used for different HDMI adpater
  *//**
  * @brief  DSI timming params used for different HDMI adpater
  *//** @defgroup STM32F769I_EVAL_LCD_Private_TypesDefinitions LCD Private TypesDefinitions
  * @{
  *//** @defgroup STM32F769I_EVAL_LCD_Private_Defines LCD Private Defines
  * @{
  *//** @defgroup STM32F769I_EVAL_LCD STM32F769I_EVAL LCD
  * @{
  *//* Dependencies
- stm32f769i_eval.c
- stm32f769i_eval_sdram.c
- stm32f7xx_hal_dsi.c
- stm32f7xx_hal_ltdc.c
- stm32f7xx_hal_ltdc_ex.c
- stm32f7xx_hal_dma2d.c
- stm32f7xx_hal_rcc_ex.c
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_cortex.c
- otm8009a.c
- adv7533.c
- fonts.h
- font24.c
- font20.c
- font16.c
- font12.c
- font8.c"
EndDependencies *//* File Info: ------------------------------------------------------------------
                                   User NOTES
1. How To use this driver:
--------------------------
   - This driver is used to drive directly in video mode a LCD TFT using the DSI interface.
     The following IPs are implied : DSI Host IP block working
     in conjunction to the LTDC controller.
   - This driver is linked by construction to LCD KoD mounted on board MB1166.

2. Driver description:
---------------------
  + Initialization steps:
     o Initialize the LCD using the BSP_LCD_Init() function.
     o Select the LCD layer to be used using the BSP_LCD_SelectLayer() function.
     o Enable the LCD display using the BSP_LCD_DisplayOn() function.

  + Options
     o Configure and enable the color keying functionality using the
       BSP_LCD_SetColorKeying() function.
     o Modify in the fly the transparency and/or the frame buffer address
       using the following functions:
       - BSP_LCD_SetTransparency()
       - BSP_LCD_SetLayerAddress()

  + Display on LCD
     o Clear the whole LCD using BSP_LCD_Clear() function or only one specified string
       line using the BSP_LCD_ClearStringLine() function.
     o Display a character on the specified line and column using the BSP_LCD_DisplayChar()
       function or a complete string line using the BSP_LCD_DisplayStringAtLine() function.
     o Display a string line on the specified position (x,y in pixel) and align mode
       using the BSP_LCD_DisplayStringAtLine() function.
     o Draw and fill a basic shapes (dot, line, rectangle, circle, ellipse, .. bitmap)
       on LCD using the available set of functions.

------------------------------------------------------------------------------*//**
  ******************************************************************************
  * @file    stm32f769i_eval_lcd.c
  * @author  MCD Application Team
  * @brief   This file includes the driver for Liquid Crystal Display (LCD) module
  *          mounted on STM32F769I-EVAL evaluation board.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sd.hSD_DetectIRQHandler()HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8)BSP_SDMMC2_IRQHandlerSDMMC2_IRQHandlerBSP_SDMMC2_DMA_Rx_IRQHandlerBSP_SDMMC2_DMA_Tx_IRQHandlerDMA2_Stream5_IRQHandlerSD2_DMAx_Rx_IRQnSD2_DMAx_Tx_IRQnDMA2_Stream5_IRQnSD2_DMAx_Rx_STREAMSD2_DMAx_Tx_STREAMDMA2_Stream5SD2_DMAx_Rx_CHANNELDMA_CHANNEL_11SD2_DMAx_Tx_CHANNELBSP_SDMMC1_IRQHandlerSDMMC1_IRQHandlerBSP_SDMMC1_DMA_Rx_IRQHandlerDMA2_Stream3_IRQHandlerBSP_SDMMC1_DMA_Tx_IRQHandlerDMA2_Stream6_IRQHandlerSD1_DMAx_Rx_IRQnDMA2_Stream3_IRQnSD1_DMAx_Tx_IRQnDMA2_Stream6_IRQnSD1_DMAx_Rx_STREAMDMA2_Stream3SD1_DMAx_Tx_STREAMDMA2_Stream6SD1_DMAx_Rx_CHANNELDMA_CHANNEL_4SD1_DMAx_Tx_CHANNEL__DMAx_TxRx_CLK_ENABLESD_DATATIMEOUT((uint32_t)100000000)SD_CARD2SD_CARD1SD_NOT_PRESENTSD_PRESENTSD_TRANSFER_BUSYSD_TRANSFER_OKMSD_ERROR_SD_NOT_PRESENTMSD_ERRORMSD_OKBSP_SD_CardInfoHAL_SD_CardInfoTypeDef__STM32F769I_EVAL_SD_HBSP_SD_ReadCpltCallbackBSP_SD_WriteCpltCallbackBSP_SD_AbortCallbackBSP_SD_MspDeInitSD_HandleTypeDef *BSP_SD_MspInitBSP_SD_IsDetectedExBSP_SD_IsDetectedBSP_SD_GetCardInfoExHAL_SD_CardInfoTypeDef *BSP_SD_GetCardInfoBSP_SD_GetCardStateExBSP_SD_GetCardStateBSP_SD_EraseExBSP_SD_EraseBSP_SD_WriteBlocks_DMAExBSP_SD_WriteBlocks_DMABSP_SD_ReadBlocks_DMAExBSP_SD_ReadBlocks_DMABSP_SD_WriteBlocksExBSP_SD_WriteBlocksBSP_SD_ReadBlocksExBSP_SD_ReadBlocksBSP_SD_ITConfigExBSP_SD_ITConfigBSP_SD_DeInitExBSP_SD_DeInitBSP_SD_InitExBSP_SD_Init/* __STM32F769I_EVAL_SD_H *//** @defgroup STM32F769I_EVAL_SD_Exported_Functions SD Exported Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_SD_Exported_Macro SD Exported Macro
  * @{
  *//* DMA definitions for SD DMA transfer *//** @defgroup STM32F769I_EVAL_SD_Exported_Constants SD Exported Constants
  * @{
  *//** 
  * @brief  SD transfer state definition  
  *//** 
  * @brief  SD status structure definition  
  *//** 
  * @brief SD Card information structure 
  *//** @defgroup STM32F769I_EVAL_SD_Exported_Types SD Exported Types
  * @{
  *//** @addtogroup STM32F769I_EVAL_SD
  * @{
  *//**
  ******************************************************************************
  * @file    stm32f769i_eval_sd.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_sd.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */SdCardhsdCardInfoStartAddrEndAddrWriteAddrNumOfBlocksReadAddrTimeout/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sd.c"stm32f769i_eval_sd.h"HAL_SD_RxCpltCallbackHAL_SD_TxCpltCallbackHAL_SD_AbortCallbackHAL_SD_CARD_TRANSFERdma_rx_handledma_tx_handledma_rx_handle2dma_tx_handle2SDMMC_TypeDef *112641073818624SDMMC1DMA_Stream_TypeDef *2560010738984961073898584DMA_HandleTypeDef *__DMA_HandleTypeDef *1073898656SDMMC1_IRQn10738985121073898632103SDMMC2_IRQn4294967167RCC_APB2ENR_SDMMC1EN(0x1UL << (11U))RCC_AHB1ENR_DMA2EN(0x1UL << (22U))RCC_AHB1ENR_GPIODEN(0x1UL << (3U))hdmarxhdmatxRCC_APB2ENR_SDMMC2EN(0x1UL << (7U))RCC_AHB1ENR_GPIOGEN(0x1UL << (6U))4194304GPIO_AF12_SDMMC17681792GPIO_PIN_113840GPIO_PIN_127936GPIO_PIN_230721073875968GPIODDMA_PERIPH_TO_MEMORYDMA_PINC_DISABLEGPIO_AF10_SDMMC2GPIO_PIN_4GPIO_PIN_6GPIO_AF11_SDMMC261441073879040GPIOG369098752DMA_MDATAALIGN_BYTE25165824sd_state71681073814528SDMMC2SDMMC_CLOCK_EDGE_RISINGSDMMC_CLOCK_BYPASS_DISABLESDMMC_CLOCK_POWER_SAVE_DISABLESDMMC_BUS_WIDE_1BSDMMC_HARDWARE_FLOW_CONTROL_DISABLESDMMC_TRANSFER_CLK_DIVUseExtiModeDetectionuSdHandle2uSdHandle/**
  * @brief BSP Rx Transfer completed callbacks
  * @param SdCard: SD_CARD1 or SD_CARD2
  * @retval None
  *//**
  * @brief BSP Tx Transfer completed callbacks
  * @param SdCard: SD_CARD1 or SD_CARD2
  * @retval None
  *//**
  * @brief BSP SD Abort callbacks
  * @param SdCard: SD_CARD1 or SD_CARD2
  * @retval None
  *//**
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  *//**
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  *//**
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  *//* Get SD card Information *//**
  * @brief  Get SD information about specific SD card.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2  
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  *//**
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  *//**
  * @brief  Gets the current SD card data status.
  * @param  SdCard: SD_CARD1 or SD_CARD2
  * @retval Data transfer state.
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  *//**
  * @brief  Gets the current SD card data status.
  * @retval Data transfer state.
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  *//* GPIO pins clock and DMA clocks can be shut down in the application
  by surcharging this __weak function *//* Disable SDMMC2 clock *//* DeInit GPIO pins can be done in the application 
    (by surcharging this __weak function) *//* Disable NVIC for SDIO interrupts *//* Deinitialize the stream for new transfer *//* Disable NVIC for DMA transfer complete interrupts *//* Disable SDMMC1 clock *//**
  * @brief  DeInitializes the SD MSP.
  * @param  hsd: SD handle
  * @param  Params  
  * @retval None
  *//* NVIC configuration for DMA transfer complete interrupt *//* Configure the DMA stream *//* Associate the DMA handle *//* NVIC configuration for SDIO interrupts *//* GPIOG configuration: SD2_D0 and SD2_D1 pins *//* GPIOD configuration: SD2_CLK and SD2_CMD pins *//* GPIOB configuration: SD2_D2 and SD2_D3 pins *//* Common GPIO configuration *//* Enable GPIOs clock *//* Enable DMA2 clocks *//* Enable SDIO clock *//* GPIOD configuration: SD1_CMD pin *//* GPIOC configuration: SD1_D0, SD1_D1, SD1_D2, SD1_D3 and SD1_CLK pins *//* Assert the camera RSTI pin (active low) *//* De-assert the camera STANDBY pin (active high) *//* Camera power down sequence *//* Camera has to be powered down as some signals use same GPIOs between 
  * SD card and camera bus. Camera drives its signals to low impedance 
  * when powered ON. So the camera is powered off to let its signals
  * in high impedance *//**
  * @brief  Initializes the SD MSP.
  * @param  hsd: SD handle
  * @param  Params  
  * @retval None
  *//**
  * @brief  Erases the specified memory area of the given SD card. 
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2
  * @param  StartAddr: Start byte address
  * @param  EndAddr: End byte address
  * @retval SD status
  *//**
  * @brief  Erases the specified memory area of the given SD card. 
  * @param  StartAddr: Start byte address
  * @param  EndAddr: End byte address
  * @retval SD status
  *//* Write block(s) in DMA transfer mode *//**
  * @brief  Writes block(s) to a specified address in an SD card, in DMA mode.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  *//**
  * @brief  Writes block(s) to a specified address in an SD card, in DMA mode.
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  *//* Read block(s) in DMA transfer mode *//**
  * @brief  Reads block(s) from a specified address in an SD card, in DMA mode.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  *//**
  * @brief  Reads block(s) from a specified address in an SD card, in DMA mode.
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  *//**
  * @brief  Writes block(s) to a specified address in an SD card, in polling mode.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  WriteAddr: Address from where data is to be written  
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  *//**
  * @brief  Writes block(s) to a specified address in an SD card, in polling mode. 
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  *//**
  * @brief  Reads block(s) from a specified address in an SD card, in polling mode.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2 
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  ReadAddr: Address from where data is to be read  
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  *//**
  * @brief  Reads block(s) from a specified address in an SD card, in polling mode.
  * @param  pData: Pointer to the buffer that will contain the data to transmit
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  *//* Check SD card detect pin *//**
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2 
 * @retval Returns if SD is detected or not
 *//**
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @retval Returns if SD is detected or not
 *//* Note: disabling exti mode can be done calling BSP_SD_DeInitEx(SD_CARD2) *//* Configure Interrupt mode for SD2 detection pin *//**
  * @brief  Configures Interrupt mode for SD detection pin.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2
  * @retval Returns 0
  *//* Note: disabling exti mode can be done calling BSP_SD_DeInit() *//* Configure Interrupt mode for SD1 detection pin *//**
  * @brief  Configures Interrupt mode for SD1 detection pin.
  * @retval Returns 0
  *//* Msp SD deinitialization *//* HAL SD deinitialization *//* Set back Mfx pin to INPUT mode in case it was in exti *//**
  * @brief  DeInitializes the SD card device.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2 
  * @retval SD status
  *//* By default, DeInitialize SDMMC1 *//**
  * @brief  DeInitializes the SD card device.
  * @retval SD status
  *//* Enable wide operation *//* Configure SD Bus width *//* HAL SD initialization *//* Msp SD initialization *//* Check if the SD card is plugged in the slot *//* Initialize IO functionalities (MFX) used by SD detect pin *//* uSD device interface configuration *//**
  * @brief  Initializes the SD card device.
  * @param  SdCard: SD card to be used, that should be SD_CARD1 or SD_CARD2 
  * @retval SD status
  *//* By default, initialize SDMMC1 *//**
  * @brief  Initializes the SD card device.
  * @retval SD status
  *//** @defgroup STM32F769I_EVAL_SD_Private_Functions SD Private Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_SD_Private_Functions_Prototypes SD Private Functions Prototypes
  * @{
  *//** @defgroup STM32F769I_EVAL_SD_Private_Variables SD Private Variables
  * @{
  *//** @defgroup STM32F769I_EVAL_SD_Private_Macros SD Private Macros
  * @{
  *//** @defgroup STM32F769I_EVAL_SD_Private_Defines SD Private Defines
  * @{
  *//** @defgroup STM32F769I_EVAL_SD_Private_TypesDefinitions SD Private TypesDefinitions
  * @{
  *//** @defgroup STM32F769I_EVAL_SD STM32F769I_EVAL SD
  * @{
  *//* Dependencies
- stm32f769i_eval.c
- stm32f7xx_hal_sd.c
- stm32f7xx_ll_sdmmc.c
- stm32f7xx_hal_dma.c  
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_cortex.c
- stm32f7xx_hal_rcc_ex.h
EndDependencies *//**
  ******************************************************************************
  * @file    stm32f769i_eval_sd.c
  * @author  MCD Application Team
  * @brief   This file includes the uSD card driver mounted on STM32F769I-EVAL 
  *          evaluation boards.
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
  How To use this driver:
  -----------------------
   - This driver is used to drive the micro SD external cards mounted on STM32F769I-EVAL
     evaluation board.
   - This driver does not need a specific component driver for the micro SD device
     to be included with.

  Driver description:
  ------------------
  + Initialization steps:
     o Initialize the micro SD card using the BSP_SD_InitEx() function. This 
       function includes the MSP layer hardware resources initialization and the
       SDIO interface configuration to interface with the external micro SD. It 
       also includes the micro SD initialization sequence for SDCard1 or SDCard2.
       When BSP_SD_Init() is called, SDCard1 is by default initialized.
     o To check the SD card presence you can use the function BSP_SD_IsDetectedEx() which 
       returns the detection status for SDCard1 or SDCard2.
       the function BSP_SD_IsDetected() returns the detection status for SDCard1.
     o If SD presence detection interrupt mode is desired, you must configure the 
       SD detection interrupt mode by calling the functions BSP_SD_ITConfig() for
       SDCard1 or BSP_SD_ITConfigEx() for SDCard2 . The interrupt is generated as 
       an external interrupt whenever the micro SD card is plugged/unplugged
       in/from the evaluation board. The SD detection is managed by MFX, so the 
       SD detection interrupt has to be treated by MFX_IRQOUT gpio pin IRQ handler.
     o The function BSP_SD_GetCardInfo()/BSP_SD_GetCardInfoEx() are used to get 
       the micro SD card information which is stored in the structure 
       "HAL_SD_CardInfoTypedef".

  + Micro SD card operations
     o The micro SD card can be accessed with read/write block(s) operations once 
       it is ready for access. The access, by default to SDCard1, can be performed whether 
       using the polling mode by calling the functions BSP_SD_ReadBlocks()/BSP_SD_WriteBlocks(),  
       or by DMA transfer using the functions BSP_SD_ReadBlocks_DMA()/BSP_SD_WriteBlocks_DMA().
       The access can be performed to SDCard1 or SDCard2 by calling BSP_SD_ReadBlocksEx(),
       BSP_SD_WriteBlocksEx() or by calling BSP_SD_ReadBlocks_DMAEx()/BSP_SD_WriteBlocks_DMAEx().
     o The DMA transfer complete is used with interrupt mode. Once the SD transfer
       is complete, the SD interrupt is handled using the function BSP_SDMMC1_IRQHandler()
       when SDCard1 is used or BSP_SDMMC2_IRQHandler() when SDCard2 is used.
       The DMA Tx/Rx transfer complete are handled using the functions
       BSP_SDMMC1_DMA_Tx_IRQHandler(), BSP_SDMMC1_DMA_Rx_IRQHandler(), 
       BSP_SDMMC2_DMA_Tx_IRQHandler(), BSP_SDMMC2_DMA_Rx_IRQHandler(). The corresponding
       user callbacks are implemented by the user at application level. 
     o The SD erase block(s) is performed using the functions BSP_SD_Erase()/BSP_SD_EraseEx() 
       with specifying the number of blocks to erase.
     o The SD runtime status is returned when calling the function BSP_SD_GetCardState()
       BSP_SD_GetCardStateEx().

  @endverbatim
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sdram.cdma_handleRCC->AHB3ENR((RCC_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x3800UL))->AHB3ENRRCC_AHB3ENR_FMCENRCC_AHB1ENR_GPIOEENRCC_AHB1ENR_GPIOHENGPIO_AF12_FMC2597711795GPIO_PIN_1418179509473878991923397180671625932643654111073876992GPIOEGPIO_PIN_521116207143993078363551307330753008121836388479801617232556653241073880064GPIOH7671791DMA_NORMALDMA_FIFOMODE_DISABLEDMA_MBURST_SINGLEDMA_PBURST_SINGLEhdmatmpmrdFMC_SDRAM_CMD_CLK_ENABLEFMC_SDRAM_CMD_PALLFMC_SDRAM_CMD_AUTOREFRESH_MODE(uint32_t)SDRAM_MODEREG_BURST_LENGTH_1(uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL(uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3(uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD560(uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLEFMC_SDRAM_CMD_LOAD_MODEsdramstatusFMC_Bank5_6_TypeDef *26843545603202684354880FMC_SDRAM_BANK1FMC_SDRAM_COLUMN_BITS_NUM_9FMC_SDRAM_ROW_BITS_NUM_12FMC_SDRAM_INTERN_BANKS_NUM_4FMC_SDRAM_CAS_LATENCY_3FMC_SDRAM_WRITE_PROTECTION_DISABLEFMC_SDRAM_RBURST_ENABLEFMC_SDRAM_RPIPE_DELAY_0FMC_SDRAM_TimingTypeDef *1539CommandTimingsdramHandle/* GPIO pins clock, FMC clock and DMA clock can be shut down in the applications
       by surcharging this __weak function *//* Disable NVIC configuration for DMA interrupt *//**
  * @brief  DeInitializes SDRAM MSP.
  * @param  hsdram: SDRAM handle
  * @param  Params   
  * @retval None
  *//* Configure common DMA parameters *//* GPIOI configuration *//* GPIOH configuration *//* GPIOG configuration *//* GPIOF configuration *//* GPIOE configuration *//* GPIOD configuration *//* Enable chosen DMAx clock *//* Enable FMC clock *//**
  * @brief  Initializes SDRAM MSP.
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  *//**
  * @brief  Sends command to the SDRAM bank.
  * @param  SdramCmd: Pointer to SDRAM command structure 
  * @retval SDRAM status
  *//**
  * @brief  Writes an amount of data to the SDRAM memory in DMA mode.
  * @param  uwStartAddress: Write start address
  * @param  pData: Pointer to data to be written  
  * @param  uwDataSize: Size of written data from the memory
  * @retval SDRAM status
  *//**
  * @brief  Writes an amount of data to the SDRAM memory in polling mode.
  * @param  uwStartAddress: Write start address
  * @param  pData: Pointer to data to be written  
  * @param  uwDataSize: Size of written data from the memory
  * @retval SDRAM status
  *//**
  * @brief  Reads an amount of data from the SDRAM memory in DMA mode.
  * @param  uwStartAddress: Read start address
  * @param  pData: Pointer to data to be read  
  * @param  uwDataSize: Size of read data from the memory
  * @retval SDRAM status
  *//**
  * @brief  Reads an amount of data from the SDRAM memory in polling mode.
  * @param  uwStartAddress: Read start address
  * @param  pData: Pointer to data to be read  
  * @param  uwDataSize: Size of read data from the memory
  * @retval SDRAM status
  *//* Set the device refresh rate *//* Step 6: Set the refresh rate counter *//* Send the command *//* Step 5: Program the external memory mode register *//* Step 4: Configure an Auto Refresh command *//* Step 3: Configure a PALL (precharge all) command *//* Inserted delay is equal to 1 ms due to systick time base unit (ms) *//* Step 2: Insert 100 us minimum delay *//* Step 1: Configure a clock configuration enable command *//**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  *//* SDRAM controller de-initialization *//* SDRAM device de-initialization *//**
  * @brief  DeInitializes the SDRAM device.
  * @retval SDRAM status
  *//* SDRAM initialization sequence *//* __weak function can be rewritten by the application *//* SDRAM controller initialization *//* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) *//* SDRAM device configuration *//**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  *//** @defgroup STM32F769I_EVAL_SDRAM_Private_Functions SDRAM Private Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM_Private_Functions_Prototypes SDRAM Private Functions Prototypes
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM_Private_Variables SDRAM Private Variables
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM_Private_Macros SDRAM Private Macros
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM_Private_Defines SDRAM Private Defines
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM_Private_Types_Definitions SDRAM Private Types Definitions
  * @{
  *//** @defgroup STM32F769I_EVAL_SDRAM STM32F769I_EVAL SDRAM
  * @{
  *//* Dependencies
- stm32f7xx_hal_sdram.c
- stm32f7xx_ll_fmc.c
- stm32f7xx_hal_dma.c  
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_cortex.c
- stm32f7xx_hal_rcc_ex.h
EndDependencies *//**
  ******************************************************************************
  * @file    stm32f769i_eval_sdram.c
  * @author  MCD Application Team
  * @brief   This file includes the SDRAM driver for the MT48LC4M32B2B5-7 memory 
  *          device mounted on STM32F769I-EVAL evaluation boards.
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
  How To use this driver:
  -----------------------
   - This driver is used to drive the MT48LC4M32B2B5-7 SDRAM external memory mounted
     on STM32F769I-EVAL evaluation board.
   - This driver does not need a specific component driver for the SDRAM device
     to be included with.

  Driver description:
  ------------------
  + Initialization steps:
     o Initialize the SDRAM external memory using the BSP_SDRAM_Init() function. This 
       function includes the MSP layer hardware resources initialization and the
       FMC controller configuration to interface with the external SDRAM memory.
     o It contains the SDRAM initialization sequence to program the SDRAM external 
       device using the function BSP_SDRAM_Initialization_sequence(). Note that this 
       sequence is standard for all SDRAM devices, but can include some differences
       from a device to another. If it is the case, the right sequence should be 
       implemented separately.
  
  + SDRAM read/write operations
     o SDRAM external memory can be accessed with read/write operations once it is
       initialized.
       Read/write operation can be performed with AHB access using the functions
       BSP_SDRAM_ReadData()/BSP_SDRAM_WriteData(), or by DMA transfer using the functions
       BSP_SDRAM_ReadData_DMA()/BSP_SDRAM_WriteData_DMA().
     o The AHB access is performed with 32-bit width transaction, the DMA transfer
       configuration is fixed at single (no burst) word transfer (see the 
       SDRAM_MspInit() static function).
     o User can implement his own functions for read/write access with his desired 
       configurations.
     o If interrupt mode is used for DMA transfer, the function BSP_SDRAM_DMA_IRQHandler()
       is called in IRQ handler file, to serve the generated interrupt once the DMA 
       transfer is complete.
     o You can send a command to the SDRAM device in runtime using the function 
       BSP_SDRAM_Sendcmd(), and giving the desired command as parameter chosen between 
       the predefined commands of the "FMC_SDRAM_CommandTypeDef" structure. 
  @endverbatim
  ******************************************************************************
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sram.hBSP_SRAM_DMA_IRQHandlerDMA2_Stream4_IRQHandlerSRAM_DMAx_IRQnDMA2_Stream4_IRQnSRAM_DMAx_STREAMDMA2_Stream4SRAM_DMAx_CHANNEL__SRAM_DMAx_CLK_DISABLE__SRAM_DMAx_CLK_ENABLECONTINUOUSCLOCK_FEATUREFMC_CONTINUOUS_CLOCK_SYNC_ONLYSRAM_WRITEBURSTFMC_WRITE_BURST_DISABLESRAM_BURSTACCESSFMC_BURST_ACCESS_MODE_DISABLESRAM_MEMORY_WIDTHFMC_NORSRAM_MEM_BUS_WIDTH_16SRAM_DEVICE_SIZESRAM_DEVICE_ADDR((uint32_t)0x68000000)SRAM_ERRORSRAM_OK__STM32F769I_EVAL_SRAM_HBSP_SRAM_MspDeInitSRAM_HandleTypeDef *BSP_SRAM_MspInitBSP_SRAM_WriteData_DMABSP_SRAM_WriteDataBSP_SRAM_ReadData_DMABSP_SRAM_ReadDataBSP_SRAM_DeInitBSP_SRAM_Init/* __STM32F769I_EVAL_SRAM_H *//** @defgroup STM32F769I_EVAL_SRAM_Exported_Functions SRAM Exported Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Exported_Macro SRAM Exported Macro
  * @{
  *//* DMA definitions for SRAM DMA transfer *//* #define CONTINUOUSCLOCK_FEATURE     FMC_CONTINUOUS_CLOCK_SYNC_ASYNC *//* #define SRAM_WRITEBURST     FMC_WRITE_BURST_ENABLE *//* #define SRAM_BURSTACCESS     FMC_BURST_ACCESS_MODE_ENABLE*//* #define SRAM_MEMORY_WIDTH    FMC_NORSRAM_MEM_BUS_WIDTH_8*//* SRAM device size in MBytes *//** 
  * @brief  SRAM status structure definition  
  *//** @defgroup STM32F769I_EVAL_SRAM_Exported_Constants SRAM Exported Constants
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Exported_Types SRAM Exported Types
  * @{
  *//** @addtogroup STM32F769I_EVAL_SRAM
  * @{
  *//**
  ******************************************************************************
  * @file    stm32f769i_eval_sram.h
  * @author  MCD Application Team
  * @brief   This file contains the common defines and functions prototypes for
  *          the stm32f769i_eval_sram.c driver.
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */hsram/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_sram.c"stm32f769i_eval_sram.h"10738986088191843389179871617932563653311554119231947399580911628332667654354159123512873561503sram_statusFMC_Bank1_TypeDef *FMC_Bank1E_TypeDef *2602684354820FMC_ACCESS_MODE_AFMC_NORSRAM_BANK3FMC_DATA_ADDRESS_MUX_DISABLEFMC_MEMORY_TYPE_SRAMFMC_WAIT_SIGNAL_POLARITY_LOWFMC_WAIT_TIMING_BEFORE_WSFMC_WRITE_OPERATION_ENABLEFMC_WAIT_SIGNAL_DISABLEFMC_EXTENDED_MODE_DISABLEFMC_ASYNCHRONOUS_WAIT_DISABLEFMC_NORSRAM_TimingTypeDef *sramHandle/**
  * @brief  DeInitializes SRAM MSP.
  * @param  hsram: SRAM handle
  * @param  Params  
  * @retval None
  *//* Configure the DMA Stream *//* Deinitialize the Stream for new transfer *//**
  * @brief  Initializes SRAM MSP.
  * @param  hsram: SRAM handle
  * @param  Params  
  * @retval None
  *//**
  * @brief  Writes an amount of data from the SRAM device in DMA mode.
  * @param  uwStartAddress: Write start address
  * @param  pData: Pointer to data to be written
  * @param  uwDataSize: Size of written data from the memory   
  * @retval SRAM status
  *//**
  * @brief  Writes an amount of data from the SRAM device in polling mode.
  * @param  uwStartAddress: Write start address
  * @param  pData: Pointer to data to be written
  * @param  uwDataSize: Size of written data from the memory   
  * @retval SRAM status
  *//**
  * @brief  Reads an amount of data from the SRAM device in DMA mode.
  * @param  uwStartAddress: Read start address
  * @param  pData: Pointer to data to be read
  * @param  uwDataSize: Size of read data from the memory   
  * @retval SRAM status
  *//**
  * @brief  Reads an amount of data from the SRAM device in polling mode.
  * @param  uwStartAddress: Read start address
  * @param  pData: Pointer to data to be read
  * @param  uwDataSize: Size of read data from the memory   
  * @retval SRAM status
  *//* SRAM controller de-initialization *//* SRAM device de-initialization *//**
  * @brief  DeInitializes the SRAM device.
  * @retval SRAM status
  *//* SRAM controller initialization *//* Timing configuration derived from system clock (up to 216Mhz)
     for 108Mhz as SRAM clock frequency *//* SRAM device configuration *//**
  * @brief  Initializes the SRAM device.
  * @retval SRAM status
  *//** @defgroup STM32F769I_EVAL_SRAM_Private_Functions SRAM Private Functions
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Private_Functions_Prototypes SRAM Private Functions Prototypes
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Private_Variables SRAM Private Variables
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Private_Macros SRAM Private Macros
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Private_Defines EVAL SRAM Private Defines
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM_Private_Types_Definitions SRAM Private Types Definitions
  * @{
  *//** @defgroup STM32F769I_EVAL_SRAM STM32F769I_EVAL SRAM
  * @{
  *//* Dependencies
- stm32f7xx_hal_sram.c
- stm32f7xx_ll_fmc.c
- stm32f7xx_hal_dma.c  
- stm32f7xx_hal_gpio.c
- stm32f7xx_hal_cortex.c
- stm32f7xx_hal_rcc_ex.h
EndDependencies *//**
  ******************************************************************************
  * @file    stm32f769i_eval_sram.c
  * @author  MCD Application Team
  * @brief   This file includes the SRAM driver for the IS61WV102416BLL-10M memory 
  *          device mounted on STM32F769I-EVAL evaluation boards.
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2017 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  @verbatim
  How To use this driver:
  -----------------------
   - This driver is used to drive the IS61WV102416BLL-10M SRAM external memory mounted
     on STM32F769I-EVAL evaluation board.
   - This driver does not need a specific component driver for the SRAM device
     to be included with.

  Driver description:
  ------------------
  + Initialization steps:
     o Initialize the SRAM external memory using the BSP_SRAM_Init() function. This 
       function includes the MSP layer hardware resources initialization and the
       FMC controller configuration to interface with the external SRAM memory.
  
  + SRAM read/write operations
     o SRAM external memory can be accessed with read/write operations once it is
       initialized.
       Read/write operation can be performed with AHB access using the functions
       BSP_SRAM_ReadData()/BSP_SRAM_WriteData(), or by DMA transfer using the functions
       BSP_SRAM_ReadData_DMA()/BSP_SRAM_WriteData_DMA().
     o The AHB access is performed with 16-bit width transaction, the DMA transfer
       configuration is fixed at single (no burst) halfword transfer 
       (see the SRAM_MspInit() static function).
     o User can implement his own functions for read/write access with his desired 
       configurations.
     o If interrupt mode is used for DMA transfer, the function BSP_SRAM_DMA_IRQHandler()
       is called in IRQ handler file, to serve the generated interrupt once the DMA 
       transfer is complete.
  @endverbatim
  ******************************************************************************
  */errorunknownvoiddecltype(nullptr)boolwchar_tchar8_tchar16_tchar32_tcharunsigned charsigned charshortunsigned shortsigned shortsigned intsigned longlong longunsigned long longsigned long long__int128unsigned __int128signed __int128_Float16__fp16floatdouble__float128_Decimal32_Decimal64_Decimal128__bf16std::float16_t_Float32_Float32x_Float64_Float64x_Float128_Complex _Float16_Complex float_Complex _Float32x_Complex double_Complex _Float64x_Complex long double_Complex __float128_Complex _Float32_Complex _Float64_Complex _Float128_Imaginary float_Imaginary double_Imaginary long doubleauto__superpublicprotectedprivatevirtualdeclared_virtualinlineexplicitatomicfinaloverrideoptionalis_constexpris_constevalis_thread_localdeclared_constexprdeclared_constinit&&&register__blocknearfarsealedabstract__interfaceunaligneddllimportdllexportthreadnakedmicrosoft_inlineforceinlineselectanynothrownovtablenoinlinenoalias__ptr32__ptr64__sptr__uptrvarargsimplicit_inthas_trailing_return_type__NEWLIB_PATCHLEVEL____NEWLIB_MINOR____NEWLIB___NEWLIB_VERSION"4.1.0"_NEWLIB_VERSION_H__/* !_NEWLIB_VERSION_H__ *//* Version macros for internal and downstream use. *//* _newlib_version.h.  Generated from _newlib_version.hin by configure.  */__SSP_FORTIFY_LEVEL__XSI_VISIBLE__SVID_VISIBLE__POSIX_VISIBLE200809__LARGEFILE_VISIBLE__ISO_C_VISIBLE2011__ATFILE_VISIBLE_ATFILE_SOURCE_POSIX_C_SOURCE200809L_POSIX_SOURCE_DEFAULT_SOURCE__GNUC_PREREQ__(ma,mi)__GNUC_PREREQ(ma, mi)__GNUC_PREREQ(maj,min)((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))_SYS_FEATURES_H__GNUC_PREREQdefined __GNUC__ && defined __GNUC_MINOR___GNU_SOURCEdefined(_BSD_SOURCE) || defined(_SVID_SOURCE) || \defined(_DEFAULT_SOURCE)!defined(_POSIX_SOURCE) && !defined(_POSIX_C_SOURCE) && \!defined(_XOPEN_SOURCE) || (_XOPEN_SOURCE - 0) >= 700(_XOPEN_SOURCE - 0) >= 600(_XOPEN_SOURCE - 0) >= 500(_XOPEN_SOURCE - 0) < 500defined(_POSIX_C_SOURCE) && _POSIX_C_SOURCE >= 200809defined(_ISOC11_SOURCE) || \defined(_ISOC99_SOURCE) || (_POSIX_C_SOURCE - 0) >= 200112L || \defined(_LARGEFILE_SOURCE) || (_XOPEN_SOURCE - 0) >= 500(_POSIX_C_SOURCE - 0) >= 200809L(_POSIX_C_SOURCE - 0) >= 200112L(_POSIX_C_SOURCE - 0) >= 199506L(_POSIX_C_SOURCE - 0) >= 199309L(_POSIX_C_SOURCE - 0) >= 2 || defined(_XOPEN_SOURCE)defined(_POSIX_SOURCE) || defined(_POSIX_C_SOURCE)(_XOPEN_SOURCE - 0) >= 700defined(_XOPEN_SOURCE) && defined(_XOPEN_SOURCE_EXTENDED)defined(_XOPEN_SOURCE)_FORTIFY_SOURCE > 0 && !defined(__cplusplus) && !defined(__lint__) && \_FORTIFY_SOURCE > 1__rtems____POSIX_VISIBLE >= 199506__POSIX_VISIBLE >= 199309__POSIX_VISIBLE >= 199209__XSI_VISIBLE >= 4__POSIX_VISIBLE >= 2__LP64____OPTIMIZE__/* _SYS_FEATURES_H *//* __CYGWIN__ *//*
 * newlib's wide char conversion functions were updated on
 *	2019-01-12
 * to UNICODE version:
 *	11.0.0 released 2018-06-05
 *//* __XSI_VISIBLE *//* #define _XOPEN_UNIX				    -1 *//* #define _XOPEN_STREAMS			    -1 *//* #define _XOPEN_REALTIME_THREADS		    -1 *//* #define _XOPEN_REALTIME			    -1 *//* #define _XOPEN_LEGACY			    -1 *//* __POSIX_VISIBLE >= 2 *//* #define _POSIX2_PBS_TRACK			    -1 *//* #define _POSIX2_PBS_MESSAGE			    -1 *//* #define _POSIX2_PBS_LOCATE			    -1 *//* #define _POSIX2_PBS_CHECKPOINT		    -1 *//* #define _POSIX2_PBS_ACCOUNTING		    -1 *//* #define _POSIX2_PBS				    -1 *//* #define _POSIX2_LOCALEDEF			    -1 *//* #define _POSIX2_FORT_RUN			    -1 *//* #define _POSIX2_FORT_DEV			    -1 *//* #define _POSIX_TYPED_MEMORY_OBJECTS		    -1 *//* #define _POSIX_TRACE_LOG			    -1 *//* #define _POSIX_TRACE_INHERIT			    -1 *//* #define _POSIX_TRACE_EVENT_FILTER		    -1 *//* #define _POSIX_TRACE				    -1 *//* #define _POSIX_THREAD_SPORADIC_SERVER	    -1 *//* #define _POSIX_THREAD_PRIO_PROTECT		    -1 *//* #define _POSIX_THREAD_PRIO_INHERIT		    -1 *//* #define _POSIX_SPORADIC_SERVER		    -1 *//* #define _POSIX_PRIORITIZED_IO		    -1 *//* #define _POSIX_MEMLOCK			    -1 *//* XMK loosely adheres to POSIX -- 1003.1 *//* POSIX 1003.26-2003 defined device control method *//* UNIX98 added some new pthread mutex attributes *//* P1003.4b/D8 defines the constants below this comment. *//* In P1003.1b but defined by drafts at least as early as P1003.1c/D10  *//* RTEMS adheres to POSIX -- 1003.1b with some features from annexes.  *//*
 * The following private macros are used throughout the headers to control
 * which symbols should be exposed.  They are for internal use only, as
 * indicated by the leading double underscore, and must never be used outside
 * of these headers.
 *
 * __POSIX_VISIBLE
 * 	any version of POSIX.1; enabled by default, or with _POSIX_SOURCE,
 * 	any value of _POSIX_C_SOURCE, or _XOPEN_SOURCE >= 500.
 *
 * __POSIX_VISIBLE >= 2
 * 	POSIX.2-1992; enabled by default, with _POSIX_C_SOURCE >= 2,
 * 	or _XOPEN_SOURCE >= 500.
 *
 * __POSIX_VISIBLE >= 199309
 * 	POSIX.1b-1993; enabled by default, with _POSIX_C_SOURCE >= 199309L,
 * 	or _XOPEN_SOURCE >= 500.
 *
 * __POSIX_VISIBLE >= 199506
 * 	POSIX.1c-1995; enabled by default, with _POSIX_C_SOURCE >= 199506L,
 * 	or _XOPEN_SOURCE >= 500.
 *
 * __POSIX_VISIBLE >= 200112
 * 	POSIX.1-2001; enabled by default, with _POSIX_C_SOURCE >= 200112L,
 * 	or _XOPEN_SOURCE >= 600.
 *
 * __POSIX_VISIBLE >= 200809
 * 	POSIX.1-2008; enabled by default, with _POSIX_C_SOURCE >= 200809L,
 * 	or _XOPEN_SOURCE >= 700.
 *
 * __XSI_VISIBLE
 *	XPG4 XSI extensions; enabled with any version of _XOPEN_SOURCE.
 *
 * __XSI_VISIBLE >= 4
 *	SUSv1 XSI extensions; enabled with both _XOPEN_SOURCE and
 * 	_XOPEN_SOURCE_EXTENDED together.
 *
 * __XSI_VISIBLE >= 500
 *	SUSv2 XSI extensions; enabled with _XOPEN_SOURCE >= 500.
 *
 * __XSI_VISIBLE >= 600
 *	SUSv3 XSI extensions; enabled with _XOPEN_SOURCE >= 600.
 *
 * __XSI_VISIBLE >= 700
 *	SUSv4 XSI extensions; enabled with _XOPEN_SOURCE >= 700.
 *
 * __ISO_C_VISIBLE >= 1999
 * 	ISO C99; enabled with gcc -std=c99 or newer (on by default since GCC 5),
 * 	any version of C++, or with _ISOC99_SOURCE, _POSIX_C_SOURCE >= 200112L,
 * 	or _XOPEN_SOURCE >= 600.
 *
 * __ISO_C_VISIBLE >= 2011
 * 	ISO C11; enabled with gcc -std=c11 or newer (on by default since GCC 5),
 * 	g++ -std=c++11 or newer (on by default since GCC 6), or with
 * 	_ISOC11_SOURCE.
 *
 * __ATFILE_VISIBLE
 *	"at" functions; enabled by default, with _ATFILE_SOURCE,
 * 	_POSIX_C_SOURCE >= 200809L, or _XOPEN_SOURCE >= 700.
 *
 * __LARGEFILE_VISIBLE
 *	fseeko, ftello; enabled with _LARGEFILE_SOURCE or _XOPEN_SOURCE >= 500.
 *
 * __BSD_VISIBLE
 * 	BSD extensions; enabled by default, or with _BSD_SOURCE.
 *
 * __SVID_VISIBLE
 * 	SVr4 extensions; enabled by default, or with _SVID_SOURCE.
 *
 * __MISC_VISIBLE
 * 	Extensions found in both BSD and SVr4 (shorthand for
 * 	(__BSD_VISIBLE || __SVID_VISIBLE)), or newlib-specific
 * 	extensions; enabled by default.
 *
 * __GNU_VISIBLE
 * 	GNU extensions; enabled with _GNU_SOURCE.
 *
 * __SSP_FORTIFY_LEVEL
 * 	Object Size Checking; defined to 0 (off), 1, or 2.
 *
 * In all cases above, "enabled by default" means either by defining
 * _DEFAULT_SOURCE, or by not defining any of the public feature test macros.
 *//* _GNU_SOURCE *//*
 * Feature test macros control which symbols are exposed by the system
 * headers.  Any of these must be defined before including any headers.
 *
 * __STRICT_ANSI__ (defined by gcc -ansi, -std=c90, -std=c99, or -std=c11)
 *	ISO C
 *
 * _POSIX_SOURCE (deprecated by _POSIX_C_SOURCE=1)
 * _POSIX_C_SOURCE >= 1
 * 	POSIX.1-1990
 *
 * _POSIX_C_SOURCE >= 2
 * 	POSIX.2-1992
 *
 * _POSIX_C_SOURCE >= 199309L
 * 	POSIX.1b-1993 Real-time extensions
 *
 * _POSIX_C_SOURCE >= 199506L
 * 	POSIX.1c-1995 Threads extensions
 *
 * _POSIX_C_SOURCE >= 200112L
 * 	POSIX.1-2001 and C99
 *
 * _POSIX_C_SOURCE >= 200809L
 * 	POSIX.1-2008
 *
 * _XOPEN_SOURCE
 *	POSIX.1-1990 and XPG4
 *
 * _XOPEN_SOURCE_EXTENDED
 *	SUSv1 (POSIX.2-1992 plus XPG4v2)
 *
 * _XOPEN_SOURCE >= 500
 *	SUSv2 (POSIX.1c-1995 plus XSI)
 *
 * _XOPEN_SOURCE >= 600
 *	SUSv3 (POSIX.1-2001 plus XSI) and C99
 *
 * _XOPEN_SOURCE >= 700
 *	SUSv4 (POSIX.1-2008 plus XSI)
 *
 * _ISOC99_SOURCE or gcc -std=c99 or g++
 * 	ISO C99
 *
 * _ISOC11_SOURCE or gcc -std=c11 or g++ -std=c++11
 * 	ISO C11
 *
 * _ATFILE_SOURCE (implied by _POSIX_C_SOURCE >= 200809L)
 *	"at" functions
 *
 * _LARGEFILE_SOURCE (deprecated by _XOPEN_SOURCE >= 500)
 *	fseeko, ftello
 *
 * _GNU_SOURCE
 * 	All of the above plus GNU extensions
 *
 * _BSD_SOURCE (deprecated by _DEFAULT_SOURCE)
 * _SVID_SOURCE (deprecated by _DEFAULT_SOURCE)
 * _DEFAULT_SOURCE (or none of the above)
 * 	POSIX-1.2008 with BSD and SVr4 extensions
 *
 * _FORTIFY_SOURCE = 1 or 2
 * 	Object Size Checking function wrappers
 *//* Version with trailing underscores for BSD compatibility. *//* __GNUC_PREREQ *//* Macro to test version of GCC.  Returns 0 for non-GCC or too old GCC. *//*
 *  Written by Joel Sherrill <joel@OARcorp.com>.
 *
 *  COPYRIGHT (c) 1989-2014.
 *
 *  On-Line Applications Research Corporation (OAR).
 *
 *  Permission to use, copy, modify, and distribute this software for any
 *  purpose without fee is hereby granted, provided that this entire notice
 *  is included in all copies of any software which is or includes a copy
 *  or modification of this software.
 *
 *  THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED
 *  WARRANTY.  IN PARTICULAR,  THE AUTHOR MAKES NO REPRESENTATION
 *  OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS
 *  SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.
 *
 *  $Id$
 */__uintptr_t__intptr_t__uintmax_t__intmax_t__uint_least64_t__uint_least32_t__int_least32_t__uint_least16_t__int_least16_t__uint_least8_t__int_least8_t__uint64_t__int64_t__uint32_t__int32_t__uint16_t__int16_t__uint8_t__int8_t__EXP___int_least64_t_defined___int_least32_t_defined___int_least16_t_defined___int_least8_t_defined___int64_t_defined___int32_t_defined___int16_t_defined___int8_t_defined__have_long32__have_longlong64__EXP(x)__ ## x ## ___MACHINE__DEFAULT_TYPES_H( defined(__LONG_LONG_MAX__) && (__LONG_LONG_MAX__ > 0x7fffffff) ) \__EXP(LONG_MAX) > 0x7fffffff__EXP(LONG_MAX) == 0x7fffffff && !defined(__SPU__)__INT8_TYPE____UINT8_TYPE____EXP(SCHAR_MAX) == 0x7f__INT16_TYPE____UINT16_TYPE____EXP(INT_MAX) == 0x7fff__EXP(SHRT_MAX) == 0x7fff__EXP(SCHAR_MAX) == 0x7fff__INT32_TYPE____UINT32_TYPE____EXP(INT_MAX) == 0x7fffffffL__EXP(LONG_MAX) == 0x7fffffffL__EXP(SHRT_MAX) == 0x7fffffffL__EXP(SCHAR_MAX) == 0x7fffffffL__INT64_TYPE____UINT64_TYPE__defined(__LONG_LONG_MAX__) && (__LONG_LONG_MAX__ > 0x7fffffff)defined(LLONG_MAX) && (LLONG_MAX > 0x7fffffff)__EXP(INT_MAX) > 0x7fffffff__INT_LEAST8_TYPE____UINT_LEAST8_TYPE__defined(___int8_t_defined)defined(___int16_t_defined)defined(___int32_t_defined)defined(___int64_t_defined)__INT_LEAST16_TYPE____UINT_LEAST16_TYPE____INT_LEAST32_TYPE____UINT_LEAST32_TYPE____INT_LEAST64_TYPE____UINT_LEAST64_TYPE__defined(__INTMAX_TYPE__)defined(__UINTMAX_TYPE__)__INTPTR_TYPE____UINTPTR_TYPE__defined(__PTRDIFF_TYPE__)__UINTMAX_TYPE__long long unsigned int__INTMAX_TYPE__long long intlong unsigned intlong intshort unsigned intshort int__LONG_LONG_MAX__0x7fffffffffffffffLL/* _MACHINE__DEFAULT_TYPES_H *//* POSIX mandates LLONG_MAX in <limits.h> *//* GCC has __LONG_LONG_MAX__ *//* Check if "long" is 64bit or 32bit wide *//* Modern GCCs provide __LONG_LONG_MAX__, SUSv3 wants LLONG_MAX *//* Check if "long long" is 64bit wide *//* Fall back to POSIX versions from <limits.h> *//* GCC >= 3.3.0 has __<val>__ implicitly defined. *//*
 * Guess on types by examining *_MIN / *_MAX defines.
 */__LEAST64"ll"__LEAST32"l"__LEAST16"h"__LEAST8"hh"__FAST64__FAST32__FAST16__FAST8__INT64__INT32__INT16__INT8_INT32_EQ_LONG_INTPTR_EQ_INT+4+2__int20____int20+1+0__STDINT_EXP(x)_SYS__INTSUP_H__GNUC_PREREQ (3, 2)push_macro("signed")push_macro("unsigned")push_macro("char")push_macro("short")push_macro("__int20")push_macro("__int20__")push_macro("int")push_macro("long")(__INTPTR_TYPE__ == 8 || __INTPTR_TYPE__ == 10)(__INTPTR_TYPE__ == 4 || __INTPTR_TYPE__ == 6)__INTPTR_TYPE__ == 2(__INTPTR_TYPE__ == 1 || __INTPTR_TYPE__ == 3)(__INT32_TYPE__ == 4 || __INT32_TYPE__ == 6)__INT32_TYPE__ == 2(__INT8_TYPE__ == 0)(__INT8_TYPE__ == 1 || __INT8_TYPE__ == 3)(__INT8_TYPE__ == 2)(__INT8_TYPE__ == 4 || __INT8_TYPE__ == 6)(__INT8_TYPE__ == 8 || __INT8_TYPE__ == 10)(__INT16_TYPE__ == 1 || __INT16_TYPE__ == 3)(__INT16_TYPE__ == 2)(__INT16_TYPE__ == 4 || __INT16_TYPE__ == 6)(__INT16_TYPE__ == 8 || __INT16_TYPE__ == 10)(__INT32_TYPE__ == 2)(__INT32_TYPE__ == 8 || __INT32_TYPE__ == 10)(__INT64_TYPE__ == 2)(__INT64_TYPE__ == 4 || __INT64_TYPE__ == 6)(__INT64_TYPE__ == 8 || __INT64_TYPE__ == 10)(__INT_FAST8_TYPE__ == 0)(__INT_FAST8_TYPE__ == 1 || __INT_FAST8_TYPE__ == 3)(__INT_FAST8_TYPE__ == 2)(__INT_FAST8_TYPE__ == 4 || __INT_FAST8_TYPE__ == 6)(__INT_FAST8_TYPE__ == 8 || __INT_FAST8_TYPE__ == 10)(__INT_FAST16_TYPE__ == 1 || __INT_FAST16_TYPE__ == 3)(__INT_FAST16_TYPE__ == 2)(__INT_FAST16_TYPE__ == 4 || __INT_FAST16_TYPE__ == 6)(__INT_FAST16_TYPE__ == 8 || __INT_FAST16_TYPE__ == 10)(__INT_FAST32_TYPE__ == 2)(__INT_FAST32_TYPE__ == 4 || __INT_FAST32_TYPE__ == 6)(__INT_FAST32_TYPE__ == 8 || __INT_FAST32_TYPE__ == 10)(__INT_FAST64_TYPE__ == 2)(__INT_FAST64_TYPE__ == 4 || __INT_FAST64_TYPE__ == 6)(__INT_FAST64_TYPE__ == 8 || __INT_FAST64_TYPE__ == 10)(__INT_LEAST8_TYPE__ == 0)(__INT_LEAST8_TYPE__ == 1 || __INT_LEAST8_TYPE__ == 3)(__INT_LEAST8_TYPE__ == 2)(__INT_LEAST8_TYPE__ == 4 || __INT_LEAST8_TYPE__ == 6)(__INT_LEAST8_TYPE__ == 8 || __INT_LEAST8_TYPE__ == 10)(__INT_LEAST16_TYPE__ == 1 || __INT_LEAST16_TYPE__ == 3)(__INT_LEAST16_TYPE__ == 2)(__INT_LEAST16_TYPE__ == 4 || __INT_LEAST16_TYPE__ == 6)(__INT_LEAST16_TYPE__ == 8 || __INT_LEAST16_TYPE__ == 10)(__INT_LEAST32_TYPE__ == 2)(__INT_LEAST32_TYPE__ == 4 || __INT_LEAST32_TYPE__ == 6)(__INT_LEAST32_TYPE__ == 8 || __INT_LEAST32_TYPE__ == 10)(__INT_LEAST64_TYPE__ == 2)(__INT_LEAST64_TYPE__ == 4 || __INT_LEAST64_TYPE__ == 6)(__INT_LEAST64_TYPE__ == 8 || __INT_LEAST64_TYPE__ == 10)pop_macro("signed")pop_macro("unsigned")pop_macro("char")pop_macro("short")pop_macro("__int20")pop_macro("__int20__")pop_macro("int")pop_macro("long")__INT_FAST64_TYPE____INT_FAST32_TYPE____INT_FAST16_TYPE____INT_FAST8_TYPE__/* _SYS__INTSUP_H *//* Nothing to define because int32_t is safe to print as an int. *//* Note - the tests for _INTPTR_EQ_INT and _INTPTR_EQ_SHORT are currently
   redundant as the values are not used.  But one day they may be needed
   and so the tests remain.  *//* Determine how intptr_t and intN_t fastN_t and leastN_t are defined by gcc
   for this target.  This is used to determine the correct printf() constant in
   inttypes.h and other  constants in stdint.h.
   So we end up with
   ?(signed|unsigned) char == 0
   ?(signed|unsigned) short == 1
   ?(signed|unsigned) int == 2
   ?(signed|unsigned) short int == 3
   ?(signed|unsigned) long == 4
   ?(signed|unsigned) long int == 6
   ?(signed|unsigned) long long == 8
   ?(signed|unsigned) long long int == 10
 *//* gcc > 3.2 implicitly defines the values we are interested *//*
 * Copyright (c) 2004, 2005 by
 * Ralf Corsepius, Ulm/Germany. All rights reserved.
 *
 * Permission to use, copy, modify, and distribute this software
 * is freely granted, provided that this notice is preserved.
 */uintptr_tintptr_tuintmax_tintmax_tuint64_tint64_tuint32_tint32_tuint16_tint16_tuint8_tint8_t_UINTPTR_T_DECLARED_INTPTR_T_DECLARED_UINTMAX_T_DECLARED_INTMAX_T_DECLARED__int64_t_defined_UINT64_T_DECLARED_INT64_T_DECLARED__int32_t_defined_UINT32_T_DECLARED_INT32_T_DECLARED__int16_t_defined_UINT16_T_DECLARED_INT16_T_DECLARED__int8_t_defined_UINT8_T_DECLARED_INT8_T_DECLARED_SYS__STDINT_H/* _SYS__STDINT_H *//* ___int64_t_defined *//* ___int32_t_defined *//* ___int16_t_defined *//* ___int8_t_defined */<sys/_stdint.h><sys/_intsup.h>uint_fast64_tint_fast64_tuint_fast32_tint_fast32_tuint_fast16_tint_fast16_tuint_fast8_tint_fast8_tuint_least64_tint_least64_tuint_least32_tint_least32_tuint_least16_tint_least16_tuint_least8_tint_least8_tUINTMAX_C(x)__UINTMAX_C(x)INTMAX_C(x)__INTMAX_C(x)UINT64_C(x)__UINT64_C(x)INT64_C(x)__INT64_C(x)UINT32_C(x)__UINT32_C(x)INT32_C(x)__INT32_C(x)UINT16_C(x)__UINT16_C(x)INT16_C(x)__INT16_C(x)UINT8_C(x)__UINT8_C(x)INT8_C(x)__INT8_C(x)WINT_MIN(__WINT_MIN__)WINT_MAX(__WINT_MAX__)WCHAR_MAX(__WCHAR_MAX__)WCHAR_MIN(__WCHAR_MIN__)PTRDIFF_MIN(-PTRDIFF_MAX - 1)PTRDIFF_MAX(__PTRDIFF_MAX__)SIG_ATOMIC_MAX(__STDINT_EXP(INT_MAX))SIG_ATOMIC_MIN(-__STDINT_EXP(INT_MAX) - 1)SIZE_MAX(__SIZE_MAX__)UINTMAX_MAX(__UINTMAX_MAX__)INTMAX_MIN(-INTMAX_MAX - 1)INTMAX_MAX(__INTMAX_MAX__)UINT_FAST64_MAX(__UINT_FAST64_MAX__)INT_FAST64_MAX(__INT_FAST64_MAX__)INT_FAST64_MIN(-__INT_FAST64_MAX__ - 1)UINT_FAST32_MAX(__UINT_FAST32_MAX__)INT_FAST32_MAX(__INT_FAST32_MAX__)INT_FAST32_MIN(-__INT_FAST32_MAX__ - 1)UINT_FAST16_MAX(__UINT_FAST16_MAX__)INT_FAST16_MAX(__INT_FAST16_MAX__)INT_FAST16_MIN(-__INT_FAST16_MAX__ - 1)UINT_FAST8_MAX(__UINT_FAST8_MAX__)INT_FAST8_MAX(__INT_FAST8_MAX__)INT_FAST8_MIN(-__INT_FAST8_MAX__ - 1)UINT_LEAST64_MAX(__UINT_LEAST64_MAX__)INT_LEAST64_MAX(__INT_LEAST64_MAX__)INT_LEAST64_MIN(-__INT_LEAST64_MAX__ - 1)UINT64_MAX(__UINT64_MAX__)INT64_MAX(__INT64_MAX__)INT64_MIN(-__INT64_MAX__ - 1)UINT_LEAST32_MAX(__UINT_LEAST32_MAX__)INT_LEAST32_MAX(__INT_LEAST32_MAX__)INT_LEAST32_MIN(-__INT_LEAST32_MAX__ - 1)UINT32_MAX(__UINT32_MAX__)INT32_MAX(__INT32_MAX__)INT32_MIN(-__INT32_MAX__ - 1)UINT_LEAST16_MAX(__UINT_LEAST16_MAX__)INT_LEAST16_MAX(__INT_LEAST16_MAX__)INT_LEAST16_MIN(-__INT_LEAST16_MAX__ - 1)UINT16_MAX(__UINT16_MAX__)INT16_MAX(__INT16_MAX__)INT16_MIN(-__INT16_MAX__ - 1)UINT_LEAST8_MAX(__UINT_LEAST8_MAX__)INT_LEAST8_MAX(__INT_LEAST8_MAX__)INT_LEAST8_MIN(-__INT_LEAST8_MAX__ - 1)UINT8_MAX(__UINT8_MAX__)INT8_MAX(__INT8_MAX__)INT8_MIN(-__INT8_MAX__ - 1)UINTPTR_MAX(__UINTPTR_MAX__)INTPTR_MAX(__INTPTR_MAX__)INTPTR_MIN(-__INTPTR_MAX__ - 1)__int_fast64_t_defined__int_fast32_t_defined__int_fast16_t_defined__int_fast8_t_defined__int_least64_t_defined__int_least32_t_defined__int_least16_t_defined__int_least8_t_defined_STDINT_H__STDINT_EXP(INT_MAX) >= 0x7f__STDINT_EXP(INT_MAX) >= 0x7fff__STDINT_EXP(INT_MAX) >= 0x7fffffff__STDINT_EXP(INT_MAX) > 0x7fffffff!__int_fast8_t_defined!__int_fast16_t_defined!__int_fast32_t_defined!__int_fast64_t_defined__UINTPTR_MAX____INT8_MAX__defined(__int8_t_defined)__INT_LEAST8_MAX__defined(__int_least8_t_defined)__INT16_MAX__defined(__int16_t_defined)__INT_LEAST16_MAX__defined(__int_least16_t_defined)__INT32_MAX__defined(__int32_t_defined)defined (_INT32_EQ_LONG)__INT_LEAST32_MAX__defined(__int_least32_t_defined)__INT64_MAX__defined(__int64_t_defined)__have_long64__INT_LEAST64_MAX__defined(__int_least64_t_defined)__INT_FAST8_MAX__defined(__int_fast8_t_defined)__INT_FAST16_MAX__defined(__int_fast16_t_defined)__INT_FAST32_MAX__defined(__int_fast32_t_defined)__INT_FAST64_MAX__defined(__int_fast64_t_defined)__INTMAX_MAX____UINTMAX_MAX____SIZE_MAX____PTRDIFF_MAX____WCHAR_MIN__defined(__WCHAR_UNSIGNED__) || (L'\0' - 1 > 0)__WINT_MAX____WINT_MIN____INT8_C__STDINT_EXP(INT_MAX) > 0x7f__INT16_C__STDINT_EXP(INT_MAX) > 0x7fff__INT32_C__INT64_C__INTMAX_C__INTMAX_C(c)c ## LL__INT64_C(c)__INT32_C(c)c ## L__INT16_C(c)__INT8_C(c)0U0xffffffffffffffffULL0x7fff0x7f__UINT_FAST64_TYPE____UINT_FAST32_TYPE____UINT_FAST16_TYPE____UINT_FAST8_TYPE__/* _STDINT_H *//** Macros for greatest-width integer constant expression *//** Macros for minimum-width integer constant expressions *//* wint_t is unsigned int on almost all GCC targets.  *//* This must match definition in <wchar.h> *//* This must match ptrdiff_t  in <stddef.h> (currently long int) *//* This must match sig_atomic_t in <signal.h> (currently int) *//* This must match size_t in stddef.h, currently long unsigned int *//* All relevant GCC versions prefer long to long long for intmax_t.  *//* Limits of Specified-Width Integer Types *//*
 * Fallback to hardcoded values, 
 * should be valid on cpu's with 32bit int/32bit void*
 *//*
 * Fall back to [u]int_least<N>_t for [u]int_fast<N>_t types
 * not having been defined, yet.
 * Leave undefined, if [u]int_least<N>_t should not be available.
 *//*
 * Fastest minimum-width integer types
 *
 * Assume int to be the fastest type for all types with a width 
 * less than __INT_MAX__ rsp. INT_MAX
 */_GCC_WRAP_STDINT_H__STDC_HOSTED__defined __cplusplus && __cplusplus >= 201103L__CM_CMSIS_VERSION((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )__CM_CMSIS_VERSION_SUB( 1U)__CM_CMSIS_VERSION_MAIN( 5U)__CMSIS_VERSION_Hdefined (__clang__)/*!< CMSIS Core(M) version number *//*!< [15:0]  CMSIS Core(M) sub version *//*!< [31:16] CMSIS Core(M) main version *//*  CMSIS Version definitions *//* treat file as system include file *//* treat file as system include file for MISRA check *//*
 * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *//**
 * @file     cmsis_version.h
 * @brief    CMSIS Core(M) Version definitions
 * @version  V5.0.2
 * @date     19. April 2017
 ******************************************************************************//**************************************************************************//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Include/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS__SMMLAalways_inlineresult__QSUB__QADD__SEL__SMLSLDXllreg_ullruint32_t[2]unsigned long[2]__SMLSLD__SMLSDX__SMLSD__SMUSDX__SMUSD__SMLALDX__SMLALD__SMLADX__SMLAD__SMUADX__SMUAD__SXTAB16__SXTB16__UXTAB16__UXTB16__USADA8__USAD8__UHSAX__UQSAX__USAX__SHSAX__QSAX__SSAX__UHASX__UQASX__UASX__SHASX__QASX__SASX__UHSUB16__UQSUB16__USUB16__SHSUB16__QSUB16__SSUB16__UHADD16__UQADD16__UADD16__SHADD16__QADD16__SADD16__UHSUB8__UQSUB8__USUB8__SHSUB8__QSUB8__SSUB8__UHADD8__UQADD8__UADD8__SHADD8__QADD8__SADD8__STRT__STRHT__STRBT__LDRT__LDRHT__LDRBT__RRX__CLREX__STREXW__STREXH__STREXBop1op2op3acc__LDREXW__LDREXH__LDREXB__RBIT__ROR32U__REVSH__builtin_bswap16__REV16__REV__builtin_bswap32__DMB__DSB__ISB__set_FPSCR__get_FPSCR__set_FAULTMASK__get_FAULTMASK__set_BASEPRI_MAX__set_BASEPRI__get_BASEPRI__disable_fault_irq__enable_fault_irq__set_PRIMASK__get_PRIMASK__set_MSP__get_MSP__set_PSP__get_PSP__get_xPSR__get_APSR__get_IPSR__set_CONTROL__get_CONTROL__disable_irq__enable_irqT_UINT32_READT_UINT32_WRITET_UINT16_READT_UINT16_WRITET_UINT32w64w32v__PKHTB(ARG1,ARG2,ARG3)( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )__PKHBT(ARG1,ARG2,ARG3)( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )__USAT16(ARG1,ARG2)({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })__SSAT16(ARG1,ARG2)({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })__USAT(ARG1,ARG2)__extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })__SSAT(ARG1,ARG2)__extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })__CLZ(uint8_t)__builtin_clz__BKPT(value)__ASM volatile ("bkpt "#value)__SEV()__ASM volatile ("sev")__WFE()__ASM volatile ("wfe")__WFI()__ASM volatile ("wfi")__NOP()__ASM volatile ("nop")__CMSIS_GCC_USE_REG(r)"r" (r)__CMSIS_GCC_RW_REG(r)"+r" (r)__CMSIS_GCC_OUT_REG(r)"=r" (r)__RESTRICT__ALIGNED(x)__attribute__((aligned(x)))__UNALIGNED_UINT32_READ(addr)(((const struct T_UINT32_READ *)(const void *)(addr))->v)__UNALIGNED_UINT32_WRITE(addr,val)(void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))__UNALIGNED_UINT16_READ(addr)(((const struct T_UINT16_READ *)(const void *)(addr))->v)__UNALIGNED_UINT16_WRITE(addr,val)(void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))__UNALIGNED_UINT32(x)(((struct T_UINT32 *)(x))->v)__PACKED_UNIONunion __attribute__((packed, aligned(1)))__PACKED_STRUCTstruct __attribute__((packed, aligned(1)))__PACKED__attribute__((packed, aligned(1)))__WEAK__USED__attribute__((used))__NO_RETURN__STATIC_FORCEINLINE__attribute__((always_inline)) static inline__STATIC_INLINEstatic inline__INLINE__ASM__asm__CMSIS_GCC_HGCC diagnostic pushGCC diagnostic ignored "-Wsign-conversion"GCC diagnostic ignored "-Wconversion"GCC diagnostic ignored "-Wunused-parameter"__UNALIGNED_UINT32GCC diagnostic ignored "-Wpacked"GCC diagnostic ignored "-Wattributes"GCC diagnostic pop__UNALIGNED_UINT16_WRITE__UNALIGNED_UINT16_READ__UNALIGNED_UINT32_WRITE__UNALIGNED_UINT32_READ__ALIGNED(defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \(!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \(defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))(!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))(defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \__has_builtin(__builtin_arm_get_fpscr)__has_builtin(__builtin_arm_set_fpscr)defined (__thumb__) && !defined (__thumb2__)(__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)(__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)(defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))__ARMEB____ARM_ARCH_7EM____thumb2____ARM_FEATURE_DSP/* __CMSIS_GCC_H *//*@} end of group CMSIS_SIMD_intrinsics *//* (__ARM_FEATURE_DSP == 1) *//* Big endian *//* Little endian *//** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
  Access to dedicated SIMD instructions
  @{
*//* ###################  Compiler specific Intrinsics  ########################### *//* end of group CMSIS_Core_InstructionInterface *//*@}*//* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) *//**
  \brief   Store-Release Exclusive (32 bit)
  \details Executes a STL exclusive instruction for 32 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
  \return          0  Function succeeded
  \return          1  Function failed
 *//**
  \brief   Store-Release Exclusive (16 bit)
  \details Executes a STLH exclusive instruction for 16 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
  \return          0  Function succeeded
  \return          1  Function failed
 *//**
  \brief   Store-Release Exclusive (8 bit)
  \details Executes a STLB exclusive instruction for 8 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
  \return          0  Function succeeded
  \return          1  Function failed
 *//**
  \brief   Load-Acquire Exclusive (32 bit)
  \details Executes a LDA exclusive instruction for 32 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint32_t at (*ptr)
 *//**
  \brief   Load-Acquire Exclusive (16 bit)
  \details Executes a LDAH exclusive instruction for 16 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint16_t at (*ptr)
 *//**
  \brief   Load-Acquire Exclusive (8 bit)
  \details Executes a LDAB exclusive instruction for 8 bit value.
  \param [in]    ptr  Pointer to data
  \return             value of type uint8_t at (*ptr)
 *//**
  \brief   Store-Release (32 bit)
  \details Executes a STL instruction for 32 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
 *//**
  \brief   Store-Release (16 bit)
  \details Executes a STLH instruction for 16 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
 *//**
  \brief   Store-Release (8 bit)
  \details Executes a STLB instruction for 8 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
 *//**
  \brief   Load-Acquire (32 bit)
  \details Executes a LDA instruction for 32 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint32_t at (*ptr)
 *//**
  \brief   Load-Acquire (16 bit)
  \details Executes a LDAH instruction for 16 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint16_t at (*ptr)
 *//**
  \brief   Load-Acquire (8 bit)
  \details Executes a LDAB instruction for 8 bit value.
  \param [in]    ptr  Pointer to data
  \return             value of type uint8_t at (*ptr)
 *//* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) *//**
  \brief   Unsigned Saturate
  \details Saturates an unsigned value.
  \param [in]  value  Value to be saturated
  \param [in]    sat  Bit position to saturate to (0..31)
  \return             Saturated value
 *//**
  \brief   Signed Saturate
  \details Saturates a signed value.
  \param [in]  value  Value to be saturated
  \param [in]    sat  Bit position to saturate to (1..32)
  \return             Saturated value
 *//**
  \brief   STRT Unprivileged (32 bit)
  \details Executes a Unprivileged STRT instruction for 32 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
 *//**
  \brief   STRT Unprivileged (16 bit)
  \details Executes a Unprivileged STRT instruction for 16 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
 *//**
  \brief   STRT Unprivileged (8 bit)
  \details Executes a Unprivileged STRT instruction for 8 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
 *//**
  \brief   LDRT Unprivileged (32 bit)
  \details Executes a Unprivileged LDRT instruction for 32 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint32_t at (*ptr)
 *//* Add explicit type cast here *//* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
       accepted by assembler. So has to use following less efficient pattern.
    *//**
  \brief   LDRT Unprivileged (16 bit)
  \details Executes a Unprivileged LDRT instruction for 16 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint16_t at (*ptr)
 *//**
  \brief   LDRT Unprivileged (8 bit)
  \details Executes a Unprivileged LDRT instruction for 8 bit value.
  \param [in]    ptr  Pointer to data
  \return             value of type uint8_t at (*ptr)
 *//**
  \brief   Rotate Right with Extend (32 bit)
  \details Moves each bit of a bitstring right by one bit.
           The carry input is shifted in at the left end of the bitstring.
  \param [in]    value  Value to rotate
  \return               Rotated value
 *//**
  \brief   Unsigned Saturate
  \details Saturates an unsigned value.
  \param [in]  ARG1  Value to be saturated
  \param [in]  ARG2  Bit position to saturate to (0..31)
  \return             Saturated value
 *//**
  \brief   Signed Saturate
  \details Saturates a signed value.
  \param [in]  ARG1  Value to be saturated
  \param [in]  ARG2  Bit position to saturate to (1..32)
  \return             Saturated value
 *//* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) *//**
  \brief   Remove the exclusive lock
  \details Removes the exclusive lock which is created by LDREX.
 *//**
  \brief   STR Exclusive (32 bit)
  \details Executes a exclusive STR instruction for 32 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
  \return          0  Function succeeded
  \return          1  Function failed
 *//**
  \brief   STR Exclusive (16 bit)
  \details Executes a exclusive STR instruction for 16 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
  \return          0  Function succeeded
  \return          1  Function failed
 *//**
  \brief   STR Exclusive (8 bit)
  \details Executes a exclusive STR instruction for 8 bit values.
  \param [in]  value  Value to store
  \param [in]    ptr  Pointer to location
  \return          0  Function succeeded
  \return          1  Function failed
 *//**
  \brief   LDR Exclusive (32 bit)
  \details Executes a exclusive LDR instruction for 32 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint32_t at (*ptr)
 *//**
  \brief   LDR Exclusive (16 bit)
  \details Executes a exclusive LDR instruction for 16 bit values.
  \param [in]    ptr  Pointer to data
  \return        value of type uint16_t at (*ptr)
 *//**
  \brief   LDR Exclusive (8 bit)
  \details Executes a exclusive LDR instruction for 8 bit value.
  \param [in]    ptr  Pointer to data
  \return             value of type uint8_t at (*ptr)
 *//**
  \brief   Count leading zeros
  \details Counts the number of leading zeros of a data value.
  \param [in]  value  Value to count the leading zeros
  \return             number of leading zeros in value
 *//* shift when v's highest bits are zero *//* r will be reversed bits of v; first get LSB of v *//* extra shift needed at end *//*sizeof(v)*//**
  \brief   Reverse bit order of value
  \details Reverses the bit order of the given value.
  \param [in]    value  Value to reverse
  \return               Reversed value
 *//**
  \brief   Breakpoint
  \details Causes the processor to enter Debug state.
           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
  \param [in]    value  is ignored by the processor.
                 If required, a debugger can use it to store additional information about the breakpoint.
 *//**
  \brief   Rotate Right in unsigned value (32 bit)
  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
  \param [in]    op1  Value to rotate
  \param [in]    op2  Number of Bits to rotate
  \return               Rotated value
 *//**
  \brief   Reverse byte order (16 bit)
  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
  \param [in]    value  Value to reverse
  \return               Reversed value
 *//**
  \brief   Reverse byte order (16 bit)
  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
  \param [in]    value  Value to reverse
  \return               Reversed value
 *//**
  \brief   Reverse byte order (32 bit)
  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
  \param [in]    value  Value to reverse
  \return               Reversed value
 *//**
  \brief   Data Memory Barrier
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 *//**
  \brief   Data Synchronization Barrier
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 *//**
  \brief   Instruction Synchronization Barrier
  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 *//**
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 *//**
  \brief   Wait For Event
  \details Wait For Event is a hint instruction that permits the processor to enter
           a low-power state until one of a number of events occurs.
 *//**
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 *//**
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 *//* Define macros for porting to both thumb1 and thumb2.
 * For thumb1, use low register (r0-r7), specified by constraint "l"
 * Otherwise, use general registers, specified by constraint "r" *//** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  Access to dedicated instructions
  @{
*//* ##########################  Core Instruction Access  ######################### *//*@} end of CMSIS_Core_RegAccFunctions *//* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)// Re-enable using built-in when GCC has been fixed/**
  \brief   Set FPSCR
  \details Assigns the given value to the Floating Point Status/Control register.
  \param [in]    fpscr  Floating Point Status/Control value to set
 *//**
  \brief   Get FPSCR
  \details Returns the current value of the Floating Point Status/Control register.
  \return               Floating Point Status/Control register value
 */// without main extensions, the non-secure MSPLIM is RAZ/WI/**
  \brief   Set Main Stack Pointer Limit (non-secure)
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence the write is silently ignored.

  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 *//**
  \brief   Set Main Stack Pointer Limit
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence the write is silently ignored in non-secure
  mode.

  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 *//**
  \brief   Get Main Stack Pointer Limit (non-secure)
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence zero is returned always.

  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
  \return               MSPLIM Register value
 *//**
  \brief   Get Main Stack Pointer Limit
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence zero is returned always in non-secure
  mode.

  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
  \return               MSPLIM Register value
 */// without main extensions, the non-secure PSPLIM is RAZ/WI/**
  \brief   Set Process Stack Pointer (non-secure)
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence the write is silently ignored.

  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 *//**
  \brief   Set Process Stack Pointer Limit
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence the write is silently ignored in non-secure
  mode.
  
  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 *//**
  \brief   Get Process Stack Pointer Limit (non-secure)
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence zero is returned always.

  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
  \return               PSPLIM Register value
 *//**
  \brief   Get Process Stack Pointer Limit
  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
  Stack Pointer Limit register hence zero is returned always in non-secure
  mode.
  
  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
  \return               PSPLIM Register value
 *//**
  \brief   Set Fault Mask (non-secure)
  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
  \param [in]    faultMask  Fault Mask value to set
 *//**
  \brief   Set Fault Mask
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 *//**
  \brief   Get Fault Mask (non-secure)
  \details Returns the current value of the non-secure Fault Mask register when in secure state.
  \return               Fault Mask register value
 *//**
  \brief   Get Fault Mask
  \details Returns the current value of the Fault Mask register.
  \return               Fault Mask register value
 *//**
  \brief   Set Base Priority with condition
  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
           or the new value increases the BASEPRI priority level.
  \param [in]    basePri  Base Priority value to set
 *//**
  \brief   Set Base Priority (non-secure)
  \details Assigns the given value to the non-secure Base Priority register when in secure state.
  \param [in]    basePri  Base Priority value to set
 *//**
  \brief   Set Base Priority
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 *//**
  \brief   Get Base Priority (non-secure)
  \details Returns the current value of the non-secure Base Priority register when in secure state.
  \return               Base Priority register value
 *//**
  \brief   Get Base Priority
  \details Returns the current value of the Base Priority register.
  \return               Base Priority register value
 *//**
  \brief   Disable FIQ
  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
           Can only be executed in Privileged modes.
 *//**
  \brief   Enable FIQ
  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
           Can only be executed in Privileged modes.
 *//**
  \brief   Set Priority Mask (non-secure)
  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
  \param [in]    priMask  Priority Mask
 *//**
  \brief   Set Priority Mask
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 *//**
  \brief   Get Priority Mask (non-secure)
  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
  \return               Priority Mask value
 *//**
  \brief   Get Priority Mask
  \details Returns the current state of the priority mask bit from the Priority Mask Register.
  \return               Priority Mask value
 *//**
  \brief   Set Stack Pointer (non-secure)
  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
  \param [in]    topOfStack  Stack Pointer value to set
 *//**
  \brief   Get Stack Pointer (non-secure)
  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
  \return               SP Register value
 *//**
  \brief   Set Main Stack Pointer (non-secure)
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 *//**
  \brief   Set Main Stack Pointer
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 *//**
  \brief   Get Main Stack Pointer (non-secure)
  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
  \return               MSP Register value
 *//**
  \brief   Get Main Stack Pointer
  \details Returns the current value of the Main Stack Pointer (MSP).
  \return               MSP Register value
 *//**
  \brief   Set Process Stack Pointer (non-secure)
  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 *//**
  \brief   Set Process Stack Pointer
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 *//**
  \brief   Get Process Stack Pointer (non-secure)
  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
  \return               PSP Register value
 *//**
  \brief   Get Process Stack Pointer
  \details Returns the current value of the Process Stack Pointer (PSP).
  \return               PSP Register value
 *//**
  \brief   Get xPSR Register
  \details Returns the content of the xPSR Register.
  \return               xPSR Register value
 *//**
  \brief   Get APSR Register
  \details Returns the content of the APSR Register.
  \return               APSR Register value
 *//**
  \brief   Get IPSR Register
  \details Returns the content of the IPSR Register.
  \return               IPSR Register value
 *//**
  \brief   Set Control Register (non-secure)
  \details Writes the given value to the non-secure Control Register when in secure state.
  \param [in]    control  Control Register value to set
 *//**
  \brief   Set Control Register
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 *//**
  \brief   Get Control Register (non-secure)
  \details Returns the content of the non-secure Control Register when in secure mode.
  \return               non-secure Control Register value
 *//**
  \brief   Get Control Register
  \details Returns the content of the Control Register.
  \return               Control Register value
 *//**
  \brief   Disable IRQ Interrupts
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 *//**
  \brief   Enable IRQ Interrupts
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 *//** \ingroup  CMSIS_Core_FunctionInterface
    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  @{
 *//* ###########################  Core Function Access  ########################### *//* deprecated *//* CMSIS compiler specific defines *//* Fallback for __has_builtin *//* ignore some GCC warnings *//*
 * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *//**
 * @file     cmsis_gcc.h
 * @brief    CMSIS compiler GCC header file
 * @version  V5.0.4
 * @date     09. April 2018
 ******************************************************************************/fpscrfaultMaskbasePripriMasktopOfMainStacktopOfProcStackcontrolpackedaligned"cmsis_gcc.h"__CMSIS_COMPILER_Hdefined ( __CC_ARM )defined ( __GNUC__ )defined ( __TI_ARM__ )defined ( __TASKING__ )defined ( __CSMC__ )/* __CMSIS_COMPILER_H */// NO RETURN is automatically detected hence no warning here/*
 * COSMIC Compiler
 *//*
   * The CMSIS functions have been implemented as intrinsics in the compiler.
   * Please use "carm -?i" to get an up to date list of all intrinsics,
   * Including the CMSIS ones.
   *//*
 * TASKING Compiler
 *//*
 * TI Arm Compiler
 *//*
 * IAR Compiler
 *//*
 * GNU Compiler
 *//*
 * Arm Compiler 6 (armclang)
 *//*
 * Arm Compiler 4/5
 *//**
 * @file     cmsis_compiler.h
 * @brief    CMSIS compiler generic header file
 * @version  V5.0.4
 * @date     10. January 2018
 ******************************************************************************/ARM_MPU_Loadconst ARM_MPU_Region_tconst ARM_MPU_Region_t *rowWordSizesizeof(ARM_MPU_Region_t)4Usizeof(ARM_MPU_Region_t)/4UMPU_TYPE_RALIASESconst uint32_t *__restrict__375815372834723758157200MPU_Type *MPU3758157212&(MPU->RBAR)orderedCpyARM_MPU_SetRegionExARM_MPU_SetRegionARM_MPU_ClrRegionARM_MPU_Disable33283758157056SCB_Type *SCBSCB_SHCSR_MEMFAULTENA_Msk4294901759~SCB_SHCSR_MEMFAULTENA_MskMPU_CTRL_ENABLE_Msk~MPU_CTRL_ENABLE_MskARM_MPU_EnableARM_MPU_Region_tRASRRBARARM_MPU_CACHEP_WB_NWA3UARM_MPU_CACHEP_WT_NWA2UARM_MPU_CACHEP_WB_WRA1UARM_MPU_CACHEP_NOCACHEARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable)ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))ARM_MPU_ACCESS_DEVICE(IsShareable)((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))ARM_MPU_ACCESS_ORDEREDARM_MPU_ACCESS_(0U, 1U, 0U, 0U)ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size)ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size)((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable)((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))ARM_MPU_RBAR(Region,BaseAddress)(((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk))ARM_MPU_AP_RO6UARM_MPU_AP_PRO5UARM_MPU_AP_FULLARM_MPU_AP_UROARM_MPU_AP_PRIVARM_MPU_AP_NONEARM_MPU_REGION_SIZE_4GB((uint8_t)0x1FU)ARM_MPU_REGION_SIZE_2GB((uint8_t)0x1EU)ARM_MPU_REGION_SIZE_1GB((uint8_t)0x1DU)ARM_MPU_REGION_SIZE_512MB((uint8_t)0x1CU)ARM_MPU_REGION_SIZE_256MB((uint8_t)0x1BU)ARM_MPU_REGION_SIZE_128MB((uint8_t)0x1AU)ARM_MPU_REGION_SIZE_64MB((uint8_t)0x19U)ARM_MPU_REGION_SIZE_32MB((uint8_t)0x18U)ARM_MPU_REGION_SIZE_16MB((uint8_t)0x17U)ARM_MPU_REGION_SIZE_8MB((uint8_t)0x16U)ARM_MPU_REGION_SIZE_4MB((uint8_t)0x15U)ARM_MPU_REGION_SIZE_2MB((uint8_t)0x14U)ARM_MPU_REGION_SIZE_1MB((uint8_t)0x13U)ARM_MPU_REGION_SIZE_512KB((uint8_t)0x12U)ARM_MPU_REGION_SIZE_256KB((uint8_t)0x11U)ARM_MPU_REGION_SIZE_128KB((uint8_t)0x10U)ARM_MPU_REGION_SIZE_64KB((uint8_t)0x0FU)ARM_MPU_REGION_SIZE_32KB((uint8_t)0x0EU)ARM_MPU_REGION_SIZE_16KB((uint8_t)0x0DU)ARM_MPU_REGION_SIZE_8KB((uint8_t)0x0CU)ARM_MPU_REGION_SIZE_4KB((uint8_t)0x0BU)ARM_MPU_REGION_SIZE_2KB((uint8_t)0x0AU)ARM_MPU_REGION_SIZE_1KB((uint8_t)0x09U)ARM_MPU_REGION_SIZE_512B((uint8_t)0x08U)ARM_MPU_REGION_SIZE_256B((uint8_t)0x07U)ARM_MPU_REGION_SIZE_128B((uint8_t)0x06U)ARM_MPU_REGION_SIZE_64B((uint8_t)0x05U)ARM_MPU_REGION_SIZE_32B((uint8_t)0x04U)ARM_MPU_ARMV7_H/** Load the given number of MPU regions from a table.
* \param table Pointer to the MPU configuration table.
* \param cnt Amount of regions to be configured.
*//** Memcopy with strictly ordered memory access, e.g. for register targets.
* \param dst Destination data is copied to.
* \param src Source data is copied from.
* \param len Amount of data words to be copied.
*//** Configure the given MPU region.
* \param rnr Region number to be configured.
* \param rbar Value for RBAR register.
* \param rsar Value for RSAR register.
*//** Configure an MPU region.
* \param rbar Value for RBAR register.
* \param rsar Value for RSAR register.
*//** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*//** Disable the MPU.
*//** Enable the MPU.
* \param MPU_Control Default access permissions for unconfigured regions.
*///!< The region attribute and size register value (RASR) \ref MPU_RASR//!< The region base address register value (RBAR)/**
* Struct for a single MPU Region
*//**
* MPU Memory Access Attribute write-back, no write allocate policy.
*//**
* MPU Memory Access Attribute write-through, no write allocate policy.
*//**
* MPU Memory Access Attribute write-back, write and read allocate policy.
*//**
* MPU Memory Access Attribute non-cacheable policy.
*//**
* MPU Memory Access Attribute for normal memory.
*  - TEX: 1BBb (reflecting outer cacheability rules)
*  - Shareable or non-shareable
*  - Cacheable or non-cacheable (reflecting inner cacheability rules)
*  - Bufferable or non-bufferable (reflecting inner cacheability rules)
*
* \param OuterCp Configures the outer cache policy.
* \param InnerCp Configures the inner cache policy.
* \param IsShareable Configures the memory as shareable or non-shareable.
*//**
* MPU Memory Access Attribute for device memory.
*  - TEX: 000b (if non-shareable) or 010b (if shareable)
*  - Shareable or non-shareable
*  - Non-cacheable
*  - Bufferable (if shareable) or non-bufferable (if non-shareable)
*
* \param IsShareable Configures the device memory as shareable or non-shareable.
*//**
* MPU Memory Access Attribute for strongly ordered memory.
*  - TEX: 000b
*  - Shareable
*  - Non-cacheable
*  - Non-bufferable
*//**
* MPU Region Attribute and Size Register Value
* 
* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
* \param IsShareable       Region is shareable between multiple bus masters.
* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
* \param SubRegionDisable  Sub-region disable field.
* \param Size              Region size of the region to be configured, for example 4K, 8K.
*//**
* MPU Region Attribute and Size Register Value
* 
* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
* \param AccessAttributes  Memory access attribution, see \ref ARM_MPU_ACCESS_.
* \param SubRegionDisable  Sub-region disable field.
* \param Size              Region size of the region to be configured, for example 4K, 8K.
*//**
* MPU Memory Access Attributes
* 
* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
* \param IsShareable       Region is shareable between multiple bus masters.
* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
*//** MPU Region Base Address Register Value
*
* \param Region The region to be configured, number 0 to 15.
* \param BaseAddress The base address for the region.
*////!< MPU Access Permission read-only access///!< MPU Access Permission privileged access read-only///!< MPU Access Permission full access///!< MPU Access Permission unprivileged access read-only///!< MPU Access Permission privileged access only///!< MPU Access Permission no access///!< MPU Region Size 4 GBytes///!< MPU Region Size 2 GBytes///!< MPU Region Size 1 GByte///!< MPU Region Size 512 MBytes///!< MPU Region Size 256 MBytes///!< MPU Region Size 128 MBytes///!< MPU Region Size 64 MBytes///!< MPU Region Size 32 MBytes///!< MPU Region Size 16 MBytes///!< MPU Region Size 8 MBytes///!< MPU Region Size 4 MBytes///!< MPU Region Size 2 MBytes///!< MPU Region Size 1 MByte///!< MPU Region Size 512 KBytes///!< MPU Region Size 256 KBytes///!< MPU Region Size 128 KBytes///!< MPU Region Size 64 KBytes///!< MPU Region Size 32 KBytes///!< MPU Region Size 16 KBytes///!< MPU Region Size 8 KBytes///!< MPU Region Size 4 KBytes///!< MPU Region Size 2 KBytes///!< MPU Region Size 1 KByte///!< MPU Region Size 512 Bytes///!< MPU Region Size 256 Bytes///!< MPU Region Size 128 Bytes///!< MPU Region Size 64 Bytes///!< MPU Region Size 32 Bytes/*
 * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *//******************************************************************************
 * @file     mpu_armv7.h
 * @brief    CMSIS MPU API for Armv7-M MPU
 * @version  V5.0.4
 * @date     10. January 2018
 ******************************************************************************/cntdstsrclenrnrrbarrasrMPU_Control"mpu_armv7.h""cmsis_compiler.h""cmsis_version.h"ITM_CheckCharvolatile int32_t1520786085ITM_RXBUFFER_EMPTY(0)(1)ITM_ReceiveCharchITM_SendChar3758096384ITM_Type *ITMITM_TCR_ITMENA_Msk0UL1ULvolatile union <unnamed>volatile union <unnamed>[32]union <unnamed>[32]volatile union <unnamed> *union <unnamed> *SysTick_ConfigSysTick_LOAD_RELOAD_Msk(1UL)3758153744SysTick_Type *SysTickSysTick_IRQn__NVIC_PRIO_BITS1UL << __NVIC_PRIO_BITS(1UL << __NVIC_PRIO_BITS)(1UL << __NVIC_PRIO_BITS) - 1ULSysTick_CTRL_CLKSOURCE_MskSysTick_CTRL_TICKINT_MskSysTick_CTRL_ENABLE_Msk(0UL)SCB_CleanInvalidateDCache_by_Addrop_sizeop_addrlinesizeSCB_CleanDCache_by_AddrSCB_InvalidateDCache_by_AddrSCB_CleanInvalidateDCacheccsidrsetswaysconst volatile uint32_t3276726842726410238184SCB_DCCISW_SET_Pos51116352SCB_DCCISW_SET_MskSCB_DCCISW_WAY_Pos3221225472SCB_DCCISW_WAY_MskSCB_CleanDCacheSCB_DCCSW_SET_PosSCB_DCCSW_SET_MskSCB_DCCSW_WAY_PosSCB_DCCSW_WAY_MskSCB_InvalidateDCacheSCB_DCISW_SET_PosSCB_DCISW_SET_MskSCB_DCISW_WAY_PosSCB_DCISW_WAY_MskSCB_DisableDCacheticksdsize(uint32_t)SCB_CCR_DC_Msk~(uint32_t)SCB_CCR_DC_MskSCB_EnableDCacheSCB_InvalidateICacheSCB_DisableICache(uint32_t)SCB_CCR_IC_Msk4294836223~(uint32_t)SCB_CCR_IC_MskSCB_EnableICacheSCB_GetFPUTypemvfr0FPU_MVFR0_Single_precision_MskFPU_MVFR0_Double_precision_Msk4080(FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)5440x220U0x020U__NVIC_SystemReset15300x5FAULSCB_AIRCR_VECTKEY_Pos1002700800x5FAUL << SCB_AIRCR_VECTKEY_Pos(0x5FAUL << SCB_AIRCR_VECTKEY_Pos)SCB_AIRCR_PRIGROUP_MskSCB_AIRCR_SYSRESETREQ_Msk__NVIC_GetVectorvectorsNVIC_USER_IRQ_OFFSET__NVIC_SetVectorNVIC_DecodePriorityuint32_t *constPriorityGroupTmp0x07UL(uint32_t)0x07ULPreemptPriorityBitsSubPriorityBits7UL(uint32_t)(__NVIC_PRIO_BITS)(uint32_t)7UL(uint32_t)0ULNVIC_EncodePriority__NVIC_GetPriority3758153984NVIC_Type *NVICvolatile uint8_t[240]unsigned char[240]240U8U8U - __NVIC_PRIO_BITS(8U - __NVIC_PRIO_BITS)volatile uint8_t[12]unsigned char[12]12U0xFUL4UL__NVIC_SetPriority0xFFUL(uint32_t)0xFFUL__NVIC_GetActivevolatile uint32_t[8]unsigned long[8]5ULIRQnvectorPriorityPriorityGrouppPreemptPrioritypSubPriorityPreemptPrioritySubPrioritypriority0x1FUL(0U)__NVIC_ClearPendingIRQ__NVIC_SetPendingIRQ__NVIC_GetPendingIRQ__NVIC_DisableIRQ__NVIC_GetEnableIRQ__NVIC_EnableIRQ__NVIC_GetPriorityGroupingSCB_AIRCR_PRIGROUP_Pos__NVIC_SetPriorityGroupingreg_valueSCB_AIRCR_VECTKEY_Msk4294903552(uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk))63743~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk))(uint32_t)0x5FAUL(uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos)CoreDebug_TypeFPU_TypeMPU_TypeTPI_TypeDWT_TypeITM_TypeSysTick_TypeSCnSCB_TypeSCB_TypeNVIC_TypeCONTROL_TypexPSR_TypeIPSR_TypeAPSR_TypeDEMCRDCRDRDCRSRDHCSRMVFR2MVFR1MVFR0FPDSCRFPCARFPCCRuint32_t[1]RESERVED0RASR_A3RBAR_A3RASR_A2RBAR_A2RASR_A1RBAR_A1RNRCTRLTYPEDEVTYPEDEVIDuint32_t[8]RESERVED7CLAIMCLRCLAIMSETuint32_t[39]unsigned long[39]39URESERVED5ITCTRLFIFO1ITATBCTR0RESERVED4ITATBCTR2FIFO0TRIGGERuint32_t[759]unsigned long[759]759759URESERVED3FSCRFFCRFFSRuint32_t[131]unsigned long[131]131URESERVED2SPPRuint32_t[55]unsigned long[55]55URESERVED1ACPRCSPSRSSPSRLSRLARuint32_t[981]unsigned long[981]981981UFUNCTION3MASK3COMP3FUNCTION2MASK2COMP2FUNCTION1MASK1COMP1FUNCTION0MASK0COMP0PCSRFOLDCNTLSUCNTSLEEPCNTEXCCNTCPICNTCYCCNTCID3CID2CID1CID0PID3PID2PID1PID0PID7PID6PID5PID4uint32_t[6]unsigned long[6]uint32_t[43]unsigned long[43]43UIMCRIRRIWRuint32_t[29]unsigned long[29]29UTCRuint32_t[15]unsigned long[15]15UTPRTERuint32_t[864]unsigned long[864]864864UPORTu32u16u8CALIBVALLOADACTLRICTRABFSRRESERVED8AHBSCRCACRAHBPCRDTCMCRITCMCRDCCISWDCCIMVACDCCSWDCCMVACDCCMVAUDCISWDCIMVACICIMVAURESERVED6ICIALLUSTIRuint32_t[93]unsigned long[93]9393UCPACRCSSELRCCSIDRCTRCLIDRconst volatile uint32_t[5]unsigned long[5]ID_ISARconst volatile uint32_t[4]ID_MFRID_AFRID_DFRconst volatile uint32_t[2]ID_PFRAFSRBFARMMFARDFSRHFSRCFSRSHCSRSHPRCCRSCRAIRCRVTORICSRCPUIDuint32_t[644]unsigned long[644]644644UIPuint32_t[56]unsigned long[56]56UIABRuint32_t[24]unsigned long[24]24UICPRISPRRSERVED1ICERISERwb_reserved0FPCASPSELnPRIVNZCVQICI_IT_2T_reserved1GEICI_IT_1ISRITM_RxBuffer((int32_t)0x5AA55AA5U)CCSIDR_SETS(x)(((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )CCSIDR_WAYS(x)(((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)EXC_RETURN_THREAD_PSP_FPU(0xFFFFFFEDUL)EXC_RETURN_THREAD_MSP_FPU(0xFFFFFFE9UL)EXC_RETURN_HANDLER_FPU(0xFFFFFFE1UL)EXC_RETURN_THREAD_PSP(0xFFFFFFFDUL)EXC_RETURN_THREAD_MSP(0xFFFFFFF9UL)EXC_RETURN_HANDLER(0xFFFFFFF1UL)NVIC_GetVectorNVIC_SetVectorNVIC_SystemResetNVIC_GetPriorityNVIC_SetPriorityNVIC_GetActiveNVIC_ClearPendingIRQNVIC_SetPendingIRQNVIC_GetPendingIRQNVIC_DisableIRQNVIC_GetEnableIRQNVIC_EnableIRQNVIC_GetPriorityGroupingNVIC_SetPriorityGroupingFPU((FPU_Type *) FPU_BASE )FPU_BASE(SCS_BASE + 0x0F30UL)((MPU_Type *) MPU_BASE )MPU_BASE(SCS_BASE + 0x0D90UL)CoreDebug((CoreDebug_Type *) CoreDebug_BASE)TPI((TPI_Type *) TPI_BASE )DWT((DWT_Type *) DWT_BASE )((ITM_Type *) ITM_BASE )((NVIC_Type *) NVIC_BASE )((SysTick_Type *) SysTick_BASE )((SCB_Type *) SCB_BASE )SCnSCB((SCnSCB_Type *) SCS_BASE )SCB_BASE(SCS_BASE + 0x0D00UL)NVIC_BASE(SCS_BASE + 0x0100UL)SysTick_BASE(SCS_BASE + 0x0010UL)CoreDebug_BASE(0xE000EDF0UL)TPI_BASE(0xE0040000UL)DWT_BASE(0xE0001000UL)ITM_BASE(0xE0000000UL)SCS_BASE(0xE000E000UL)_FLD2VAL(field,value)(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)_VAL2FLD(field,value)(((uint32_t)(value) << field ## _Pos) & field ## _Msk)CoreDebug_DEMCR_VC_CORERESET_Msk(1UL )CoreDebug_DEMCR_VC_CORERESET_PosCoreDebug_DEMCR_VC_MMERR_Msk(1UL << CoreDebug_DEMCR_VC_MMERR_Pos)CoreDebug_DEMCR_VC_MMERR_PosCoreDebug_DEMCR_VC_NOCPERR_Msk(1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)CoreDebug_DEMCR_VC_NOCPERR_PosCoreDebug_DEMCR_VC_CHKERR_Msk(1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)CoreDebug_DEMCR_VC_CHKERR_PosCoreDebug_DEMCR_VC_STATERR_Msk(1UL << CoreDebug_DEMCR_VC_STATERR_Pos)CoreDebug_DEMCR_VC_STATERR_Pos7UCoreDebug_DEMCR_VC_BUSERR_Msk(1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)CoreDebug_DEMCR_VC_BUSERR_PosCoreDebug_DEMCR_VC_INTERR_Msk(1UL << CoreDebug_DEMCR_VC_INTERR_Pos)CoreDebug_DEMCR_VC_INTERR_Pos9UCoreDebug_DEMCR_VC_HARDERR_Msk(1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)CoreDebug_DEMCR_VC_HARDERR_Pos10UCoreDebug_DEMCR_MON_EN_Msk(1UL << CoreDebug_DEMCR_MON_EN_Pos)CoreDebug_DEMCR_MON_EN_Pos16UCoreDebug_DEMCR_MON_PEND_Msk(1UL << CoreDebug_DEMCR_MON_PEND_Pos)CoreDebug_DEMCR_MON_PEND_Pos17UCoreDebug_DEMCR_MON_STEP_Msk(1UL << CoreDebug_DEMCR_MON_STEP_Pos)CoreDebug_DEMCR_MON_STEP_Pos18UCoreDebug_DEMCR_MON_REQ_Msk(1UL << CoreDebug_DEMCR_MON_REQ_Pos)CoreDebug_DEMCR_MON_REQ_Pos19UCoreDebug_DEMCR_TRCENA_Msk(1UL << CoreDebug_DEMCR_TRCENA_Pos)CoreDebug_DEMCR_TRCENA_PosCoreDebug_DCRSR_REGSEL_Msk(0x1FUL )CoreDebug_DCRSR_REGSEL_PosCoreDebug_DCRSR_REGWnR_Msk(1UL << CoreDebug_DCRSR_REGWnR_Pos)CoreDebug_DCRSR_REGWnR_PosCoreDebug_DHCSR_C_DEBUGEN_MskCoreDebug_DHCSR_C_DEBUGEN_PosCoreDebug_DHCSR_C_HALT_Msk(1UL << CoreDebug_DHCSR_C_HALT_Pos)CoreDebug_DHCSR_C_HALT_PosCoreDebug_DHCSR_C_STEP_Msk(1UL << CoreDebug_DHCSR_C_STEP_Pos)CoreDebug_DHCSR_C_STEP_PosCoreDebug_DHCSR_C_MASKINTS_Msk(1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)CoreDebug_DHCSR_C_MASKINTS_PosCoreDebug_DHCSR_C_SNAPSTALL_Msk(1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)CoreDebug_DHCSR_C_SNAPSTALL_PosCoreDebug_DHCSR_S_REGRDY_Msk(1UL << CoreDebug_DHCSR_S_REGRDY_Pos)CoreDebug_DHCSR_S_REGRDY_PosCoreDebug_DHCSR_S_HALT_Msk(1UL << CoreDebug_DHCSR_S_HALT_Pos)CoreDebug_DHCSR_S_HALT_PosCoreDebug_DHCSR_S_SLEEP_Msk(1UL << CoreDebug_DHCSR_S_SLEEP_Pos)CoreDebug_DHCSR_S_SLEEP_PosCoreDebug_DHCSR_S_LOCKUP_Msk(1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)CoreDebug_DHCSR_S_LOCKUP_PosCoreDebug_DHCSR_S_RETIRE_ST_Msk(1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)CoreDebug_DHCSR_S_RETIRE_ST_PosCoreDebug_DHCSR_S_RESET_ST_Msk(1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)CoreDebug_DHCSR_S_RESET_ST_Pos25UCoreDebug_DHCSR_DBGKEY_Msk(0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)CoreDebug_DHCSR_DBGKEY_PosFPU_MVFR1_FtZ_mode_Msk(0xFUL )FPU_MVFR1_FtZ_mode_PosFPU_MVFR1_D_NaN_mode_Msk(0xFUL << FPU_MVFR1_D_NaN_mode_Pos)FPU_MVFR1_D_NaN_mode_PosFPU_MVFR1_FP_HPFP_Msk(0xFUL << FPU_MVFR1_FP_HPFP_Pos)FPU_MVFR1_FP_HPFP_PosFPU_MVFR1_FP_fused_MAC_Msk(0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)FPU_MVFR1_FP_fused_MAC_Pos28UFPU_MVFR0_A_SIMD_registers_MskFPU_MVFR0_A_SIMD_registers_Pos(0xFUL << FPU_MVFR0_Single_precision_Pos)FPU_MVFR0_Single_precision_Pos(0xFUL << FPU_MVFR0_Double_precision_Pos)FPU_MVFR0_Double_precision_PosFPU_MVFR0_FP_excep_trapping_Msk(0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)FPU_MVFR0_FP_excep_trapping_PosFPU_MVFR0_Divide_Msk(0xFUL << FPU_MVFR0_Divide_Pos)FPU_MVFR0_Divide_PosFPU_MVFR0_Square_root_Msk(0xFUL << FPU_MVFR0_Square_root_Pos)FPU_MVFR0_Square_root_Pos20UFPU_MVFR0_Short_vectors_Msk(0xFUL << FPU_MVFR0_Short_vectors_Pos)FPU_MVFR0_Short_vectors_PosFPU_MVFR0_FP_rounding_modes_Msk(0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)FPU_MVFR0_FP_rounding_modes_PosFPU_FPDSCR_RMode_Msk(3UL << FPU_FPDSCR_RMode_Pos)FPU_FPDSCR_RMode_Pos22UFPU_FPDSCR_FZ_Msk(1UL << FPU_FPDSCR_FZ_Pos)FPU_FPDSCR_FZ_PosFPU_FPDSCR_DN_Msk(1UL << FPU_FPDSCR_DN_Pos)FPU_FPDSCR_DN_PosFPU_FPDSCR_AHP_Msk(1UL << FPU_FPDSCR_AHP_Pos)FPU_FPDSCR_AHP_Pos26UFPU_FPCAR_ADDRESS_Msk(0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)FPU_FPCAR_ADDRESS_PosFPU_FPCCR_LSPACT_MskFPU_FPCCR_LSPACT_PosFPU_FPCCR_USER_Msk(1UL << FPU_FPCCR_USER_Pos)FPU_FPCCR_USER_PosFPU_FPCCR_THREAD_Msk(1UL << FPU_FPCCR_THREAD_Pos)FPU_FPCCR_THREAD_PosFPU_FPCCR_HFRDY_Msk(1UL << FPU_FPCCR_HFRDY_Pos)FPU_FPCCR_HFRDY_PosFPU_FPCCR_MMRDY_Msk(1UL << FPU_FPCCR_MMRDY_Pos)FPU_FPCCR_MMRDY_PosFPU_FPCCR_BFRDY_Msk(1UL << FPU_FPCCR_BFRDY_Pos)FPU_FPCCR_BFRDY_PosFPU_FPCCR_MONRDY_Msk(1UL << FPU_FPCCR_MONRDY_Pos)FPU_FPCCR_MONRDY_PosFPU_FPCCR_LSPEN_Msk(1UL << FPU_FPCCR_LSPEN_Pos)FPU_FPCCR_LSPEN_Pos30UFPU_FPCCR_ASPEN_Msk(1UL << FPU_FPCCR_ASPEN_Pos)FPU_FPCCR_ASPEN_Pos31UMPU_RASR_ENABLE_MskMPU_RASR_ENABLE_PosMPU_RASR_SIZE_Msk(0x1FUL << MPU_RASR_SIZE_Pos)MPU_RASR_SIZE_PosMPU_RASR_SRD_Msk(0xFFUL << MPU_RASR_SRD_Pos)MPU_RASR_SRD_PosMPU_RASR_B_Msk(1UL << MPU_RASR_B_Pos)MPU_RASR_B_PosMPU_RASR_C_Msk(1UL << MPU_RASR_C_Pos)MPU_RASR_C_PosMPU_RASR_S_Msk(1UL << MPU_RASR_S_Pos)MPU_RASR_S_PosMPU_RASR_TEX_Msk(0x7UL << MPU_RASR_TEX_Pos)MPU_RASR_TEX_PosMPU_RASR_AP_Msk(0x7UL << MPU_RASR_AP_Pos)MPU_RASR_AP_PosMPU_RASR_XN_Msk(1UL << MPU_RASR_XN_Pos)MPU_RASR_XN_PosMPU_RASR_ATTRS_Msk(0xFFFFUL << MPU_RASR_ATTRS_Pos)MPU_RASR_ATTRS_PosMPU_RBAR_REGION_MskMPU_RBAR_REGION_PosMPU_RBAR_VALID_Msk(1UL << MPU_RBAR_VALID_Pos)MPU_RBAR_VALID_PosMPU_RBAR_ADDR_Msk(0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)MPU_RBAR_ADDR_PosMPU_RNR_REGION_Msk(0xFFUL )MPU_RNR_REGION_PosMPU_CTRL_ENABLE_PosMPU_CTRL_HFNMIENA_Msk(1UL << MPU_CTRL_HFNMIENA_Pos)MPU_CTRL_HFNMIENA_PosMPU_CTRL_PRIVDEFENA_Msk(1UL << MPU_CTRL_PRIVDEFENA_Pos)MPU_CTRL_PRIVDEFENA_PosMPU_TYPE_SEPARATE_MskMPU_TYPE_SEPARATE_PosMPU_TYPE_DREGION_Msk(0xFFUL << MPU_TYPE_DREGION_Pos)MPU_TYPE_DREGION_PosMPU_TYPE_IREGION_Msk(0xFFUL << MPU_TYPE_IREGION_Pos)MPU_TYPE_IREGION_PosTPI_DEVTYPE_MajorType_Msk(0xFUL << TPI_DEVTYPE_MajorType_Pos)TPI_DEVTYPE_MajorType_PosTPI_DEVTYPE_SubType_MskTPI_DEVTYPE_SubType_PosTPI_DEVID_NrTraceInput_MskTPI_DEVID_NrTraceInput_PosTPI_DEVID_AsynClkIn_Msk(0x1UL << TPI_DEVID_AsynClkIn_Pos)TPI_DEVID_AsynClkIn_PosTPI_DEVID_MinBufSz_Msk(0x7UL << TPI_DEVID_MinBufSz_Pos)TPI_DEVID_MinBufSz_PosTPI_DEVID_PTINVALID_Msk(0x1UL << TPI_DEVID_PTINVALID_Pos)TPI_DEVID_PTINVALID_PosTPI_DEVID_MANCVALID_Msk(0x1UL << TPI_DEVID_MANCVALID_Pos)TPI_DEVID_MANCVALID_PosTPI_DEVID_NRZVALID_Msk(0x1UL << TPI_DEVID_NRZVALID_Pos)TPI_DEVID_NRZVALID_Pos11UTPI_ITCTRL_Mode_Msk(0x3UL )TPI_ITCTRL_Mode_PosTPI_ITATBCTR0_ATREADY1_Msk(0x1UL )TPI_ITATBCTR0_ATREADY1_PosTPI_ITATBCTR0_ATREADY2_MskTPI_ITATBCTR0_ATREADY2_PosTPI_FIFO1_ITM0_MskTPI_FIFO1_ITM0_PosTPI_FIFO1_ITM1_Msk(0xFFUL << TPI_FIFO1_ITM1_Pos)TPI_FIFO1_ITM1_PosTPI_FIFO1_ITM2_Msk(0xFFUL << TPI_FIFO1_ITM2_Pos)TPI_FIFO1_ITM2_PosTPI_FIFO1_ETM_bytecount_Msk(0x3UL << TPI_FIFO1_ETM_bytecount_Pos)TPI_FIFO1_ETM_bytecount_PosTPI_FIFO1_ETM_ATVALID_Msk(0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)TPI_FIFO1_ETM_ATVALID_PosTPI_FIFO1_ITM_bytecount_Msk(0x3UL << TPI_FIFO1_ITM_bytecount_Pos)TPI_FIFO1_ITM_bytecount_Pos27UTPI_FIFO1_ITM_ATVALID_Msk(0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)TPI_FIFO1_ITM_ATVALID_PosTPI_ITATBCTR2_ATREADY1_MskTPI_ITATBCTR2_ATREADY1_PosTPI_ITATBCTR2_ATREADY2_MskTPI_ITATBCTR2_ATREADY2_PosTPI_FIFO0_ETM0_MskTPI_FIFO0_ETM0_PosTPI_FIFO0_ETM1_Msk(0xFFUL << TPI_FIFO0_ETM1_Pos)TPI_FIFO0_ETM1_PosTPI_FIFO0_ETM2_Msk(0xFFUL << TPI_FIFO0_ETM2_Pos)TPI_FIFO0_ETM2_PosTPI_FIFO0_ETM_bytecount_Msk(0x3UL << TPI_FIFO0_ETM_bytecount_Pos)TPI_FIFO0_ETM_bytecount_PosTPI_FIFO0_ETM_ATVALID_Msk(0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)TPI_FIFO0_ETM_ATVALID_PosTPI_FIFO0_ITM_bytecount_Msk(0x3UL << TPI_FIFO0_ITM_bytecount_Pos)TPI_FIFO0_ITM_bytecount_PosTPI_FIFO0_ITM_ATVALID_Msk(0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)TPI_FIFO0_ITM_ATVALID_PosTPI_TRIGGER_TRIGGER_MskTPI_TRIGGER_TRIGGER_PosTPI_FFCR_EnFCont_Msk(0x1UL << TPI_FFCR_EnFCont_Pos)TPI_FFCR_EnFCont_PosTPI_FFCR_TrigIn_Msk(0x1UL << TPI_FFCR_TrigIn_Pos)TPI_FFCR_TrigIn_PosTPI_FFSR_FlInProg_MskTPI_FFSR_FlInProg_PosTPI_FFSR_FtStopped_Msk(0x1UL << TPI_FFSR_FtStopped_Pos)TPI_FFSR_FtStopped_PosTPI_FFSR_TCPresent_Msk(0x1UL << TPI_FFSR_TCPresent_Pos)TPI_FFSR_TCPresent_PosTPI_FFSR_FtNonStop_Msk(0x1UL << TPI_FFSR_FtNonStop_Pos)TPI_FFSR_FtNonStop_PosTPI_SPPR_TXMODE_MskTPI_SPPR_TXMODE_PosTPI_ACPR_PRESCALER_Msk(0x1FFFUL )TPI_ACPR_PRESCALER_PosDWT_FUNCTION_FUNCTION_MskDWT_FUNCTION_FUNCTION_PosDWT_FUNCTION_EMITRANGE_Msk(0x1UL << DWT_FUNCTION_EMITRANGE_Pos)DWT_FUNCTION_EMITRANGE_PosDWT_FUNCTION_CYCMATCH_Msk(0x1UL << DWT_FUNCTION_CYCMATCH_Pos)DWT_FUNCTION_CYCMATCH_PosDWT_FUNCTION_DATAVMATCH_Msk(0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)DWT_FUNCTION_DATAVMATCH_PosDWT_FUNCTION_LNK1ENA_Msk(0x1UL << DWT_FUNCTION_LNK1ENA_Pos)DWT_FUNCTION_LNK1ENA_PosDWT_FUNCTION_DATAVSIZE_Msk(0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)DWT_FUNCTION_DATAVSIZE_PosDWT_FUNCTION_DATAVADDR0_Msk(0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)DWT_FUNCTION_DATAVADDR0_PosDWT_FUNCTION_DATAVADDR1_Msk(0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)DWT_FUNCTION_DATAVADDR1_PosDWT_FUNCTION_MATCHED_Msk(0x1UL << DWT_FUNCTION_MATCHED_Pos)DWT_FUNCTION_MATCHED_PosDWT_MASK_MASK_MskDWT_MASK_MASK_PosDWT_FOLDCNT_FOLDCNT_MskDWT_FOLDCNT_FOLDCNT_PosDWT_LSUCNT_LSUCNT_MskDWT_LSUCNT_LSUCNT_PosDWT_SLEEPCNT_SLEEPCNT_MskDWT_SLEEPCNT_SLEEPCNT_PosDWT_EXCCNT_EXCCNT_MskDWT_EXCCNT_EXCCNT_PosDWT_CPICNT_CPICNT_MskDWT_CPICNT_CPICNT_PosDWT_CTRL_CYCCNTENA_MskDWT_CTRL_CYCCNTENA_PosDWT_CTRL_POSTPRESET_Msk(0xFUL << DWT_CTRL_POSTPRESET_Pos)DWT_CTRL_POSTPRESET_PosDWT_CTRL_POSTINIT_Msk(0xFUL << DWT_CTRL_POSTINIT_Pos)DWT_CTRL_POSTINIT_PosDWT_CTRL_CYCTAP_Msk(0x1UL << DWT_CTRL_CYCTAP_Pos)DWT_CTRL_CYCTAP_PosDWT_CTRL_SYNCTAP_Msk(0x3UL << DWT_CTRL_SYNCTAP_Pos)DWT_CTRL_SYNCTAP_PosDWT_CTRL_PCSAMPLENA_Msk(0x1UL << DWT_CTRL_PCSAMPLENA_Pos)DWT_CTRL_PCSAMPLENA_PosDWT_CTRL_EXCTRCENA_Msk(0x1UL << DWT_CTRL_EXCTRCENA_Pos)DWT_CTRL_EXCTRCENA_PosDWT_CTRL_CPIEVTENA_Msk(0x1UL << DWT_CTRL_CPIEVTENA_Pos)DWT_CTRL_CPIEVTENA_PosDWT_CTRL_EXCEVTENA_Msk(0x1UL << DWT_CTRL_EXCEVTENA_Pos)DWT_CTRL_EXCEVTENA_PosDWT_CTRL_SLEEPEVTENA_Msk(0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)DWT_CTRL_SLEEPEVTENA_PosDWT_CTRL_LSUEVTENA_Msk(0x1UL << DWT_CTRL_LSUEVTENA_Pos)DWT_CTRL_LSUEVTENA_PosDWT_CTRL_FOLDEVTENA_Msk(0x1UL << DWT_CTRL_FOLDEVTENA_Pos)DWT_CTRL_FOLDEVTENA_Pos21UDWT_CTRL_CYCEVTENA_Msk(0x1UL << DWT_CTRL_CYCEVTENA_Pos)DWT_CTRL_CYCEVTENA_PosDWT_CTRL_NOPRFCNT_Msk(0x1UL << DWT_CTRL_NOPRFCNT_Pos)DWT_CTRL_NOPRFCNT_PosDWT_CTRL_NOCYCCNT_Msk(0x1UL << DWT_CTRL_NOCYCCNT_Pos)DWT_CTRL_NOCYCCNT_PosDWT_CTRL_NOEXTTRIG_Msk(0x1UL << DWT_CTRL_NOEXTTRIG_Pos)DWT_CTRL_NOEXTTRIG_PosDWT_CTRL_NOTRCPKT_Msk(0x1UL << DWT_CTRL_NOTRCPKT_Pos)DWT_CTRL_NOTRCPKT_PosDWT_CTRL_NUMCOMP_Msk(0xFUL << DWT_CTRL_NUMCOMP_Pos)DWT_CTRL_NUMCOMP_PosITM_LSR_Present_MskITM_LSR_Present_PosITM_LSR_Access_Msk(1UL << ITM_LSR_Access_Pos)ITM_LSR_Access_PosITM_LSR_ByteAcc_Msk(1UL << ITM_LSR_ByteAcc_Pos)ITM_LSR_ByteAcc_PosITM_IMCR_INTEGRATION_MskITM_IMCR_INTEGRATION_PosITM_IRR_ATREADYM_MskITM_IRR_ATREADYM_PosITM_IWR_ATVALIDM_MskITM_IWR_ATVALIDM_PosITM_TCR_ITMENA_PosITM_TCR_TSENA_Msk(1UL << ITM_TCR_TSENA_Pos)ITM_TCR_TSENA_PosITM_TCR_SYNCENA_Msk(1UL << ITM_TCR_SYNCENA_Pos)ITM_TCR_SYNCENA_PosITM_TCR_DWTENA_Msk(1UL << ITM_TCR_DWTENA_Pos)ITM_TCR_DWTENA_PosITM_TCR_SWOENA_Msk(1UL << ITM_TCR_SWOENA_Pos)ITM_TCR_SWOENA_PosITM_TCR_TSPrescale_Msk(3UL << ITM_TCR_TSPrescale_Pos)ITM_TCR_TSPrescale_PosITM_TCR_GTSFREQ_Msk(3UL << ITM_TCR_GTSFREQ_Pos)ITM_TCR_GTSFREQ_PosITM_TCR_TraceBusID_Msk(0x7FUL << ITM_TCR_TraceBusID_Pos)ITM_TCR_TraceBusID_PosITM_TCR_BUSY_Msk(1UL << ITM_TCR_BUSY_Pos)ITM_TCR_BUSY_Pos23UITM_TPR_PRIVMASK_Msk(0xFFFFFFFFUL )ITM_TPR_PRIVMASK_PosSysTick_CALIB_TENMS_Msk(0xFFFFFFUL )SysTick_CALIB_TENMS_PosSysTick_CALIB_SKEW_Msk(1UL << SysTick_CALIB_SKEW_Pos)SysTick_CALIB_SKEW_PosSysTick_CALIB_NOREF_Msk(1UL << SysTick_CALIB_NOREF_Pos)SysTick_CALIB_NOREF_PosSysTick_VAL_CURRENT_MskSysTick_VAL_CURRENT_PosSysTick_LOAD_RELOAD_PosSysTick_CTRL_ENABLE_Pos(1UL << SysTick_CTRL_TICKINT_Pos)SysTick_CTRL_TICKINT_Pos(1UL << SysTick_CTRL_CLKSOURCE_Pos)SysTick_CTRL_CLKSOURCE_PosSysTick_CTRL_COUNTFLAG_Msk(1UL << SysTick_CTRL_COUNTFLAG_Pos)SysTick_CTRL_COUNTFLAG_PosSCnSCB_ACTLR_DISMCYCINT_MskSCnSCB_ACTLR_DISMCYCINT_PosSCnSCB_ACTLR_DISFOLD_Msk(1UL << SCnSCB_ACTLR_DISFOLD_Pos)SCnSCB_ACTLR_DISFOLD_PosSCnSCB_ACTLR_FPEXCODIS_Msk(1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)SCnSCB_ACTLR_FPEXCODIS_PosSCnSCB_ACTLR_DISRAMODE_Msk(1UL << SCnSCB_ACTLR_DISRAMODE_Pos)SCnSCB_ACTLR_DISRAMODE_PosSCnSCB_ACTLR_DISITMATBFLUSH_Msk(1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)SCnSCB_ACTLR_DISITMATBFLUSH_PosSCnSCB_ICTR_INTLINESNUM_MskSCnSCB_ICTR_INTLINESNUM_PosSCB_ABFSR_ITCM_MskSCB_ABFSR_ITCM_PosSCB_ABFSR_DTCM_Msk(1UL << SCB_ABFSR_DTCM_Pos)SCB_ABFSR_DTCM_PosSCB_ABFSR_AHBP_Msk(1UL << SCB_ABFSR_AHBP_Pos)SCB_ABFSR_AHBP_PosSCB_ABFSR_AXIM_Msk(1UL << SCB_ABFSR_AXIM_Pos)SCB_ABFSR_AXIM_PosSCB_ABFSR_EPPB_Msk(1UL << SCB_ABFSR_EPPB_Pos)SCB_ABFSR_EPPB_PosSCB_ABFSR_AXIMTYPE_Msk(3UL << SCB_ABFSR_AXIMTYPE_Pos)SCB_ABFSR_AXIMTYPE_PosSCB_AHBSCR_CTL_Msk(3UL )SCB_AHBSCR_CTL_PosSCB_AHBSCR_TPRI_Msk(0x1FFUL << SCB_AHBPCR_TPRI_Pos)SCB_AHBSCR_TPRI_PosSCB_AHBSCR_INITCOUNT_Msk(0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)SCB_AHBSCR_INITCOUNT_PosSCB_CACR_SIWT_MskSCB_CACR_SIWT_PosSCB_CACR_ECCEN_Msk(1UL << SCB_CACR_ECCEN_Pos)SCB_CACR_ECCEN_PosSCB_CACR_FORCEWT_Msk(1UL << SCB_CACR_FORCEWT_Pos)SCB_CACR_FORCEWT_PosSCB_AHBPCR_EN_MskSCB_AHBPCR_EN_PosSCB_AHBPCR_SZ_Msk(7UL << SCB_AHBPCR_SZ_Pos)SCB_AHBPCR_SZ_PosSCB_DTCMCR_EN_MskSCB_DTCMCR_EN_PosSCB_DTCMCR_RMW_Msk(1UL << SCB_DTCMCR_RMW_Pos)SCB_DTCMCR_RMW_PosSCB_DTCMCR_RETEN_Msk(1UL << SCB_DTCMCR_RETEN_Pos)SCB_DTCMCR_RETEN_PosSCB_DTCMCR_SZ_Msk(0xFUL << SCB_DTCMCR_SZ_Pos)SCB_DTCMCR_SZ_PosSCB_ITCMCR_EN_MskSCB_ITCMCR_EN_PosSCB_ITCMCR_RMW_Msk(1UL << SCB_ITCMCR_RMW_Pos)SCB_ITCMCR_RMW_PosSCB_ITCMCR_RETEN_Msk(1UL << SCB_ITCMCR_RETEN_Pos)SCB_ITCMCR_RETEN_PosSCB_ITCMCR_SZ_Msk(0xFUL << SCB_ITCMCR_SZ_Pos)SCB_ITCMCR_SZ_Pos(0x1FFUL << SCB_DCCISW_SET_Pos)(3UL << SCB_DCCISW_WAY_Pos)(0x1FFUL << SCB_DCCSW_SET_Pos)(3UL << SCB_DCCSW_WAY_Pos)(0x1FFUL << SCB_DCISW_SET_Pos)(3UL << SCB_DCISW_WAY_Pos)SCB_STIR_INTID_Msk(0x1FFUL )SCB_STIR_INTID_PosSCB_CSSELR_IND_MskSCB_CSSELR_IND_PosSCB_CSSELR_LEVEL_Msk(7UL << SCB_CSSELR_LEVEL_Pos)SCB_CSSELR_LEVEL_PosSCB_CCSIDR_LINESIZE_Msk(7UL )SCB_CCSIDR_LINESIZE_PosSCB_CCSIDR_ASSOCIATIVITY_Msk(0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)SCB_CCSIDR_ASSOCIATIVITY_PosSCB_CCSIDR_NUMSETS_Msk(0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)SCB_CCSIDR_NUMSETS_Pos13USCB_CCSIDR_WA_Msk(1UL << SCB_CCSIDR_WA_Pos)SCB_CCSIDR_WA_PosSCB_CCSIDR_RA_Msk(1UL << SCB_CCSIDR_RA_Pos)SCB_CCSIDR_RA_PosSCB_CCSIDR_WB_Msk(1UL << SCB_CCSIDR_WB_Pos)SCB_CCSIDR_WB_PosSCB_CCSIDR_WT_Msk(1UL << SCB_CCSIDR_WT_Pos)SCB_CCSIDR_WT_PosSCB_CTR_IMINLINE_MskSCB_CTR_IMINLINE_PosSCB_CTR_DMINLINE_Msk(0xFUL << SCB_CTR_DMINLINE_Pos)SCB_CTR_DMINLINE_PosSCB_CTR_ERG_Msk(0xFUL << SCB_CTR_ERG_Pos)SCB_CTR_ERG_PosSCB_CTR_CWG_Msk(0xFUL << SCB_CTR_CWG_Pos)SCB_CTR_CWG_PosSCB_CTR_FORMAT_Msk(7UL << SCB_CTR_FORMAT_Pos)SCB_CTR_FORMAT_PosSCB_CLIDR_LOC_Msk(7UL << SCB_CLIDR_LOC_Pos)SCB_CLIDR_LOC_PosSCB_CLIDR_LOUU_Msk(7UL << SCB_CLIDR_LOUU_Pos)SCB_CLIDR_LOUU_PosSCB_DFSR_HALTED_MskSCB_DFSR_HALTED_PosSCB_DFSR_BKPT_Msk(1UL << SCB_DFSR_BKPT_Pos)SCB_DFSR_BKPT_PosSCB_DFSR_DWTTRAP_Msk(1UL << SCB_DFSR_DWTTRAP_Pos)SCB_DFSR_DWTTRAP_PosSCB_DFSR_VCATCH_Msk(1UL << SCB_DFSR_VCATCH_Pos)SCB_DFSR_VCATCH_PosSCB_DFSR_EXTERNAL_Msk(1UL << SCB_DFSR_EXTERNAL_Pos)SCB_DFSR_EXTERNAL_PosSCB_HFSR_VECTTBL_Msk(1UL << SCB_HFSR_VECTTBL_Pos)SCB_HFSR_VECTTBL_PosSCB_HFSR_FORCED_Msk(1UL << SCB_HFSR_FORCED_Pos)SCB_HFSR_FORCED_PosSCB_HFSR_DEBUGEVT_Msk(1UL << SCB_HFSR_DEBUGEVT_Pos)SCB_HFSR_DEBUGEVT_PosSCB_CFSR_UNDEFINSTR_Msk(1UL << SCB_CFSR_UNDEFINSTR_Pos)SCB_CFSR_UNDEFINSTR_Pos(SCB_CFSR_USGFAULTSR_Pos + 0U)SCB_CFSR_INVSTATE_Msk(1UL << SCB_CFSR_INVSTATE_Pos)SCB_CFSR_INVSTATE_Pos(SCB_CFSR_USGFAULTSR_Pos + 1U)SCB_CFSR_INVPC_Msk(1UL << SCB_CFSR_INVPC_Pos)SCB_CFSR_INVPC_Pos(SCB_CFSR_USGFAULTSR_Pos + 2U)SCB_CFSR_NOCP_Msk(1UL << SCB_CFSR_NOCP_Pos)SCB_CFSR_NOCP_Pos(SCB_CFSR_USGFAULTSR_Pos + 3U)SCB_CFSR_UNALIGNED_Msk(1UL << SCB_CFSR_UNALIGNED_Pos)SCB_CFSR_UNALIGNED_Pos(SCB_CFSR_USGFAULTSR_Pos + 8U)SCB_CFSR_DIVBYZERO_Msk(1UL << SCB_CFSR_DIVBYZERO_Pos)SCB_CFSR_DIVBYZERO_Pos(SCB_CFSR_USGFAULTSR_Pos + 9U)SCB_CFSR_IBUSERR_Msk(1UL << SCB_CFSR_IBUSERR_Pos)SCB_CFSR_IBUSERR_Pos(SCB_CFSR_BUSFAULTSR_Pos + 0U)SCB_CFSR_PRECISERR_Msk(1UL << SCB_CFSR_PRECISERR_Pos)SCB_CFSR_PRECISERR_Pos(SCB_CFSR_BUSFAULTSR_Pos + 1U)SCB_CFSR_IMPRECISERR_Msk(1UL << SCB_CFSR_IMPRECISERR_Pos)SCB_CFSR_IMPRECISERR_Pos(SCB_CFSR_BUSFAULTSR_Pos + 2U)SCB_CFSR_UNSTKERR_Msk(1UL << SCB_CFSR_UNSTKERR_Pos)SCB_CFSR_UNSTKERR_Pos(SCB_CFSR_BUSFAULTSR_Pos + 3U)SCB_CFSR_STKERR_Msk(1UL << SCB_CFSR_STKERR_Pos)SCB_CFSR_STKERR_Pos(SCB_CFSR_BUSFAULTSR_Pos + 4U)SCB_CFSR_LSPERR_Msk(1UL << SCB_CFSR_LSPERR_Pos)SCB_CFSR_LSPERR_Pos(SCB_CFSR_BUSFAULTSR_Pos + 5U)SCB_CFSR_BFARVALID_Msk(1UL << SCB_CFSR_BFARVALID_Pos)SCB_CFSR_BFARVALID_Pos(SCB_CFSR_BUSFAULTSR_Pos + 7U)SCB_CFSR_IACCVIOL_MskSCB_CFSR_IACCVIOL_Pos(SCB_SHCSR_MEMFAULTACT_Pos + 0U)SCB_CFSR_DACCVIOL_Msk(1UL << SCB_CFSR_DACCVIOL_Pos)SCB_CFSR_DACCVIOL_Pos(SCB_SHCSR_MEMFAULTACT_Pos + 1U)SCB_CFSR_MUNSTKERR_Msk(1UL << SCB_CFSR_MUNSTKERR_Pos)SCB_CFSR_MUNSTKERR_Pos(SCB_SHCSR_MEMFAULTACT_Pos + 3U)SCB_CFSR_MSTKERR_Msk(1UL << SCB_CFSR_MSTKERR_Pos)SCB_CFSR_MSTKERR_Pos(SCB_SHCSR_MEMFAULTACT_Pos + 4U)SCB_CFSR_MLSPERR_Msk(1UL << SCB_CFSR_MLSPERR_Pos)SCB_CFSR_MLSPERR_Pos(SCB_SHCSR_MEMFAULTACT_Pos + 5U)SCB_CFSR_MMARVALID_Msk(1UL << SCB_CFSR_MMARVALID_Pos)SCB_CFSR_MMARVALID_Pos(SCB_SHCSR_MEMFAULTACT_Pos + 7U)SCB_CFSR_MEMFAULTSR_MskSCB_CFSR_MEMFAULTSR_PosSCB_CFSR_BUSFAULTSR_Msk(0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)SCB_CFSR_BUSFAULTSR_PosSCB_CFSR_USGFAULTSR_Msk(0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)SCB_CFSR_USGFAULTSR_PosSCB_SHCSR_MEMFAULTACT_MskSCB_SHCSR_MEMFAULTACT_PosSCB_SHCSR_BUSFAULTACT_Msk(1UL << SCB_SHCSR_BUSFAULTACT_Pos)SCB_SHCSR_BUSFAULTACT_PosSCB_SHCSR_USGFAULTACT_Msk(1UL << SCB_SHCSR_USGFAULTACT_Pos)SCB_SHCSR_USGFAULTACT_PosSCB_SHCSR_SVCALLACT_Msk(1UL << SCB_SHCSR_SVCALLACT_Pos)SCB_SHCSR_SVCALLACT_PosSCB_SHCSR_MONITORACT_Msk(1UL << SCB_SHCSR_MONITORACT_Pos)SCB_SHCSR_MONITORACT_PosSCB_SHCSR_PENDSVACT_Msk(1UL << SCB_SHCSR_PENDSVACT_Pos)SCB_SHCSR_PENDSVACT_PosSCB_SHCSR_SYSTICKACT_Msk(1UL << SCB_SHCSR_SYSTICKACT_Pos)SCB_SHCSR_SYSTICKACT_PosSCB_SHCSR_USGFAULTPENDED_Msk(1UL << SCB_SHCSR_USGFAULTPENDED_Pos)SCB_SHCSR_USGFAULTPENDED_PosSCB_SHCSR_MEMFAULTPENDED_Msk(1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)SCB_SHCSR_MEMFAULTPENDED_PosSCB_SHCSR_BUSFAULTPENDED_Msk(1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)SCB_SHCSR_BUSFAULTPENDED_Pos14USCB_SHCSR_SVCALLPENDED_Msk(1UL << SCB_SHCSR_SVCALLPENDED_Pos)SCB_SHCSR_SVCALLPENDED_Pos(1UL << SCB_SHCSR_MEMFAULTENA_Pos)SCB_SHCSR_MEMFAULTENA_PosSCB_SHCSR_BUSFAULTENA_Msk(1UL << SCB_SHCSR_BUSFAULTENA_Pos)SCB_SHCSR_BUSFAULTENA_PosSCB_SHCSR_USGFAULTENA_Msk(1UL << SCB_SHCSR_USGFAULTENA_Pos)SCB_SHCSR_USGFAULTENA_PosSCB_CCR_NONBASETHRDENA_MskSCB_CCR_NONBASETHRDENA_PosSCB_CCR_USERSETMPEND_Msk(1UL << SCB_CCR_USERSETMPEND_Pos)SCB_CCR_USERSETMPEND_PosSCB_CCR_UNALIGN_TRP_Msk(1UL << SCB_CCR_UNALIGN_TRP_Pos)SCB_CCR_UNALIGN_TRP_PosSCB_CCR_DIV_0_TRP_Msk(1UL << SCB_CCR_DIV_0_TRP_Pos)SCB_CCR_DIV_0_TRP_PosSCB_CCR_BFHFNMIGN_Msk(1UL << SCB_CCR_BFHFNMIGN_Pos)SCB_CCR_BFHFNMIGN_PosSCB_CCR_STKALIGN_Msk(1UL << SCB_CCR_STKALIGN_Pos)SCB_CCR_STKALIGN_PosSCB_CCR_DC_Msk(1UL << SCB_CCR_DC_Pos)SCB_CCR_DC_PosSCB_CCR_IC_Msk(1UL << SCB_CCR_IC_Pos)SCB_CCR_IC_PosSCB_CCR_BP_Msk(1UL << SCB_CCR_BP_Pos)SCB_CCR_BP_PosSCB_SCR_SLEEPONEXIT_Msk(1UL << SCB_SCR_SLEEPONEXIT_Pos)SCB_SCR_SLEEPONEXIT_PosSCB_SCR_SLEEPDEEP_Msk(1UL << SCB_SCR_SLEEPDEEP_Pos)SCB_SCR_SLEEPDEEP_PosSCB_SCR_SEVONPEND_Msk(1UL << SCB_SCR_SEVONPEND_Pos)SCB_SCR_SEVONPEND_PosSCB_AIRCR_VECTRESET_MskSCB_AIRCR_VECTRESET_PosSCB_AIRCR_VECTCLRACTIVE_Msk(1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)SCB_AIRCR_VECTCLRACTIVE_Pos(1UL << SCB_AIRCR_SYSRESETREQ_Pos)SCB_AIRCR_SYSRESETREQ_Pos(7UL << SCB_AIRCR_PRIGROUP_Pos)SCB_AIRCR_ENDIANESS_Msk(1UL << SCB_AIRCR_ENDIANESS_Pos)SCB_AIRCR_ENDIANESS_PosSCB_AIRCR_VECTKEYSTAT_Msk(0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)SCB_AIRCR_VECTKEYSTAT_Pos(0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)SCB_VTOR_TBLOFF_Msk(0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)SCB_VTOR_TBLOFF_PosSCB_ICSR_VECTACTIVE_MskSCB_ICSR_VECTACTIVE_PosSCB_ICSR_RETTOBASE_Msk(1UL << SCB_ICSR_RETTOBASE_Pos)SCB_ICSR_RETTOBASE_PosSCB_ICSR_VECTPENDING_Msk(0x1FFUL << SCB_ICSR_VECTPENDING_Pos)SCB_ICSR_VECTPENDING_PosSCB_ICSR_ISRPENDING_Msk(1UL << SCB_ICSR_ISRPENDING_Pos)SCB_ICSR_ISRPENDING_PosSCB_ICSR_ISRPREEMPT_Msk(1UL << SCB_ICSR_ISRPREEMPT_Pos)SCB_ICSR_ISRPREEMPT_PosSCB_ICSR_PENDSTCLR_Msk(1UL << SCB_ICSR_PENDSTCLR_Pos)SCB_ICSR_PENDSTCLR_PosSCB_ICSR_PENDSTSET_Msk(1UL << SCB_ICSR_PENDSTSET_Pos)SCB_ICSR_PENDSTSET_PosSCB_ICSR_PENDSVCLR_Msk(1UL << SCB_ICSR_PENDSVCLR_Pos)SCB_ICSR_PENDSVCLR_PosSCB_ICSR_PENDSVSET_Msk(1UL << SCB_ICSR_PENDSVSET_Pos)SCB_ICSR_PENDSVSET_PosSCB_ICSR_NMIPENDSET_Msk(1UL << SCB_ICSR_NMIPENDSET_Pos)SCB_ICSR_NMIPENDSET_PosSCB_CPUID_REVISION_MskSCB_CPUID_REVISION_PosSCB_CPUID_PARTNO_Msk(0xFFFUL << SCB_CPUID_PARTNO_Pos)SCB_CPUID_PARTNO_PosSCB_CPUID_ARCHITECTURE_Msk(0xFUL << SCB_CPUID_ARCHITECTURE_Pos)SCB_CPUID_ARCHITECTURE_PosSCB_CPUID_VARIANT_Msk(0xFUL << SCB_CPUID_VARIANT_Pos)SCB_CPUID_VARIANT_PosSCB_CPUID_IMPLEMENTER_Msk(0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)SCB_CPUID_IMPLEMENTER_PosNVIC_STIR_INTID_MskNVIC_STIR_INTID_PosCONTROL_nPRIV_MskCONTROL_nPRIV_PosCONTROL_SPSEL_Msk(1UL << CONTROL_SPSEL_Pos)CONTROL_SPSEL_PosCONTROL_FPCA_Msk(1UL << CONTROL_FPCA_Pos)CONTROL_FPCA_PosxPSR_ISR_MskxPSR_ISR_PosxPSR_ICI_IT_1_Msk(0x3FUL << xPSR_ICI_IT_1_Pos)xPSR_ICI_IT_1_PosxPSR_GE_Msk(0xFUL << xPSR_GE_Pos)xPSR_GE_PosxPSR_T_Msk(1UL << xPSR_T_Pos)xPSR_T_PosxPSR_ICI_IT_2_Msk(3UL << xPSR_ICI_IT_2_Pos)xPSR_ICI_IT_2_PosxPSR_Q_Msk(1UL << xPSR_Q_Pos)xPSR_Q_PosxPSR_V_Msk(1UL << xPSR_V_Pos)xPSR_V_PosxPSR_C_Msk(1UL << xPSR_C_Pos)xPSR_C_PosxPSR_Z_Msk(1UL << xPSR_Z_Pos)xPSR_Z_PosxPSR_N_Msk(1UL << xPSR_N_Pos)xPSR_N_PosIPSR_ISR_MskIPSR_ISR_PosAPSR_GE_Msk(0xFUL << APSR_GE_Pos)APSR_GE_PosAPSR_Q_Msk(1UL << APSR_Q_Pos)APSR_Q_PosAPSR_V_Msk(1UL << APSR_V_Pos)APSR_V_PosAPSR_C_Msk(1UL << APSR_C_Pos)APSR_C_PosAPSR_Z_Msk(1UL << APSR_Z_Pos)APSR_Z_PosAPSR_N_Msk(1UL << APSR_N_Pos)APSR_N_Pos__IOM__OM__IMvolatile const__IO__O__I__CORE_CM7_H_DEPENDANT__FPU_USED__CORTEX_M(7U)__CM7_CMSIS_VERSION((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB )__CM7_CMSIS_VERSION_SUB( __CM_CMSIS_VERSION_SUB)__CM7_CMSIS_VERSION_MAIN(__CM_CMSIS_VERSION_MAIN)__CORE_CM7_H_GENERICdefined __TARGET_FPU_VFPdefined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)defined __ARM_PCS_VFPdefined (__VFP_FP__) && !defined(__SOFTFP__)defined __ARMVFP__defined __TI_VFP_SUPPORT__defined __FPU_VFP__( __CSMC__ & 0x400U)__CMSIS_GENERICdefined __CHECK_DEVICE_DEFINES__CM7_REV__FPU_PRESENT__MPU_PRESENT__ICACHE_PRESENT__DCACHE_PRESENT__DTCM_PRESENT__Vendor_SysTickConfigdefined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)CMSIS_NVIC_VIRTUALCMSIS_NVIC_VIRTUAL_HEADER_FILECMSIS_VECTAB_VIRTUALCMSIS_VECTAB_VIRTUAL_HEADER_FILEdefined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)/* __CMSIS_GENERIC *//* __CORE_CM7_H_DEPENDANT *//*@} end of CMSIS_core_DebugFunctions *//*    character available *//* no character available *//**
  \brief   ITM Check Character
  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
  \return          0  No character available.
  \return          1  Character available.
 *//* ready for next character *//**
  \brief   ITM Receive Character
  \details Inputs a character via the external variable \ref ITM_RxBuffer.
  \return             Received character.
  \return         -1  No character pending.
 *//* ITM Port #0 enabled *//* ITM enabled *//**
  \brief   ITM Send Character
  \details Transmits a character via the ITM channel 0, and
           \li Just returns when no debugger is connected that has booked the output.
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 *//*!< Value identifying \ref ITM_RxBuffer is ready for next character. *//*!< External variable to receive characters. *//**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_core_DebugFunctions ITM Functions
  \brief    Functions that access the ITM debug interface.
  @{
 *//* ##################################### Debug In/Output function ########################################### *//*@} end of CMSIS_Core_SysTickFunctions *//* Function successful *//* Enable SysTick IRQ and SysTick Timer *//* Load the SysTick Counter Value *//* set Priority for Systick Interrupt *//* set reload register *//* Reload value impossible *//**
  \brief   System Tick Configuration
  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
           Counter is in free running mode to generate periodic interrupts.
  \param [in]  ticks  Number of ticks between two interrupts.
  \return          0  Function succeeded.
  \return          1  Function failed.
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 *//**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
  \brief    Functions that configure the System.
  @{
 *//* ##################################    SysTick function  ############################################ *//*@} end of CMSIS_Core_CacheFunctions *//* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) *//**
  \brief   D-Cache Clean and Invalidate by address
  \details Cleans and invalidates D_Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*//**
  \brief   D-Cache Clean by address
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*//**
  \brief   D-Cache Invalidate by address
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*//* clean & invalidate D-Cache *//* Level 1 data cache *//*(0U << 1U) | 0U;*//**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  *//* clean D-Cache *//**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  *//* invalidate D-Cache *//**
  \brief   Invalidate D-Cache
  \details Invalidates D-Cache
  *//* disable D-Cache *//**
  \brief   Disable D-Cache
  \details Turns off D-Cache
  *//* enable D-Cache *//**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  *//**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  *//* invalidate I-Cache *//* disable I-Cache *//**
  \brief   Disable I-Cache
  \details Turns off I-Cache
  *//* enable I-Cache *//**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  *//* Cache Size ID Register Macros *//**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_CacheFunctions Cache Functions
  \brief    Functions that configure Instruction and Data cache.
  @{
 *//* ##########################  Cache functions  #################################### *//*@} end of CMSIS_Core_FpuFunctions *//* No FPU *//* Single precision FPU *//* Double + Single precision FPU *//**
  \brief   get FPU type
  \details returns the FPU type
  \returns
   - \b  0: No FPU
   - \b  1: Single precision FPU
   - \b  2: Double + Single precision FPU
 *//**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_FpuFunctions FPU Functions
  \brief    Function that provides FPU type.
  @{
 *//* ##########################  FPU functions  #################################### *//* ##########################  MPU functions  #################################### *//*@} end of CMSIS_Core_NVICFunctions *//* wait until reset *//* Ensure completion of memory access *//* Keep priority group unchanged *//* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset *//**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 *//**
  \brief   Get Interrupt Vector
  \details Reads an interrupt vector from interrupt vector table.
           The interrupt number can be positive to specify a device specific interrupt,
           or negative to specify a processor exception.
  \param [in]   IRQn      Interrupt number.
  \return                 Address of interrupt handler function
 *//**
  \brief   Set Interrupt Vector
  \details Sets an interrupt vector in SRAM based interrupt vector table.
           The interrupt number can be positive to specify a device specific interrupt,
           or negative to specify a processor exception.
           VTOR must been relocated to SRAM before.
  \param [in]   IRQn      Interrupt number
  \param [in]   vector    Address of interrupt handler function
 *//* only values 0..7 are used          *//**
  \brief   Decode Priority
  \details Decodes an interrupt priority value with a given priority group to
           preemptive priority value and subpriority value.
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 *//**
  \brief   Encode Priority
  \details Encodes the priority for an interrupt with the given priority group,
           preemptive priority value, and subpriority value.
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]     PriorityGroup  Used priority group.
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 *//**
  \brief   Get Interrupt Priority
  \details Reads the priority of a device specific interrupt or a processor exception.
           The interrupt number can be positive to specify a device specific interrupt,
           or negative to specify a processor exception.
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 *//**
  \brief   Set Interrupt Priority
  \details Sets the priority of a device specific interrupt or a processor exception.
           The interrupt number can be positive to specify a device specific interrupt,
           or negative to specify a processor exception.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 *//**
  \brief   Get Active Interrupt
  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
  \param [in]      IRQn  Device specific interrupt number.
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 *//**
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 *//**
  \brief   Set Pending Interrupt
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 *//**
  \brief   Get Pending Interrupt
  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
  \param [in]      IRQn  Device specific interrupt number.
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 *//**
  \brief   Disable Interrupt
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 *//**
  \brief   Get Interrupt Enable status
  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \return             0  Interrupt is not enabled.
  \return             1  Interrupt is enabled.
  \note    IRQn must not be negative.
 *//**
  \brief   Enable Interrupt
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 *//**
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 *//* Insert write key and priority group *//* clear bits to change               *//* read old register configuration    *//**
  \brief   Set Priority Grouping
  \details Sets the priority grouping field using the required unlock sequence.
           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
           Only values from 0..7 are used.
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 *//* return to Thread mode, uses PSP after return, restore floating-point state  *//* return to Thread mode, uses MSP after return, restore floating-point state  *//* return to Handler mode, uses MSP after return, restore floating-point state *//* return to Thread mode, uses PSP after return                                *//* return to Thread mode, uses MSP after return                                *//* return to Handler mode, uses MSP after return                               *//* The following EXC_RETURN values are saved the LR on exception entry *//* (CMSIS_VECTAB_VIRTUAL) *//* CMSIS_NVIC_VIRTUAL *//**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
  \brief    Functions that manage interrupts and exceptions via the NVIC.
  @{
 *//* ##########################   NVIC functions  #################################### *//**
  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
*//*******************************************************************************
 *                Hardware Abstraction Layer
  Core Function Interface contains:
  - Core NVIC Functions
  - Core SysTick Functions
  - Core Debug Functions
  - Core Register Access Functions
 ******************************************************************************//*@} *//*!< Floating Point Unit *//*!< Memory Protection Unit *//*!< Core Debug configuration struct *//*!< TPI configuration struct *//*!< DWT configuration struct *//*!< ITM configuration struct *//*!< NVIC configuration struct *//*!< SysTick configuration struct *//*!< SCB configuration struct *//*!< System control Register not in SCB *//*!< System Control Block Base Address *//*!< NVIC Base Address *//*!< SysTick Base Address *//*!< Core Debug Base Address *//*!< TPI Base Address *//*!< DWT Base Address *//*!< ITM Base Address *//*!< System Control Space Base Address *//* Memory mapping of Core Hardware *//**
  \ingroup    CMSIS_core_register
  \defgroup   CMSIS_core_base     Core Definitions
  \brief      Definitions for base addresses, unions, and structures.
  @{
 *//*@} end of group CMSIS_core_bitfield *//**
  \brief     Mask and shift a register value to extract a bit filed value.
  \param[in] field  Name of the register bit field.
  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
  \return           Masked and shifted bit field value.
*//**
  \brief   Mask and shift a bit field value for use in a register bit range.
  \param[in] field  Name of the register bit field.
  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
  \return           Masked and shifted value.
*//**
  \ingroup    CMSIS_core_register
  \defgroup   CMSIS_core_bitfield     Core register bit field macros
  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
  @{
 *//*@} end of group CMSIS_CoreDebug *//*!< CoreDebug DEMCR: VC_CORERESET Mask *//*<< CoreDebug_DEMCR_VC_CORERESET_Pos*//*!< CoreDebug DEMCR: VC_CORERESET Position *//*!< CoreDebug DEMCR: VC_MMERR Mask *//*!< CoreDebug DEMCR: VC_MMERR Position *//*!< CoreDebug DEMCR: VC_NOCPERR Mask *//*!< CoreDebug DEMCR: VC_NOCPERR Position *//*!< CoreDebug DEMCR: VC_CHKERR Mask *//*!< CoreDebug DEMCR: VC_CHKERR Position *//*!< CoreDebug DEMCR: VC_STATERR Mask *//*!< CoreDebug DEMCR: VC_STATERR Position *//*!< CoreDebug DEMCR: VC_BUSERR Mask *//*!< CoreDebug DEMCR: VC_BUSERR Position *//*!< CoreDebug DEMCR: VC_INTERR Mask *//*!< CoreDebug DEMCR: VC_INTERR Position *//*!< CoreDebug DEMCR: VC_HARDERR Mask *//*!< CoreDebug DEMCR: VC_HARDERR Position *//*!< CoreDebug DEMCR: MON_EN Mask *//*!< CoreDebug DEMCR: MON_EN Position *//*!< CoreDebug DEMCR: MON_PEND Mask *//*!< CoreDebug DEMCR: MON_PEND Position *//*!< CoreDebug DEMCR: MON_STEP Mask *//*!< CoreDebug DEMCR: MON_STEP Position *//*!< CoreDebug DEMCR: MON_REQ Mask *//*!< CoreDebug DEMCR: MON_REQ Position *//*!< CoreDebug DEMCR: TRCENA Mask *//*!< CoreDebug DEMCR: TRCENA Position *//* Debug Exception and Monitor Control Register Definitions *//*!< CoreDebug DCRSR: REGSEL Mask *//*<< CoreDebug_DCRSR_REGSEL_Pos*//*!< CoreDebug DCRSR: REGSEL Position *//*!< CoreDebug DCRSR: REGWnR Mask *//*!< CoreDebug DCRSR: REGWnR Position *//* Debug Core Register Selector Register Definitions *//*!< CoreDebug DHCSR: C_DEBUGEN Mask *//*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*//*!< CoreDebug DHCSR: C_DEBUGEN Position *//*!< CoreDebug DHCSR: C_HALT Mask *//*!< CoreDebug DHCSR: C_HALT Position *//*!< CoreDebug DHCSR: C_STEP Mask *//*!< CoreDebug DHCSR: C_STEP Position *//*!< CoreDebug DHCSR: C_MASKINTS Mask *//*!< CoreDebug DHCSR: C_MASKINTS Position *//*!< CoreDebug DHCSR: C_SNAPSTALL Mask *//*!< CoreDebug DHCSR: C_SNAPSTALL Position *//*!< CoreDebug DHCSR: S_REGRDY Mask *//*!< CoreDebug DHCSR: S_REGRDY Position *//*!< CoreDebug DHCSR: S_HALT Mask *//*!< CoreDebug DHCSR: S_HALT Position *//*!< CoreDebug DHCSR: S_SLEEP Mask *//*!< CoreDebug DHCSR: S_SLEEP Position *//*!< CoreDebug DHCSR: S_LOCKUP Mask *//*!< CoreDebug DHCSR: S_LOCKUP Position *//*!< CoreDebug DHCSR: S_RETIRE_ST Mask *//*!< CoreDebug DHCSR: S_RETIRE_ST Position *//*!< CoreDebug DHCSR: S_RESET_ST Mask *//*!< CoreDebug DHCSR: S_RESET_ST Position *//*!< CoreDebug DHCSR: DBGKEY Mask *//*!< CoreDebug DHCSR: DBGKEY Position *//* Debug Halting Control and Status Register Definitions *//*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register *//*!< Offset: 0x008 (R/W)  Debug Core Register Data Register *//*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register *//*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register *//**
  \brief  Structure type to access the Core Debug Register (CoreDebug).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
  \brief    Type definitions for the Core Debug Registers
  @{
 *//*@} end of group CMSIS_FPU *//* Media and FP Feature Register 2 Definitions *//*!< MVFR1: FtZ mode bits Mask *//*<< FPU_MVFR1_FtZ_mode_Pos*//*!< MVFR1: FtZ mode bits Position *//*!< MVFR1: D_NaN mode bits Mask *//*!< MVFR1: D_NaN mode bits Position *//*!< MVFR1: FP HPFP bits Mask *//*!< MVFR1: FP HPFP bits Position *//*!< MVFR1: FP fused MAC bits Mask *//*!< MVFR1: FP fused MAC bits Position *//* Media and FP Feature Register 1 Definitions *//*!< MVFR0: A_SIMD registers bits Mask *//*<< FPU_MVFR0_A_SIMD_registers_Pos*//*!< MVFR0: A_SIMD registers bits Position *//*!< MVFR0: Single-precision bits Mask *//*!< MVFR0: Single-precision bits Position *//*!< MVFR0: Double-precision bits Mask *//*!< MVFR0: Double-precision bits Position *//*!< MVFR0: FP exception trapping bits Mask *//*!< MVFR0: FP exception trapping bits Position *//*!< MVFR0: Divide bits Mask *//*!< MVFR0: Divide bits Position *//*!< MVFR0: Square root bits Mask *//*!< MVFR0: Square root bits Position *//*!< MVFR0: Short vectors bits Mask *//*!< MVFR0: Short vectors bits Position *//*!< MVFR0: FP rounding modes bits Mask *//*!< MVFR0: FP rounding modes bits Position *//* Media and FP Feature Register 0 Definitions *//*!< FPDSCR: RMode bit Mask *//*!< FPDSCR: RMode bit Position *//*!< FPDSCR: FZ bit Mask *//*!< FPDSCR: FZ bit Position *//*!< FPDSCR: DN bit Mask *//*!< FPDSCR: DN bit Position *//*!< FPDSCR: AHP bit Mask *//*!< FPDSCR: AHP bit Position *//* Floating-Point Default Status Control Register Definitions *//*!< FPCAR: ADDRESS bit Mask *//*!< FPCAR: ADDRESS bit Position *//* Floating-Point Context Address Register Definitions *//*!< FPCCR: Lazy state preservation active bit Mask *//*<< FPU_FPCCR_LSPACT_Pos*//*!< FPCCR: Lazy state preservation active bit Position *//*!< FPCCR: privilege level bit Mask *//*!< FPCCR: privilege level bit Position *//*!< FPCCR: processor mode active bit Mask *//*!< FPCCR: processor mode bit Position *//*!< FPCCR: HFRDY bit Mask *//*!< FPCCR: HFRDY Position *//*!< FPCCR: MMRDY bit Mask *//*!< FPCCR: MMRDY Position *//*!< FPCCR: BFRDY bit Mask *//*!< FPCCR: BFRDY Position *//*!< FPCCR: MONRDY bit Mask *//*!< FPCCR: MONRDY Position *//*!< FPCCR: LSPEN bit Mask *//*!< FPCCR: LSPEN Position *//*!< FPCCR: ASPEN bit Mask *//*!< FPCCR: ASPEN bit Position *//* Floating-Point Context Control Register Definitions *//*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 *//*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 *//*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 *//*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register *//*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register *//*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register *//**
  \brief  Structure type to access the Floating Point Unit (FPU).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
  \brief    Type definitions for the Floating Point Unit (FPU)
  @{
 *//* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) *//*@} end of group CMSIS_MPU *//*!< MPU RASR: Region enable bit Disable Mask *//*<< MPU_RASR_ENABLE_Pos*//*!< MPU RASR: Region enable bit Position *//*!< MPU RASR: Region Size Field Mask *//*!< MPU RASR: Region Size Field Position *//*!< MPU RASR: Sub-Region Disable Mask *//*!< MPU RASR: Sub-Region Disable Position *//*!< MPU RASR: ATTRS.B Mask *//*!< MPU RASR: ATTRS.B Position *//*!< MPU RASR: ATTRS.C Mask *//*!< MPU RASR: ATTRS.C Position *//*!< MPU RASR: ATTRS.S Mask *//*!< MPU RASR: ATTRS.S Position *//*!< MPU RASR: ATTRS.TEX Mask *//*!< MPU RASR: ATTRS.TEX Position *//*!< MPU RASR: ATTRS.AP Mask *//*!< MPU RASR: ATTRS.AP Position *//*!< MPU RASR: ATTRS.XN Mask *//*!< MPU RASR: ATTRS.XN Position *//*!< MPU RASR: MPU Region Attribute field Mask *//*!< MPU RASR: MPU Region Attribute field Position *//* MPU Region Attribute and Size Register Definitions *//*!< MPU RBAR: REGION Mask *//*<< MPU_RBAR_REGION_Pos*//*!< MPU RBAR: REGION Position *//*!< MPU RBAR: VALID Mask *//*!< MPU RBAR: VALID Position *//*!< MPU RBAR: ADDR Mask *//*!< MPU RBAR: ADDR Position *//* MPU Region Base Address Register Definitions *//*!< MPU RNR: REGION Mask *//*<< MPU_RNR_REGION_Pos*//*!< MPU RNR: REGION Position *//* MPU Region Number Register Definitions *//*!< MPU CTRL: ENABLE Mask *//*<< MPU_CTRL_ENABLE_Pos*//*!< MPU CTRL: ENABLE Position *//*!< MPU CTRL: HFNMIENA Mask *//*!< MPU CTRL: HFNMIENA Position *//*!< MPU CTRL: PRIVDEFENA Mask *//*!< MPU CTRL: PRIVDEFENA Position *//* MPU Control Register Definitions *//*!< MPU TYPE: SEPARATE Mask *//*<< MPU_TYPE_SEPARATE_Pos*//*!< MPU TYPE: SEPARATE Position *//*!< MPU TYPE: DREGION Mask *//*!< MPU TYPE: DREGION Position *//*!< MPU TYPE: IREGION Mask *//*!< MPU TYPE: IREGION Position *//* MPU Type Register Definitions *//*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register *//*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register *//*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register *//*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register *//*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register *//*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register *//*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register *//*!< Offset: 0x00C (R/W)  MPU Region Base Address Register *//*!< Offset: 0x008 (R/W)  MPU Region RNRber Register *//*!< Offset: 0x004 (R/W)  MPU Control Register *//*!< Offset: 0x000 (R/ )  MPU Type Register *//**
  \brief  Structure type to access the Memory Protection Unit (MPU).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
  \brief    Type definitions for the Memory Protection Unit (MPU)
  @{
 *//* end of group CMSIS_TPI *//*!< TPI DEVTYPE: MajorType Mask *//*!< TPI DEVTYPE: MajorType Position *//*!< TPI DEVTYPE: SubType Mask *//*<< TPI_DEVTYPE_SubType_Pos*//*!< TPI DEVTYPE: SubType Position *//* TPI DEVTYPE Register Definitions *//*!< TPI DEVID: NrTraceInput Mask *//*<< TPI_DEVID_NrTraceInput_Pos*//*!< TPI DEVID: NrTraceInput Position *//*!< TPI DEVID: AsynClkIn Mask *//*!< TPI DEVID: AsynClkIn Position *//*!< TPI DEVID: MinBufSz Mask *//*!< TPI DEVID: MinBufSz Position *//*!< TPI DEVID: PTINVALID Mask *//*!< TPI DEVID: PTINVALID Position *//*!< TPI DEVID: MANCVALID Mask *//*!< TPI DEVID: MANCVALID Position *//*!< TPI DEVID: NRZVALID Mask *//*!< TPI DEVID: NRZVALID Position *//* TPI DEVID Register Definitions *//*!< TPI ITCTRL: Mode Mask *//*<< TPI_ITCTRL_Mode_Pos*//*!< TPI ITCTRL: Mode Position *//* TPI Integration Mode Control Register Definitions *//*!< TPI ITATBCTR0: ATREADY1 Mask *//*<< TPI_ITATBCTR0_ATREADY1_Pos*//*!< TPI ITATBCTR0: ATREADY1 Position *//*!< TPI ITATBCTR0: ATREADY2 Mask *//*<< TPI_ITATBCTR0_ATREADY2_Pos*//*!< TPI ITATBCTR0: ATREADY2 Position *//* TPI ITATBCTR0 Register Definitions *//*!< TPI FIFO1: ITM0 Mask *//*<< TPI_FIFO1_ITM0_Pos*//*!< TPI FIFO1: ITM0 Position *//*!< TPI FIFO1: ITM1 Mask *//*!< TPI FIFO1: ITM1 Position *//*!< TPI FIFO1: ITM2 Mask *//*!< TPI FIFO1: ITM2 Position *//*!< TPI FIFO1: ETM_bytecount Mask *//*!< TPI FIFO1: ETM_bytecount Position *//*!< TPI FIFO1: ETM_ATVALID Mask *//*!< TPI FIFO1: ETM_ATVALID Position *//*!< TPI FIFO1: ITM_bytecount Mask *//*!< TPI FIFO1: ITM_bytecount Position *//*!< TPI FIFO1: ITM_ATVALID Mask *//*!< TPI FIFO1: ITM_ATVALID Position *//* TPI Integration ITM Data Register Definitions (FIFO1) *//*!< TPI ITATBCTR2: ATREADY1 Mask *//*<< TPI_ITATBCTR2_ATREADY1_Pos*//*!< TPI ITATBCTR2: ATREADY1 Position *//*!< TPI ITATBCTR2: ATREADY2 Mask *//*<< TPI_ITATBCTR2_ATREADY2_Pos*//*!< TPI ITATBCTR2: ATREADY2 Position *//* TPI ITATBCTR2 Register Definitions *//*!< TPI FIFO0: ETM0 Mask *//*<< TPI_FIFO0_ETM0_Pos*//*!< TPI FIFO0: ETM0 Position *//*!< TPI FIFO0: ETM1 Mask *//*!< TPI FIFO0: ETM1 Position *//*!< TPI FIFO0: ETM2 Mask *//*!< TPI FIFO0: ETM2 Position *//*!< TPI FIFO0: ETM_bytecount Mask *//*!< TPI FIFO0: ETM_bytecount Position *//*!< TPI FIFO0: ETM_ATVALID Mask *//*!< TPI FIFO0: ETM_ATVALID Position *//*!< TPI FIFO0: ITM_bytecount Mask *//*!< TPI FIFO0: ITM_bytecount Position *//*!< TPI FIFO0: ITM_ATVALID Mask *//*!< TPI FIFO0: ITM_ATVALID Position *//* TPI Integration ETM Data Register Definitions (FIFO0) *//*!< TPI TRIGGER: TRIGGER Mask *//*<< TPI_TRIGGER_TRIGGER_Pos*//*!< TPI TRIGGER: TRIGGER Position *//* TPI TRIGGER Register Definitions *//*!< TPI FFCR: EnFCont Mask *//*!< TPI FFCR: EnFCont Position *//*!< TPI FFCR: TrigIn Mask *//*!< TPI FFCR: TrigIn Position *//* TPI Formatter and Flush Control Register Definitions *//*!< TPI FFSR: FlInProg Mask *//*<< TPI_FFSR_FlInProg_Pos*//*!< TPI FFSR: FlInProg Position *//*!< TPI FFSR: FtStopped Mask *//*!< TPI FFSR: FtStopped Position *//*!< TPI FFSR: TCPresent Mask *//*!< TPI FFSR: TCPresent Position *//*!< TPI FFSR: FtNonStop Mask *//*!< TPI FFSR: FtNonStop Position *//* TPI Formatter and Flush Status Register Definitions *//*!< TPI SPPR: TXMODE Mask *//*<< TPI_SPPR_TXMODE_Pos*//*!< TPI SPPR: TXMODE Position *//* TPI Selected Pin Protocol Register Definitions *//*!< TPI ACPR: PRESCALER Mask *//*<< TPI_ACPR_PRESCALER_Pos*//*!< TPI ACPR: PRESCALER Position *//* TPI Asynchronous Clock Prescaler Register Definitions *//*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE *//*!< Offset: 0xFC8 (R/ )  TPIU_DEVID *//*!< Offset: 0xFA4 (R/W)  Claim tag clear *//*!< Offset: 0xFA0 (R/W)  Claim tag set *//*!< Offset: 0xF00 (R/W)  Integration Mode Control *//*!< Offset: 0xEFC (R/ )  Integration ITM Data *//*!< Offset: 0xEF8 (R/ )  ITATBCTR0 *//*!< Offset: 0xEF0 (R/ )  ITATBCTR2 *//*!< Offset: 0xEEC (R/ )  Integration ETM Data *//*!< Offset: 0xEE8 (R/ )  TRIGGER Register *//*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register *//*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register *//*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register *//*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *//*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register *//*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register *//*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register *//**
  \brief  Structure type to access the Trace Port Interface Register (TPI).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
  \brief    Type definitions for the Trace Port Interface (TPI)
  @{
 *//* end of group CMSIS_DWT *//*!< DWT FUNCTION: FUNCTION Mask *//*<< DWT_FUNCTION_FUNCTION_Pos*//*!< DWT FUNCTION: FUNCTION Position *//*!< DWT FUNCTION: EMITRANGE Mask *//*!< DWT FUNCTION: EMITRANGE Position *//*!< DWT FUNCTION: CYCMATCH Mask *//*!< DWT FUNCTION: CYCMATCH Position *//*!< DWT FUNCTION: DATAVMATCH Mask *//*!< DWT FUNCTION: DATAVMATCH Position *//*!< DWT FUNCTION: LNK1ENA Mask *//*!< DWT FUNCTION: LNK1ENA Position *//*!< DWT FUNCTION: DATAVSIZE Mask *//*!< DWT FUNCTION: DATAVSIZE Position *//*!< DWT FUNCTION: DATAVADDR0 Mask *//*!< DWT FUNCTION: DATAVADDR0 Position *//*!< DWT FUNCTION: DATAVADDR1 Mask *//*!< DWT FUNCTION: DATAVADDR1 Position *//*!< DWT FUNCTION: MATCHED Mask *//*!< DWT FUNCTION: MATCHED Position *//* DWT Comparator Function Register Definitions *//*!< DWT MASK: MASK Mask *//*<< DWT_MASK_MASK_Pos*//*!< DWT MASK: MASK Position *//* DWT Comparator Mask Register Definitions *//*!< DWT FOLDCNT: FOLDCNT Mask *//*<< DWT_FOLDCNT_FOLDCNT_Pos*//*!< DWT FOLDCNT: FOLDCNT Position *//* DWT Folded-instruction Count Register Definitions *//*!< DWT LSUCNT: LSUCNT Mask *//*<< DWT_LSUCNT_LSUCNT_Pos*//*!< DWT LSUCNT: LSUCNT Position *//* DWT LSU Count Register Definitions *//*!< DWT SLEEPCNT: SLEEPCNT Mask *//*<< DWT_SLEEPCNT_SLEEPCNT_Pos*//*!< DWT SLEEPCNT: SLEEPCNT Position *//* DWT Sleep Count Register Definitions *//*!< DWT EXCCNT: EXCCNT Mask *//*<< DWT_EXCCNT_EXCCNT_Pos*//*!< DWT EXCCNT: EXCCNT Position *//* DWT Exception Overhead Count Register Definitions *//*!< DWT CPICNT: CPICNT Mask *//*<< DWT_CPICNT_CPICNT_Pos*//*!< DWT CPICNT: CPICNT Position *//* DWT CPI Count Register Definitions *//*!< DWT CTRL: CYCCNTENA Mask *//*<< DWT_CTRL_CYCCNTENA_Pos*//*!< DWT CTRL: CYCCNTENA Position *//*!< DWT CTRL: POSTPRESET Mask *//*!< DWT CTRL: POSTPRESET Position *//*!< DWT CTRL: POSTINIT Mask *//*!< DWT CTRL: POSTINIT Position *//*!< DWT CTRL: CYCTAP Mask *//*!< DWT CTRL: CYCTAP Position *//*!< DWT CTRL: SYNCTAP Mask *//*!< DWT CTRL: SYNCTAP Position *//*!< DWT CTRL: PCSAMPLENA Mask *//*!< DWT CTRL: PCSAMPLENA Position *//*!< DWT CTRL: EXCTRCENA Mask *//*!< DWT CTRL: EXCTRCENA Position *//*!< DWT CTRL: CPIEVTENA Mask *//*!< DWT CTRL: CPIEVTENA Position *//*!< DWT CTRL: EXCEVTENA Mask *//*!< DWT CTRL: EXCEVTENA Position *//*!< DWT CTRL: SLEEPEVTENA Mask *//*!< DWT CTRL: SLEEPEVTENA Position *//*!< DWT CTRL: LSUEVTENA Mask *//*!< DWT CTRL: LSUEVTENA Position *//*!< DWT CTRL: FOLDEVTENA Mask *//*!< DWT CTRL: FOLDEVTENA Position *//*!< DWT CTRL: CYCEVTENA Mask *//*!< DWT CTRL: CYCEVTENA Position *//*!< DWT CTRL: NOPRFCNT Mask *//*!< DWT CTRL: NOPRFCNT Position *//*!< DWT CTRL: NOCYCCNT Mask *//*!< DWT CTRL: NOCYCCNT Position *//*!< DWT CTRL: NOEXTTRIG Mask *//*!< DWT CTRL: NOEXTTRIG Position *//*!< DWT CTRL: NOTRCPKT Mask *//*!< DWT CTRL: NOTRCPKT Position *//*!< DWT CTRL: NUMCOMP Mask *//*!< DWT CTRL: NUMCOMP Position *//* DWT Control Register Definitions *//*!< Offset: 0xFB4 (R  )  Lock Status Register *//*!< Offset: 0xFB0 (  W)  Lock Access Register *//*!< Offset: 0x058 (R/W)  Function Register 3 *//*!< Offset: 0x054 (R/W)  Mask Register 3 *//*!< Offset: 0x050 (R/W)  Comparator Register 3 *//*!< Offset: 0x048 (R/W)  Function Register 2 *//*!< Offset: 0x044 (R/W)  Mask Register 2 *//*!< Offset: 0x040 (R/W)  Comparator Register 2 *//*!< Offset: 0x038 (R/W)  Function Register 1 *//*!< Offset: 0x034 (R/W)  Mask Register 1 *//*!< Offset: 0x030 (R/W)  Comparator Register 1 *//*!< Offset: 0x028 (R/W)  Function Register 0 *//*!< Offset: 0x024 (R/W)  Mask Register 0 *//*!< Offset: 0x020 (R/W)  Comparator Register 0 *//*!< Offset: 0x01C (R/ )  Program Counter Sample Register *//*!< Offset: 0x018 (R/W)  Folded-instruction Count Register *//*!< Offset: 0x014 (R/W)  LSU Count Register *//*!< Offset: 0x010 (R/W)  Sleep Count Register *//*!< Offset: 0x00C (R/W)  Exception Overhead Count Register *//*!< Offset: 0x008 (R/W)  CPI Count Register *//*!< Offset: 0x004 (R/W)  Cycle Count Register *//*!< Offset: 0x000 (R/W)  Control Register *//**
  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
  @{
 *//* end of group CMSIS_ITM *//*!< ITM LSR: Present Mask *//*<< ITM_LSR_Present_Pos*//*!< ITM LSR: Present Position *//*!< ITM LSR: Access Mask *//*!< ITM LSR: Access Position *//*!< ITM LSR: ByteAcc Mask *//*!< ITM LSR: ByteAcc Position *//* ITM Lock Status Register Definitions *//*!< ITM IMCR: INTEGRATION Mask *//*<< ITM_IMCR_INTEGRATION_Pos*//*!< ITM IMCR: INTEGRATION Position *//* ITM Integration Mode Control Register Definitions *//*!< ITM IRR: ATREADYM Mask *//*<< ITM_IRR_ATREADYM_Pos*//*!< ITM IRR: ATREADYM Position *//* ITM Integration Read Register Definitions *//*!< ITM IWR: ATVALIDM Mask *//*<< ITM_IWR_ATVALIDM_Pos*//*!< ITM IWR: ATVALIDM Position *//* ITM Integration Write Register Definitions *//*!< ITM TCR: ITM Enable bit Mask *//*<< ITM_TCR_ITMENA_Pos*//*!< ITM TCR: ITM Enable bit Position *//*!< ITM TCR: TSENA Mask *//*!< ITM TCR: TSENA Position *//*!< ITM TCR: SYNCENA Mask *//*!< ITM TCR: SYNCENA Position *//*!< ITM TCR: DWTENA Mask *//*!< ITM TCR: DWTENA Position *//*!< ITM TCR: SWOENA Mask *//*!< ITM TCR: SWOENA Position *//*!< ITM TCR: TSPrescale Mask *//*!< ITM TCR: TSPrescale Position *//*!< ITM TCR: Global timestamp frequency Mask *//*!< ITM TCR: Global timestamp frequency Position *//*!< ITM TCR: ATBID Mask *//*!< ITM TCR: ATBID Position *//*!< ITM TCR: BUSY Mask *//*!< ITM TCR: BUSY Position *//* ITM Trace Control Register Definitions *//*!< ITM TPR: PRIVMASK Mask *//*<< ITM_TPR_PRIVMASK_Pos*//*!< ITM TPR: PRIVMASK Position *//* ITM Trace Privilege Register Definitions *//*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 *//*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 *//*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 *//*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 *//*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 *//*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 *//*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 *//*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 *//*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 *//*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 *//*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 *//*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 *//*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register *//*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register *//*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register *//*!< Offset: 0xEFC (R/ )  ITM Integration Read Register *//*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *//*!< Offset: 0xE80 (R/W)  ITM Trace Control Register *//*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register *//*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register *//*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers *//*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit *//*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit *//*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit *//**
  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
  @{
 *//*@} end of group CMSIS_SysTick *//*!< SysTick CALIB: TENMS Mask *//*<< SysTick_CALIB_TENMS_Pos*//*!< SysTick CALIB: TENMS Position *//*!< SysTick CALIB: SKEW Mask *//*!< SysTick CALIB: SKEW Position *//*!< SysTick CALIB: NOREF Mask *//*!< SysTick CALIB: NOREF Position *//* SysTick Calibration Register Definitions *//*!< SysTick VAL: CURRENT Mask *//*<< SysTick_VAL_CURRENT_Pos*//*!< SysTick VAL: CURRENT Position *//* SysTick Current Register Definitions *//*!< SysTick LOAD: RELOAD Mask *//*<< SysTick_LOAD_RELOAD_Pos*//*!< SysTick LOAD: RELOAD Position *//* SysTick Reload Register Definitions *//*!< SysTick CTRL: ENABLE Mask *//*<< SysTick_CTRL_ENABLE_Pos*//*!< SysTick CTRL: ENABLE Position *//*!< SysTick CTRL: TICKINT Mask *//*!< SysTick CTRL: TICKINT Position *//*!< SysTick CTRL: CLKSOURCE Mask *//*!< SysTick CTRL: CLKSOURCE Position *//*!< SysTick CTRL: COUNTFLAG Mask *//*!< SysTick CTRL: COUNTFLAG Position *//* SysTick Control / Status Register Definitions *//*!< Offset: 0x00C (R/ )  SysTick Calibration Register *//*!< Offset: 0x008 (R/W)  SysTick Current Value Register *//*!< Offset: 0x004 (R/W)  SysTick Reload Value Register *//*!< Offset: 0x000 (R/W)  SysTick Control and Status Register *//**
  \brief  Structure type to access the System Timer (SysTick).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
  \brief    Type definitions for the System Timer Registers.
  @{
 *//*@} end of group CMSIS_SCnotSCB *//*!< ACTLR: DISMCYCINT Mask *//*<< SCnSCB_ACTLR_DISMCYCINT_Pos*//*!< ACTLR: DISMCYCINT Position *//*!< ACTLR: DISFOLD Mask *//*!< ACTLR: DISFOLD Position *//*!< ACTLR: FPEXCODIS Mask *//*!< ACTLR: FPEXCODIS Position *//*!< ACTLR: DISRAMODE Mask *//*!< ACTLR: DISRAMODE Position *//*!< ACTLR: DISITMATBFLUSH Mask *//*!< ACTLR: DISITMATBFLUSH Position *//* Auxiliary Control Register Definitions *//*!< ICTR: INTLINESNUM Mask *//*<< SCnSCB_ICTR_INTLINESNUM_Pos*//*!< ICTR: INTLINESNUM Position *//* Interrupt Controller Type Register Definitions *//*!< Offset: 0x008 (R/W)  Auxiliary Control Register *//*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register *//**
  \brief  Structure type to access the System Control and ID Register not in the SCB.
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
  \brief    Type definitions for the System Control and ID Register not in the SCB
  @{
 *//*@} end of group CMSIS_SCB *//*!< SCB ABFSR: ITCM Mask *//*<< SCB_ABFSR_ITCM_Pos*//*!< SCB ABFSR: ITCM Position*//*!< SCB ABFSR: DTCM Mask *//*!< SCB ABFSR: DTCM Position*//*!< SCB ABFSR: AHBP Mask *//*!< SCB ABFSR: AHBP Position*//*!< SCB ABFSR: AXIM Mask *//*!< SCB ABFSR: AXIM Position*//*!< SCB ABFSR: EPPB Mask *//*!< SCB ABFSR: EPPB Position*//*!< SCB ABFSR: AXIMTYPE Mask *//*!< SCB ABFSR: AXIMTYPE Position*//* Auxiliary Bus Fault Status Register Definitions *//*!< SCB AHBSCR: CTL Mask *//*<< SCB_AHBPCR_CTL_Pos*//*!< SCB AHBSCR: CTL Position*//*!< SCB AHBSCR: TPRI Mask *//*!< SCB AHBSCR: TPRI Position *//*!< SCB AHBSCR: INITCOUNT Mask *//*!< SCB AHBSCR: INITCOUNT Position *//* AHBS Control Register Definitions *//*!< SCB CACR: SIWT Mask *//*<< SCB_CACR_SIWT_Pos*//*!< SCB CACR: SIWT Position *//*!< SCB CACR: ECCEN Mask *//*!< SCB CACR: ECCEN Position *//*!< SCB CACR: FORCEWT Mask *//*!< SCB CACR: FORCEWT Position *//* L1 Cache Control Register Definitions *//*!< SCB AHBPCR: EN Mask *//*<< SCB_AHBPCR_EN_Pos*//*!< SCB AHBPCR: EN Position *//*!< SCB AHBPCR: SZ Mask *//*!< SCB AHBPCR: SZ Position *//* AHBP Control Register Definitions *//*!< SCB DTCMCR: EN Mask *//*<< SCB_DTCMCR_EN_Pos*//*!< SCB DTCMCR: EN Position *//*!< SCB DTCMCR: RMW Mask *//*!< SCB DTCMCR: RMW Position *//*!< SCB DTCMCR: RETEN Mask *//*!< SCB DTCMCR: RETEN Position *//*!< SCB DTCMCR: SZ Mask *//*!< SCB DTCMCR: SZ Position *//* Data Tightly-Coupled Memory Control Register Definitions *//*!< SCB ITCMCR: EN Mask *//*<< SCB_ITCMCR_EN_Pos*//*!< SCB ITCMCR: EN Position *//*!< SCB ITCMCR: RMW Mask *//*!< SCB ITCMCR: RMW Position *//*!< SCB ITCMCR: RETEN Mask *//*!< SCB ITCMCR: RETEN Position *//*!< SCB ITCMCR: SZ Mask *//*!< SCB ITCMCR: SZ Position *//* Instruction Tightly-Coupled Memory Control Register Definitions *//*!< SCB DCCISW: Set Mask *//*!< SCB DCCISW: Set Position *//*!< SCB DCCISW: Way Mask *//*!< SCB DCCISW: Way Position *//* SCB D-Cache Clean and Invalidate by Set-way Register Definitions *//*!< SCB DCCSW: Set Mask *//*!< SCB DCCSW: Set Position *//*!< SCB DCCSW: Way Mask *//*!< SCB DCCSW: Way Position *//* SCB D-Cache Clean by Set-way Register Definitions *//*!< SCB DCISW: Set Mask *//*!< SCB DCISW: Set Position *//*!< SCB DCISW: Way Mask *//*!< SCB DCISW: Way Position *//* SCB D-Cache Invalidate by Set-way Register Definitions *//*!< SCB STIR: INTID Mask *//*<< SCB_STIR_INTID_Pos*//*!< SCB STIR: INTID Position *//* SCB Software Triggered Interrupt Register Definitions *//*!< SCB CSSELR: InD Mask *//*<< SCB_CSSELR_IND_Pos*//*!< SCB CSSELR: InD Position *//*!< SCB CSSELR: Level Mask *//*!< SCB CSSELR: Level Position *//* SCB Cache Size Selection Register Definitions *//*!< SCB CCSIDR: LineSize Mask *//*<< SCB_CCSIDR_LINESIZE_Pos*//*!< SCB CCSIDR: LineSize Position *//*!< SCB CCSIDR: Associativity Mask *//*!< SCB CCSIDR: Associativity Position *//*!< SCB CCSIDR: NumSets Mask *//*!< SCB CCSIDR: NumSets Position *//*!< SCB CCSIDR: WA Mask *//*!< SCB CCSIDR: WA Position *//*!< SCB CCSIDR: RA Mask *//*!< SCB CCSIDR: RA Position *//*!< SCB CCSIDR: WB Mask *//*!< SCB CCSIDR: WB Position *//*!< SCB CCSIDR: WT Mask *//*!< SCB CCSIDR: WT Position *//* SCB Cache Size ID Register Definitions *//*!< SCB CTR: ImInLine Mask *//*<< SCB_CTR_IMINLINE_Pos*//*!< SCB CTR: ImInLine Position *//*!< SCB CTR: DminLine Mask *//*!< SCB CTR: DminLine Position *//*!< SCB CTR: ERG Mask *//*!< SCB CTR: ERG Position *//*!< SCB CTR: CWG Mask *//*!< SCB CTR: CWG Position *//*!< SCB CTR: Format Mask *//*!< SCB CTR: Format Position *//* SCB Cache Type Register Definitions *//*!< SCB CLIDR: LoC Mask *//*!< SCB CLIDR: LoC Position *//*!< SCB CLIDR: LoUU Mask *//*!< SCB CLIDR: LoUU Position *//* SCB Cache Level ID Register Definitions *//*!< SCB DFSR: HALTED Mask *//*<< SCB_DFSR_HALTED_Pos*//*!< SCB DFSR: HALTED Position *//*!< SCB DFSR: BKPT Mask *//*!< SCB DFSR: BKPT Position *//*!< SCB DFSR: DWTTRAP Mask *//*!< SCB DFSR: DWTTRAP Position *//*!< SCB DFSR: VCATCH Mask *//*!< SCB DFSR: VCATCH Position *//*!< SCB DFSR: EXTERNAL Mask *//*!< SCB DFSR: EXTERNAL Position *//* SCB Debug Fault Status Register Definitions *//*!< SCB HFSR: VECTTBL Mask *//*!< SCB HFSR: VECTTBL Position *//*!< SCB HFSR: FORCED Mask *//*!< SCB HFSR: FORCED Position *//*!< SCB HFSR: DEBUGEVT Mask *//*!< SCB HFSR: DEBUGEVT Position *//* SCB Hard Fault Status Register Definitions *//*!< SCB CFSR (UFSR): UNDEFINSTR Mask *//*!< SCB CFSR (UFSR): UNDEFINSTR Position *//*!< SCB CFSR (UFSR): INVSTATE Mask *//*!< SCB CFSR (UFSR): INVSTATE Position *//*!< SCB CFSR (UFSR): INVPC Mask *//*!< SCB CFSR (UFSR): INVPC Position *//*!< SCB CFSR (UFSR): NOCP Mask *//*!< SCB CFSR (UFSR): NOCP Position *//*!< SCB CFSR (UFSR): UNALIGNED Mask *//*!< SCB CFSR (UFSR): UNALIGNED Position *//*!< SCB CFSR (UFSR): DIVBYZERO Mask *//*!< SCB CFSR (UFSR): DIVBYZERO Position *//* UsageFault Status Register (part of SCB Configurable Fault Status Register) *//*!< SCB CFSR (BFSR): IBUSERR Mask *//*!< SCB CFSR (BFSR): IBUSERR Position *//*!< SCB CFSR (BFSR): PRECISERR Mask *//*!< SCB CFSR (BFSR): PRECISERR Position *//*!< SCB CFSR (BFSR): IMPRECISERR Mask *//*!< SCB CFSR (BFSR): IMPRECISERR Position *//*!< SCB CFSR (BFSR): UNSTKERR Mask *//*!< SCB CFSR (BFSR): UNSTKERR Position *//*!< SCB CFSR (BFSR): STKERR Mask *//*!< SCB CFSR (BFSR): STKERR Position *//*!< SCB CFSR (BFSR): LSPERR Mask *//*!< SCB CFSR (BFSR): LSPERR Position *//*!< SCB CFSR (BFSR): BFARVALID Mask *//*!< SCB CFSR (BFSR): BFARVALID Position *//* BusFault Status Register (part of SCB Configurable Fault Status Register) *//*!< SCB CFSR (MMFSR): IACCVIOL Mask *//*<< SCB_CFSR_IACCVIOL_Pos*//*!< SCB CFSR (MMFSR): IACCVIOL Position *//*!< SCB CFSR (MMFSR): DACCVIOL Mask *//*!< SCB CFSR (MMFSR): DACCVIOL Position *//*!< SCB CFSR (MMFSR): MUNSTKERR Mask *//*!< SCB CFSR (MMFSR): MUNSTKERR Position *//*!< SCB CFSR (MMFSR): MSTKERR Mask *//*!< SCB CFSR (MMFSR): MSTKERR Position *//*!< SCB CFSR (MMFSR): MLSPERR Mask *//*!< SCB CFSR (MMFSR): MLSPERR Position *//*!< SCB CFSR (MMFSR): MMARVALID Mask *//*!< SCB CFSR (MMFSR): MMARVALID Position *//* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) *//*!< SCB CFSR: Memory Manage Fault Status Register Mask *//*<< SCB_CFSR_MEMFAULTSR_Pos*//*!< SCB CFSR: Memory Manage Fault Status Register Position *//*!< SCB CFSR: Bus Fault Status Register Mask *//*!< SCB CFSR: Bus Fault Status Register Position *//*!< SCB CFSR: Usage Fault Status Register Mask *//*!< SCB CFSR: Usage Fault Status Register Position *//* SCB Configurable Fault Status Register Definitions *//*!< SCB SHCSR: MEMFAULTACT Mask *//*<< SCB_SHCSR_MEMFAULTACT_Pos*//*!< SCB SHCSR: MEMFAULTACT Position *//*!< SCB SHCSR: BUSFAULTACT Mask *//*!< SCB SHCSR: BUSFAULTACT Position *//*!< SCB SHCSR: USGFAULTACT Mask *//*!< SCB SHCSR: USGFAULTACT Position *//*!< SCB SHCSR: SVCALLACT Mask *//*!< SCB SHCSR: SVCALLACT Position *//*!< SCB SHCSR: MONITORACT Mask *//*!< SCB SHCSR: MONITORACT Position *//*!< SCB SHCSR: PENDSVACT Mask *//*!< SCB SHCSR: PENDSVACT Position *//*!< SCB SHCSR: SYSTICKACT Mask *//*!< SCB SHCSR: SYSTICKACT Position *//*!< SCB SHCSR: USGFAULTPENDED Mask *//*!< SCB SHCSR: USGFAULTPENDED Position *//*!< SCB SHCSR: MEMFAULTPENDED Mask *//*!< SCB SHCSR: MEMFAULTPENDED Position *//*!< SCB SHCSR: BUSFAULTPENDED Mask *//*!< SCB SHCSR: BUSFAULTPENDED Position *//*!< SCB SHCSR: SVCALLPENDED Mask *//*!< SCB SHCSR: SVCALLPENDED Position *//*!< SCB SHCSR: MEMFAULTENA Mask *//*!< SCB SHCSR: MEMFAULTENA Position *//*!< SCB SHCSR: BUSFAULTENA Mask *//*!< SCB SHCSR: BUSFAULTENA Position *//*!< SCB SHCSR: USGFAULTENA Mask *//*!< SCB SHCSR: USGFAULTENA Position *//* SCB System Handler Control and State Register Definitions *//*!< SCB CCR: NONBASETHRDENA Mask *//*<< SCB_CCR_NONBASETHRDENA_Pos*//*!< SCB CCR: NONBASETHRDENA Position *//*!< SCB CCR: USERSETMPEND Mask *//*!< SCB CCR: USERSETMPEND Position *//*!< SCB CCR: UNALIGN_TRP Mask *//*!< SCB CCR: UNALIGN_TRP Position *//*!< SCB CCR: DIV_0_TRP Mask *//*!< SCB CCR: DIV_0_TRP Position *//*!< SCB CCR: BFHFNMIGN Mask *//*!< SCB CCR: BFHFNMIGN Position *//*!< SCB CCR: STKALIGN Mask *//*!< SCB CCR: STKALIGN Position *//*!< SCB CCR: Cache enable bit Mask *//*!< SCB CCR: Cache enable bit Position *//*!< SCB CCR: Instruction cache enable bit Mask *//*!< SCB CCR: Instruction cache enable bit Position *//*!< SCB CCR: Branch prediction enable bit Mask *//*!< SCB CCR: Branch prediction enable bit Position *//* SCB Configuration Control Register Definitions *//*!< SCB SCR: SLEEPONEXIT Mask *//*!< SCB SCR: SLEEPONEXIT Position *//*!< SCB SCR: SLEEPDEEP Mask *//*!< SCB SCR: SLEEPDEEP Position *//*!< SCB SCR: SEVONPEND Mask *//*!< SCB SCR: SEVONPEND Position *//* SCB System Control Register Definitions *//*!< SCB AIRCR: VECTRESET Mask *//*<< SCB_AIRCR_VECTRESET_Pos*//*!< SCB AIRCR: VECTRESET Position *//*!< SCB AIRCR: VECTCLRACTIVE Mask *//*!< SCB AIRCR: VECTCLRACTIVE Position *//*!< SCB AIRCR: SYSRESETREQ Mask *//*!< SCB AIRCR: SYSRESETREQ Position *//*!< SCB AIRCR: PRIGROUP Mask *//*!< SCB AIRCR: PRIGROUP Position *//*!< SCB AIRCR: ENDIANESS Mask *//*!< SCB AIRCR: ENDIANESS Position *//*!< SCB AIRCR: VECTKEYSTAT Mask *//*!< SCB AIRCR: VECTKEYSTAT Position *//*!< SCB AIRCR: VECTKEY Mask *//*!< SCB AIRCR: VECTKEY Position *//* SCB Application Interrupt and Reset Control Register Definitions *//*!< SCB VTOR: TBLOFF Mask *//*!< SCB VTOR: TBLOFF Position *//* SCB Vector Table Offset Register Definitions *//*!< SCB ICSR: VECTACTIVE Mask *//*<< SCB_ICSR_VECTACTIVE_Pos*//*!< SCB ICSR: VECTACTIVE Position *//*!< SCB ICSR: RETTOBASE Mask *//*!< SCB ICSR: RETTOBASE Position *//*!< SCB ICSR: VECTPENDING Mask *//*!< SCB ICSR: VECTPENDING Position *//*!< SCB ICSR: ISRPENDING Mask *//*!< SCB ICSR: ISRPENDING Position *//*!< SCB ICSR: ISRPREEMPT Mask *//*!< SCB ICSR: ISRPREEMPT Position *//*!< SCB ICSR: PENDSTCLR Mask *//*!< SCB ICSR: PENDSTCLR Position *//*!< SCB ICSR: PENDSTSET Mask *//*!< SCB ICSR: PENDSTSET Position *//*!< SCB ICSR: PENDSVCLR Mask *//*!< SCB ICSR: PENDSVCLR Position *//*!< SCB ICSR: PENDSVSET Mask *//*!< SCB ICSR: PENDSVSET Position *//*!< SCB ICSR: NMIPENDSET Mask *//*!< SCB ICSR: NMIPENDSET Position *//* SCB Interrupt Control State Register Definitions *//*!< SCB CPUID: REVISION Mask *//*<< SCB_CPUID_REVISION_Pos*//*!< SCB CPUID: REVISION Position *//*!< SCB CPUID: PARTNO Mask *//*!< SCB CPUID: PARTNO Position *//*!< SCB CPUID: ARCHITECTURE Mask *//*!< SCB CPUID: ARCHITECTURE Position *//*!< SCB CPUID: VARIANT Mask *//*!< SCB CPUID: VARIANT Position *//*!< SCB CPUID: IMPLEMENTER Mask *//*!< SCB CPUID: IMPLEMENTER Position *//* SCB CPUID Register Definitions *//*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register *//*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register *//*!< Offset: 0x29C (R/W)  L1 Cache Control Register *//*!< Offset: 0x298 (R/W)  AHBP Control Register *//*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers *//*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register *//*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way *//*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC *//*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way *//*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC *//*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU *//*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way *//*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC *//*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU *//*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU *//*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 *//*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 *//*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 *//*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register *//*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register *//*!< Offset: 0x084 (R/W)  Cache Size Selection Register *//*!< Offset: 0x080 (R/ )  Cache Size ID Register *//*!< Offset: 0x07C (R/ )  Cache Type register *//*!< Offset: 0x078 (R/ )  Cache Level ID register *//*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register *//*!< Offset: 0x050 (R/ )  Memory Model Feature Register *//*!< Offset: 0x04C (R/ )  Auxiliary Feature Register *//*!< Offset: 0x048 (R/ )  Debug Feature Register *//*!< Offset: 0x040 (R/ )  Processor Feature Register *//*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register *//*!< Offset: 0x038 (R/W)  BusFault Address Register *//*!< Offset: 0x034 (R/W)  MemManage Fault Address Register *//*!< Offset: 0x030 (R/W)  Debug Fault Status Register *//*!< Offset: 0x02C (R/W)  HardFault Status Register *//*!< Offset: 0x028 (R/W)  Configurable Fault Status Register *//*!< Offset: 0x024 (R/W)  System Handler Control and State Register *//*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *//*!< Offset: 0x014 (R/W)  Configuration Control Register *//*!< Offset: 0x010 (R/W)  System Control Register *//*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register *//*!< Offset: 0x008 (R/W)  Vector Table Offset Register *//*!< Offset: 0x004 (R/W)  Interrupt Control and State Register *//*!< Offset: 0x000 (R/ )  CPUID Base Register *//**
  \brief  Structure type to access the System Control Block (SCB).
 *//**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_SCB     System Control Block (SCB)
  \brief    Type definitions for the System Control Block Registers
  @{
 *//*@} end of group CMSIS_NVIC *//*!< STIR: INTLINESNUM Mask *//*<< NVIC_STIR_INTID_Pos*//*!< STIR: INTLINESNUM Position *//* Software Triggered Interrupt Register Definitions *//*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register *//*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) *//*!< Offset: 0x200 (R/W)  Interrupt Active bit Register *//*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register *//*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *//*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register *//*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register *//**
  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 *//**
  \ingroup    CMSIS_core_register
  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
  \brief      Type definitions for the NVIC Registers
  @{
 *//*@} end of group CMSIS_CORE *//*!< CONTROL: nPRIV Mask *//*<< CONTROL_nPRIV_Pos*//*!< CONTROL: nPRIV Position *//*!< CONTROL: SPSEL Mask *//*!< CONTROL: SPSEL Position *//*!< CONTROL: FPCA Mask *//*!< CONTROL: FPCA Position *//* CONTROL Register Definitions *//*!< Type      used for word access *//*!< Structure used for bit  access *//*!< bit:  3..31  Reserved *//*!< bit:      2  FP extension active flag *//*!< bit:      1  Stack to be used *//*!< bit:      0  Execution privilege in Thread mode *//**
  \brief  Union type to access the Control Registers (CONTROL).
 *//*!< xPSR: ISR Mask *//*<< xPSR_ISR_Pos*//*!< xPSR: ISR Position *//*!< xPSR: ICI/IT part 1 Mask *//*!< xPSR: ICI/IT part 1 Position *//*!< xPSR: GE Mask *//*!< xPSR: GE Position *//*!< xPSR: T Mask *//*!< xPSR: T Position *//*!< xPSR: ICI/IT part 2 Mask *//*!< xPSR: ICI/IT part 2 Position *//*!< xPSR: Q Mask *//*!< xPSR: Q Position *//*!< xPSR: V Mask *//*!< xPSR: V Position *//*!< xPSR: C Mask *//*!< xPSR: C Position *//*!< xPSR: Z Mask *//*!< xPSR: Z Position *//*!< xPSR: N Mask *//*!< xPSR: N Position *//* xPSR Register Definitions *//*!< bit:     31  Negative condition code flag *//*!< bit:     30  Zero condition code flag *//*!< bit:     29  Carry condition code flag *//*!< bit:     28  Overflow condition code flag *//*!< bit:     27  Saturation condition flag *//*!< bit: 25..26  ICI/IT part 2 *//*!< bit:     24  Thumb bit *//*!< bit: 20..23  Reserved *//*!< bit: 16..19  Greater than or Equal flags *//*!< bit: 10..15  ICI/IT part 1 *//*!< bit:      9  Reserved *//*!< bit:  0.. 8  Exception number *//**
  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 *//*!< IPSR: ISR Mask *//*<< IPSR_ISR_Pos*//*!< IPSR: ISR Position *//* IPSR Register Definitions *//*!< bit:  9..31  Reserved *//**
  \brief  Union type to access the Interrupt Program Status Register (IPSR).
 *//*!< APSR: GE Mask *//*!< APSR: GE Position *//*!< APSR: Q Mask *//*!< APSR: Q Position *//*!< APSR: V Mask *//*!< APSR: V Position *//*!< APSR: C Mask *//*!< APSR: C Position *//*!< APSR: Z Mask *//*!< APSR: Z Position *//*!< APSR: N Mask *//*!< APSR: N Position *//* APSR Register Definitions *//*!< bit: 20..26  Reserved *//*!< bit:  0..15  Reserved *//**
  \brief  Union type to access the Application Program Status Register (APSR).
 *//**
  \ingroup    CMSIS_core_register
  \defgroup   CMSIS_CORE  Status and Control Registers
  \brief      Core Register type definitions.
  @{
 *//**
  \defgroup CMSIS_core_register Defines and Type Definitions
  \brief Type definitions and defines for Cortex-M processor based devices.
*//*******************************************************************************
 *                 Register Abstraction
  Core Register contain:
  - Core Register
  - Core NVIC Register
  - Core SCB Register
  - Core SysTick Register
  - Core Debug Register
  - Core MPU Register
  - Core FPU Register
 ******************************************************************************//*@} end of group Cortex_M7 *//*! Defines 'read / write' structure member permissions *//*! Defines 'write only' structure member permissions *//*! Defines 'read only' structure member permissions *//* following defines should be used for structure members *//*!< Defines 'read / write' permissions *//*!< Defines 'write only' permissions *//*!< Defines 'read only' permissions *//**
    \defgroup CMSIS_glob_defs CMSIS Global Defines

    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug information.
*//* IO definitions (access restrictions to peripheral registers) *//* check device defines and use defaults *//* __CORE_CM7_H_GENERIC *//** __FPU_USED indicates whether an FPU is used or not.
    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
*//*!< Cortex-M Core *//*!< \deprecated CMSIS HAL version number *//*!< \deprecated [15:0]  CMSIS HAL sub version *//*!< \deprecated [31:16] CMSIS HAL main version *//* CMSIS CM7 definitions *//**
  \ingroup Cortex_M7
  @{
 *//*******************************************************************************
 *                 CMSIS definitions
 ******************************************************************************//**
  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  CMSIS violates the following MISRA-C:2004 rules:

   \li Required Rule 8.5, object/function definition in header file.<br>
     Function definitions in header files are used to allow 'inlining'.

   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
     Unions are used for effective representation of core registers.

   \li Advisory Rule 19.7, Function-like macro defined.<br>
     Function-like macros are used to allow more efficient code.
 *//**
 * @file     core_cm7.h
 * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
 * @version  V5.0.8
 * @date     04. June 2018
 ******************************************************************************/SystemCoreClockUpdateSystemInitconst uint8_t[8]unsigned char[8]APBPrescTableAHBPrescTableSystemCoreClock__SYSTEM_STM32F7XX_H/*__SYSTEM_STM32F7XX_H *//** @addtogroup STM32F7xx_System_Exported_Functions
  * @{
  *//** @addtogroup STM32F7xx_System_Exported_Macros
  * @{
  *//** @addtogroup STM32F7xx_System_Exported_Constants
  * @{
  *//*!< APB prescalers table values *//*!< AHB prescalers table values *//*!< System Clock Frequency (Core Clock) *//* The SystemCoreClock variable is updated in three ways:
      1) by calling CMSIS function SystemCoreClockUpdate()
      2) by calling HAL API function HAL_RCC_GetSysClockFreq()
      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
         Note: If you use this function to configure the system clock; then there
               is no need to call the 2 first functions listed above, since SystemCoreClock
               variable is updated automatically.
    *//** @addtogroup STM32F7xx_System_Exported_Variables
  * @{
  *//** @addtogroup STM32F7xx_System_Includes
  * @{
  *//**
  * @brief Define to prevent recursive inclusion
  *//** @addtogroup stm32f7xx_system
  * @{
  *//** @addtogroup CMSIS
  * @{
  *//**
  ******************************************************************************
  * @file    system_stm32f7xx.h
  * @author  MCD Application Team
  * @brief   CMSIS Cortex-M7 Device System Source File for STM32F7xx devices.       
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2016 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************  
  *//home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/STM32F7xx/Include/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/STM32F7xx/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device/ST/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/CMSIS/Device"system_stm32f7xx.h""core_cm7.h"DSI_TypeDefMDIOS_TypeDefJPEG_TypeDefUSB_OTG_HostChannelTypeDefUSB_OTG_HostTypeDefUSB_OTG_OUTEndpointTypeDefUSB_OTG_INEndpointTypeDefUSB_OTG_DeviceTypeDefUSB_OTG_GlobalTypeDefRNG_TypeDefWWDG_TypeDefUSART_TypeDefLPTIM_TypeDefTIM_TypeDefQUADSPI_TypeDefSPI_TypeDefSDMMC_TypeDefSPDIFRX_TypeDefSAI_Block_TypeDefSAI_TypeDefRTC_TypeDefRCC_TypeDefPWR_TypeDefLTDC_Layer_TypeDefLTDC_TypeDefIWDG_TypeDefI2C_TypeDefSYSCFG_TypeDefGPIO_TypeDefFMC_Bank5_6_TypeDefFMC_Bank3_TypeDefFMC_Bank1E_TypeDefFMC_Bank1_TypeDefFLASH_TypeDefEXTI_TypeDefETH_TypeDefDMA2D_TypeDefDMA_TypeDefDMA_Stream_TypeDefDCMI_TypeDefDBGMCU_TypeDefDFSDM_Channel_TypeDefDFSDM_Filter_TypeDefDAC_TypeDefCRC_TypeDefCEC_TypeDefCAN_TypeDefCAN_FilterRegister_TypeDefCAN_FIFOMailBox_TypeDefCAN_TxMailBox_TypeDefADC_Common_TypeDefADC_TypeDefIRQn_TypeNonMaskableInt_IRQn-14MemoryManagement_IRQn-12BusFault_IRQn-11UsageFault_IRQn-10SVCall_IRQnDebugMonitor_IRQnPendSV_IRQnWWDG_IRQnPVD_IRQnTAMP_STAMP_IRQnRTC_WKUP_IRQnFLASH_IRQnRCC_IRQnEXTI0_IRQnEXTI1_IRQnEXTI2_IRQnEXTI3_IRQnEXTI4_IRQnDMA1_Stream0_IRQnDMA1_Stream1_IRQnDMA1_Stream2_IRQnDMA1_Stream3_IRQnDMA1_Stream4_IRQnDMA1_Stream5_IRQnDMA1_Stream6_IRQnADC_IRQnCAN1_TX_IRQnCAN1_RX0_IRQnCAN1_RX1_IRQnCAN1_SCE_IRQnTIM1_BRK_TIM9_IRQnTIM1_UP_TIM10_IRQnTIM1_TRG_COM_TIM11_IRQnTIM1_CC_IRQnTIM2_IRQnTIM3_IRQnTIM4_IRQnI2C2_EV_IRQnI2C2_ER_IRQnSPI1_IRQnSPI2_IRQnUSART2_IRQnUSART3_IRQnRTC_Alarm_IRQnOTG_FS_WKUP_IRQnTIM8_BRK_TIM12_IRQnTIM8_UP_TIM13_IRQnTIM8_TRG_COM_TIM14_IRQnTIM8_CC_IRQnDMA1_Stream7_IRQnFMC_IRQnTIM5_IRQnSPI3_IRQnUART4_IRQnUART5_IRQnTIM6_DAC_IRQnTIM7_IRQnDMA2_Stream1_IRQnDMA2_Stream2_IRQnETH_IRQnETH_WKUP_IRQnCAN2_TX_IRQnCAN2_RX0_IRQnCAN2_RX1_IRQnCAN2_SCE_IRQnOTG_FS_IRQnDMA2_Stream7_IRQnUSART6_IRQnI2C3_EV_IRQnI2C3_ER_IRQnOTG_HS_EP1_OUT_IRQnOTG_HS_EP1_IN_IRQnOTG_HS_WKUP_IRQnOTG_HS_IRQnDCMI_IRQnRNG_IRQnFPU_IRQnUART7_IRQnUART8_IRQnSPI4_IRQnSPI5_IRQnSPI6_IRQnSAI1_IRQn87LTDC_ER_IRQn89SAI2_IRQn91QUADSPI_IRQn92LPTIM1_IRQnCEC_IRQnI2C4_EV_IRQnI2C4_ER_IRQnSPDIF_RX_IRQn97DFSDM1_FLT0_IRQn99DFSDM1_FLT1_IRQnDFSDM1_FLT2_IRQn101DFSDM1_FLT3_IRQnCAN3_TX_IRQnCAN3_RX0_IRQn105CAN3_RX1_IRQn106CAN3_SCE_IRQn107JPEG_IRQnMDIOS_IRQn109WRPCRRESERVED10volatile uint32_t[5]WPCRRESERVED9WIFCRWISRWIERWCRWCFGRuint32_t[155]unsigned long[155]TDCCRuint32_t[11]unsigned long[11]VVACCRVVFPCCRVVBPCCRVVSACCRVLCCRVHBPCCRVHSACCRVNPCCRVCCCRVPCCRVMCCRuint32_t[7]unsigned long[7]LPMCCRLCCCRLCVCIDRVSCRvolatile uint32_t[2]FIRuint32_t[3]unsigned long[3]IERPSRPTTCRPUCRPCONFRPCTLRDLTCRCLTCRCLCRTDCRvolatile uint32_t[6]TCCRGPSRGPDRGHCRCMCRLCCRVVACRVVFPCRVVBPCRVVSACRVLCRVHBPCRVHSACRVNPCRVCCRVPCRVMCRMCRGVCIDRPCRuint32_t[4]LPMCRLPCRLCOLCRLVCIDRCRVRDOUTR31DOUTR30DOUTR29DOUTR28DOUTR27DOUTR26DOUTR25DOUTR24DOUTR23DOUTR22DOUTR21DOUTR20DOUTR19DOUTR18DOUTR17DOUTR16DOUTR15DOUTR14DOUTR13DOUTR12DOUTR11DOUTR10DOUTR9DOUTR8DOUTR7DOUTR6DOUTR5DOUTR4DOUTR3DOUTR2DOUTR1DOUTR0DINR31DINR30DINR29DINR28DINR27DINR26DINR25DINR24DINR23DINR22DINR21DINR20DINR19DINR18DINR17DINR16DINR15DINR14DINR13DINR12DINR11DINR10DINR9DINR8DINR7DINR6DINR5DINR4DINR3DINR2DINR1DINR0uint32_t[57]unsigned long[57]CLRFRSRCRDFRRDFRCWRFRWRFRHUFFENC_DC1HUFFENC_DC0volatile uint32_t[88]unsigned long[88]HUFFENC_AC1HUFFENC_AC0Reserved4FCvolatile uint32_t[103]unsigned long[103]DHTMEMvolatile uint32_t[84]unsigned long[84]HUFFSYMBvolatile uint32_t[32]unsigned long[32]HUFFBASEvolatile uint32_t[16]unsigned long[16]HUFFMINQMEM3QMEM2QMEM1QMEM0Reserved48DORDIRReserved3cCFRReserved20CONFR7CONFR6CONFR5CONFR4CONFR3CONFR2CONFR1CONFR0ReservedHCDMAHCTSIZHCINTMSKHCINTHCSPLTHCCHARHAINTMSKHAINTHPTXSTSReserved40CHFNUMHFIRHCFGReserved18DOEPDMADOEPTSIZReserved0CDOEPINTReserved04DOEPCTLDTXFSTSDIEPDMADIEPTSIZDIEPINTDIEPCTLDOUTEP1MSKReserved44DINEP1MSKReserved40DEACHMSKDEACHINTDIEPEMPMSKDTHRCTLDVBUSPULSEDVBUSDISReserved9DAINTMSKDAINTDOEPMSKDIEPMSKDSTSDCTLDCFGvolatile uint32_t[15]DIEPTXFHPTXFSIZuint32_t[40]unsigned long[40]Reserved43GDFIFOCFGReserved7GLPMCFGReserved6GHWCFG3Reserved5CIDGCCFGReserved30HNPTXSTSDIEPTXF0_HNPTXFSIZGRXFSIZGRXSTSPGRXSTSRGINTMSKGINTSTSGRSTCTLGUSBCFGGAHBCFGGOTGINTGOTGCTLDRTDRRDRICRRQRRTORGTPRBRRCR3CR2CR1CNTARRCMPCFGRAF2AF1CCR6CCR5CCMR3ORDMARDCRBDTRCCR4CCR3CCR2CCR1RCRPSCCCERCCMR2CCMR1EGRDIERSMCRLPTRPIRPSMARPSMKRABRARDLRFCRI2SPRI2SCFGRTXCRCRRXCRCRCRCPRFIFOuint32_t[13]unsigned long[13]FIFOCNTMASKSTADCOUNTDCTRLDLENDTIMERRESP4RESP3RESP2RESP1RESPCMDCMDARGCLKCRPOWERCSRIFCRIMRSLOTRFRCRGCRBKP31RBKP30RBKP29RBKP28RBKP27RBKP26RBKP25RBKP24RBKP23RBKP22RBKP21RBKP20RBKP19RBKP18RBKP17RBKP16RBKP15RBKP14RBKP13RBKP12RBKP11RBKP10RBKP9RBKP8RBKP7RBKP6RBKP5RBKP4RBKP3RBKP2RBKP1RBKP0RALRMBSSRALRMASSRTAMPCRCALRTSSSRTSDRTSTRSHIFTRSSRWPRALRMBRALRMARreservedWUTRPRERTRDCKCFGR2DCKCFGR1PLLSAICFGRPLLI2SCFGRSSCGRBDCRAPB2LPENRAPB1LPENRAHB3LPENRAHB2LPENRAHB1LPENRAPB2ENRAPB1ENRAHB3ENRAHB2ENRAHB1ENRAPB2RSTRAPB1RSTRAHB3RSTRAHB2RSTRAHB1RSTRCIRPLLCFGRCSR2CSR1CLUTWRCFBLNRCFBLRCFBARBFCRDCCRPFCRCKCRWVPCRWHPCRCDSRCPSRLIPCRBCCRSRCRTWCRAWCRBPCRSSCRWINRRLRPRKRTXDRRXDRPECRTIMEOUTRTIMINGROAR2OAR1CMPCRCBRRESERVEDvolatile uint32_t[4]EXTICRPMCMEMRMPAFRLCKRBSRRODRIDRPUPDROSPEEDROTYPERMODERSDSRSDRTRSDCMRSDTRSDCRECCRPATTPMEMvolatile uint32_t[7]BWTRBTCROPTCR1OPTCROPTKEYRKEYRACRSWIERFTSRRTSREMRDMACHRBARDMACHTBARDMACHRDRDMACHTDRDMARSWTRDMAMFBOCRDMAIERDMAOMRDMASRDMATDLARDMARDLARDMARPDRDMATPDRDMABMRuint32_t[564]unsigned long[564]564PTPPPSCRPTPTSSRPTPTTLRPTPTTHRPTPTSARPTPTSLURPTPTSHURPTPTSLRPTPTSHRPTPSSIRPTPTSCRuint32_t[334]unsigned long[334]334MMCRGUFCRuint32_t[10]unsigned long[10]MMCRFAECRMMCRFCECRMMCTGFCRuint32_t[5]MMCTGFMSCCRMMCTGFSCCRuint32_t[14]unsigned long[14]MMCTIMRMMCRIMRMMCTIRMMCRIRMMCCRMACA3LRMACA3HRMACA2LRMACA2HRMACA1LRMACA1HRMACA0LRMACA0HRMACIMRMACSRMACDBGRMACPMTCSRMACRWUFFRMACVLANTRMACFCRMACMIIDRMACMIIARMACHTLRMACHTHRMACFFRMACCRvolatile uint32_t[256]unsigned long[256]BGCLUTFGCLUTuint32_t[236]unsigned long[236]236AMTCRLWRNLROOROMAROCOLROPFCCRBGCMARFGCMARBGCOLRBGPFCCRFGCOLRFGPFCCRBGORBGMARFGORFGMARHIFCRLIFCRHISRLISRM1ARM0ARPARNDTRCWSIZERCWSTRTRESURESCRMISRRISRAPB2FZAPB1FZIDCODECHDATINRCHWDATARCHAWSCDRCHCFGR2CHCFGR1FLTCNVTIMRFLTEXMINFLTEXMAXFLTAWCFRFLTAWSRFLTAWLTRFLTAWHTRFLTRDATARFLTJDATARFLTFCRFLTJCHGRFLTICRFLTISRFLTCR2FLTCR1DOR2DOR1DHR8RDDHR12LDDHR12RDDHR8R2DHR12L2DHR12R2DHR8R1DHR12L1DHR12R1SWTRIGRPOLINITCAN_FilterRegister_TypeDef[28]struct <unnamed>[28]sFilterRegisterFA1RFFA1RFS1RFM1RFMRuint32_t[12]unsigned long[12]CAN_FIFOMailBox_TypeDef[2]sFIFOMailBoxCAN_TxMailBox_TypeDef[3]struct <unnamed>[3]sTxMailBoxuint32_t[88]BTRESRRF1RRF0RTSRMSRFR2FR1RDHRRDLRRDTRRIRTDHRTDLRTDTRTIRCDRJDR4JDR3JDR2JDR1JSQRSQR3SQR2SQR1LTRHTRJOFR4JOFR3JOFR2JOFR1SMPR2SMPR1HASH_RNG_IRQHandlerRNG_IRQHandlerHASH_RNG_IRQnIS_HCD_ALL_INSTANCE(INSTANCE)(((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))IS_PCD_ALL_INSTANCE(INSTANCE)IS_WWDG_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == WWDG)IS_IWDG_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == IWDG)IS_IRDA_INSTANCE(__INSTANCE__)(((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))IS_SMARTCARD_INSTANCE(__INSTANCE__)(((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))IS_UART_WAKEUP_FROMSTOP_INSTANCE(__INSTANCE__)IS_UART_LIN_INSTANCE(__INSTANCE__)IS_UART_HWFLOW_INSTANCE(__INSTANCE__)IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__)IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__)IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__)IS_UART_INSTANCE(__INSTANCE__)IS_USART_INSTANCE(__INSTANCE__)IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__)IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__)IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))IS_TIM_TRGO2_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) )IS_TIM_CCXN_INSTANCE(__INSTANCE__,__CHANNEL__)((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))))IS_TIM_CCX_INSTANCE(__INSTANCE__,__CHANNEL__)((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM2) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM3) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM4) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM5) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM9) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM10) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM11) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM12) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM13) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM14) && (((__CHANNEL__) == TIM_CHANNEL_1))))IS_TIM_REMAP_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM11))IS_TIM_ETR_INSTANCE(__INSTANCE__)IS_TIM_SLAVE_INSTANCE(__INSTANCE__)IS_TIM_MASTER_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8))IS_TIM_XOR_INSTANCE(__INSTANCE__)IS_TIM_ADVANCED_INSTANCE(__INSTANCE__)IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__)IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__)IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5))IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__)IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__)IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__)IS_TIM_DMABURST_INSTANCE(__INSTANCE__)IS_TIM_DMA_CC_INSTANCE(__INSTANCE__)IS_TIM_DMA_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7))IS_TIM_CCDMA_INSTANCE(__INSTANCE__)IS_TIM_CC6_INSTANCE(__INSTANCE__)IS_TIM_CC5_INSTANCE(__INSTANCE__)IS_TIM_CC4_INSTANCE(__INSTANCE__)IS_TIM_CC3_INSTANCE(__INSTANCE__)IS_TIM_CC2_INSTANCE(__INSTANCE__)IS_TIM_CC1_INSTANCE(__INSTANCE__)IS_TIM_BKIN2_INSTANCE(INSTANCE)(((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE)IS_TIM_BREAK_INSTANCE(INSTANCE)IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5))IS_TIM_INSTANCE(__INSTANCE__)(((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))IS_SPI_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3) || ((__INSTANCE__) == SPI4) || ((__INSTANCE__) == SPI5) || ((__INSTANCE__) == SPI6))IS_SPDIFRX_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == SPDIFRX)IS_SDMMC_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == SDMMC1) || ((__INSTANCE__) == SDMMC2))IS_SAI_BLOCK_PERIPHIS_SAI_ALL_INSTANCEIS_SAI_ALL_INSTANCE(__PERIPH__)(((__PERIPH__) == SAI1_Block_A) || ((__PERIPH__) == SAI1_Block_B) || ((__PERIPH__) == SAI2_Block_A) || ((__PERIPH__) == SAI2_Block_B))IS_RTC_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == RTC)IS_RNG_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == RNG)IS_JPEG_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == JPEG)IS_MDIOS_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == MDIOS)IS_LTDC_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == LTDC)IS_LPTIM_INSTANCE(__INSTANCE__)((__INSTANCE__) == LPTIM1)IS_I2S_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3))IS_SMBUS_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))IS_I2C_ALL_INSTANCE(__INSTANCE__)IS_QSPI_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == QUADSPI)IS_CEC_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == CEC)IS_GPIO_AF_INSTANCE(__INSTANCE__)(((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))IS_GPIO_ALL_INSTANCE(__INSTANCE__)IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == DMA1_Stream0) || ((__INSTANCE__) == DMA1_Stream1) || ((__INSTANCE__) == DMA1_Stream2) || ((__INSTANCE__) == DMA1_Stream3) || ((__INSTANCE__) == DMA1_Stream4) || ((__INSTANCE__) == DMA1_Stream5) || ((__INSTANCE__) == DMA1_Stream6) || ((__INSTANCE__) == DMA1_Stream7) || ((__INSTANCE__) == DMA2_Stream0) || ((__INSTANCE__) == DMA2_Stream1) || ((__INSTANCE__) == DMA2_Stream2) || ((__INSTANCE__) == DMA2_Stream3) || ((__INSTANCE__) == DMA2_Stream4) || ((__INSTANCE__) == DMA2_Stream5) || ((__INSTANCE__) == DMA2_Stream6) || ((__INSTANCE__) == DMA2_Stream7))IS_DMA2D_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == DMA2D)IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE)(((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7))IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE)(((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3))IS_DCMI_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == DCMI)IS_DAC_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == DAC1)IS_CRC_ALL_INSTANCE(__INSTANCE__)((__INSTANCE__) == CRC)IS_CAN_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == CAN1) || ((__INSTANCE__) == CAN2) || ((__INSTANCE__) == CAN3))IS_ADC_COMMON_INSTANCE(INSTANCE)((INSTANCE) == ADC123_COMMON)IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE)((INSTANCE) == ADC1)IS_ADC_ALL_INSTANCE(__INSTANCE__)(((__INSTANCE__) == ADC1) || ((__INSTANCE__) == ADC2) || ((__INSTANCE__) == ADC3))DSI_WRPCR_REGENDSI_WRPCR_REGEN_Msk(0x1UL << DSI_WRPCR_REGEN_Pos)DSI_WRPCR_REGEN_Pos(24U)DSI_WRPCR_PLL_ODF1DSI_WRPCR_PLL_ODF1_Msk(0x1UL << DSI_WRPCR_PLL_ODF1_Pos)DSI_WRPCR_PLL_ODF1_Pos(17U)DSI_WRPCR_PLL_ODF0DSI_WRPCR_PLL_ODF0_Msk(0x1UL << DSI_WRPCR_PLL_ODF0_Pos)DSI_WRPCR_PLL_ODF0_Pos(16U)DSI_WRPCR_PLL_ODFDSI_WRPCR_PLL_ODF_Msk(0x3UL << DSI_WRPCR_PLL_ODF_Pos)DSI_WRPCR_PLL_ODF_PosDSI_WRPCR_PLL_IDF3DSI_WRPCR_PLL_IDF3_Msk(0x1UL << DSI_WRPCR_PLL_IDF3_Pos)DSI_WRPCR_PLL_IDF3_Pos(14U)DSI_WRPCR_PLL_IDF2DSI_WRPCR_PLL_IDF2_Msk(0x1UL << DSI_WRPCR_PLL_IDF2_Pos)DSI_WRPCR_PLL_IDF2_Pos(13U)DSI_WRPCR_PLL_IDF1DSI_WRPCR_PLL_IDF1_Msk(0x1UL << DSI_WRPCR_PLL_IDF1_Pos)DSI_WRPCR_PLL_IDF1_Pos(12U)DSI_WRPCR_PLL_IDF0DSI_WRPCR_PLL_IDF0_Msk(0x1UL << DSI_WRPCR_PLL_IDF0_Pos)DSI_WRPCR_PLL_IDF0_Pos(11U)DSI_WRPCR_PLL_IDFDSI_WRPCR_PLL_IDF_Msk(0xFUL << DSI_WRPCR_PLL_IDF_Pos)DSI_WRPCR_PLL_IDF_PosDSI_WRPCR_PLL_NDIV6DSI_WRPCR_PLL_NDIV6_Msk(0x1UL << DSI_WRPCR_PLL_NDIV6_Pos)DSI_WRPCR_PLL_NDIV6_Pos(8U)DSI_WRPCR_PLL_NDIV5DSI_WRPCR_PLL_NDIV5_Msk(0x1UL << DSI_WRPCR_PLL_NDIV5_Pos)DSI_WRPCR_PLL_NDIV5_PosDSI_WRPCR_PLL_NDIV4DSI_WRPCR_PLL_NDIV4_Msk(0x1UL << DSI_WRPCR_PLL_NDIV4_Pos)DSI_WRPCR_PLL_NDIV4_Pos(6U)DSI_WRPCR_PLL_NDIV3DSI_WRPCR_PLL_NDIV3_Msk(0x1UL << DSI_WRPCR_PLL_NDIV3_Pos)DSI_WRPCR_PLL_NDIV3_Pos(5U)DSI_WRPCR_PLL_NDIV2DSI_WRPCR_PLL_NDIV2_Msk(0x1UL << DSI_WRPCR_PLL_NDIV2_Pos)DSI_WRPCR_PLL_NDIV2_Pos(4U)DSI_WRPCR_PLL_NDIV1DSI_WRPCR_PLL_NDIV1_Msk(0x1UL << DSI_WRPCR_PLL_NDIV1_Pos)DSI_WRPCR_PLL_NDIV1_Pos(3U)DSI_WRPCR_PLL_NDIV0DSI_WRPCR_PLL_NDIV0_Msk(0x1UL << DSI_WRPCR_PLL_NDIV0_Pos)DSI_WRPCR_PLL_NDIV0_Pos(2U)DSI_WRPCR_PLL_NDIVDSI_WRPCR_PLL_NDIV_Msk(0x7FUL << DSI_WRPCR_PLL_NDIV_Pos)DSI_WRPCR_PLL_NDIV_PosDSI_WRPCR_PLLENDSI_WRPCR_PLLEN_Msk(0x1UL << DSI_WRPCR_PLLEN_Pos)DSI_WRPCR_PLLEN_PosDSI_WPCR4_TCLKPOST7DSI_WPCR4_TCLKPOST7_Msk(0x1UL << DSI_WPCR4_TCLKPOST7_Pos)DSI_WPCR4_TCLKPOST7_PosDSI_WPCR4_TCLKPOST6DSI_WPCR4_TCLKPOST6_Msk(0x1UL << DSI_WPCR4_TCLKPOST6_Pos)DSI_WPCR4_TCLKPOST6_PosDSI_WPCR4_TCLKPOST5DSI_WPCR4_TCLKPOST5_Msk(0x1UL << DSI_WPCR4_TCLKPOST5_Pos)DSI_WPCR4_TCLKPOST5_PosDSI_WPCR4_TCLKPOST4DSI_WPCR4_TCLKPOST4_Msk(0x1UL << DSI_WPCR4_TCLKPOST4_Pos)DSI_WPCR4_TCLKPOST4_PosDSI_WPCR4_TCLKPOST3DSI_WPCR4_TCLKPOST3_Msk(0x1UL << DSI_WPCR4_TCLKPOST3_Pos)DSI_WPCR4_TCLKPOST3_PosDSI_WPCR4_TCLKPOST2DSI_WPCR4_TCLKPOST2_Msk(0x1UL << DSI_WPCR4_TCLKPOST2_Pos)DSI_WPCR4_TCLKPOST2_PosDSI_WPCR4_TCLKPOST1DSI_WPCR4_TCLKPOST1_Msk(0x1UL << DSI_WPCR4_TCLKPOST1_Pos)DSI_WPCR4_TCLKPOST1_Pos(1U)DSI_WPCR4_TCLKPOST0DSI_WPCR4_TCLKPOST0_Msk(0x1UL << DSI_WPCR4_TCLKPOST0_Pos)DSI_WPCR4_TCLKPOST0_PosDSI_WPCR4_TCLKPOSTDSI_WPCR4_TCLKPOST_Msk(0xFFUL << DSI_WPCR4_TCLKPOST_Pos)DSI_WPCR4_TCLKPOST_PosDSI_WPCR3_TLPXC7DSI_WPCR3_TLPXC7_Msk(0x1UL << DSI_WPCR3_TLPXC7_Pos)DSI_WPCR3_TLPXC7_Pos(31U)DSI_WPCR3_TLPXC6DSI_WPCR3_TLPXC6_Msk(0x1UL << DSI_WPCR3_TLPXC6_Pos)DSI_WPCR3_TLPXC6_Pos(30U)DSI_WPCR3_TLPXC5DSI_WPCR3_TLPXC5_Msk(0x1UL << DSI_WPCR3_TLPXC5_Pos)DSI_WPCR3_TLPXC5_Pos(29U)DSI_WPCR3_TLPXC4DSI_WPCR3_TLPXC4_Msk(0x1UL << DSI_WPCR3_TLPXC4_Pos)DSI_WPCR3_TLPXC4_Pos(28U)DSI_WPCR3_TLPXC3DSI_WPCR3_TLPXC3_Msk(0x1UL << DSI_WPCR3_TLPXC3_Pos)DSI_WPCR3_TLPXC3_Pos(27U)DSI_WPCR3_TLPXC2DSI_WPCR3_TLPXC2_Msk(0x1UL << DSI_WPCR3_TLPXC2_Pos)DSI_WPCR3_TLPXC2_Pos(26U)DSI_WPCR3_TLPXC1DSI_WPCR3_TLPXC1_Msk(0x1UL << DSI_WPCR3_TLPXC1_Pos)DSI_WPCR3_TLPXC1_Pos(25U)DSI_WPCR3_TLPXC0DSI_WPCR3_TLPXC0_Msk(0x1UL << DSI_WPCR3_TLPXC0_Pos)DSI_WPCR3_TLPXC0_PosDSI_WPCR3_TLPXCDSI_WPCR3_TLPXC_Msk(0xFFUL << DSI_WPCR3_TLPXC_Pos)DSI_WPCR3_TLPXC_PosDSI_WPCR3_THSEXIT7DSI_WPCR3_THSEXIT7_Msk(0x1UL << DSI_WPCR3_THSEXIT7_Pos)DSI_WPCR3_THSEXIT7_Pos(23U)DSI_WPCR3_THSEXIT6DSI_WPCR3_THSEXIT6_Msk(0x1UL << DSI_WPCR3_THSEXIT6_Pos)DSI_WPCR3_THSEXIT6_Pos(22U)DSI_WPCR3_THSEXIT5DSI_WPCR3_THSEXIT5_Msk(0x1UL << DSI_WPCR3_THSEXIT5_Pos)DSI_WPCR3_THSEXIT5_Pos(21U)DSI_WPCR3_THSEXIT4DSI_WPCR3_THSEXIT4_Msk(0x1UL << DSI_WPCR3_THSEXIT4_Pos)DSI_WPCR3_THSEXIT4_Pos(20U)DSI_WPCR3_THSEXIT3DSI_WPCR3_THSEXIT3_Msk(0x1UL << DSI_WPCR3_THSEXIT3_Pos)DSI_WPCR3_THSEXIT3_Pos(19U)DSI_WPCR3_THSEXIT2DSI_WPCR3_THSEXIT2_Msk(0x1UL << DSI_WPCR3_THSEXIT2_Pos)DSI_WPCR3_THSEXIT2_Pos(18U)DSI_WPCR3_THSEXIT1DSI_WPCR3_THSEXIT1_Msk(0x1UL << DSI_WPCR3_THSEXIT1_Pos)DSI_WPCR3_THSEXIT1_PosDSI_WPCR3_THSEXIT0DSI_WPCR3_THSEXIT0_Msk(0x1UL << DSI_WPCR3_THSEXIT0_Pos)DSI_WPCR3_THSEXIT0_PosDSI_WPCR3_THSEXITDSI_WPCR3_THSEXIT_Msk(0xFFUL << DSI_WPCR3_THSEXIT_Pos)DSI_WPCR3_THSEXIT_PosDSI_WPCR3_TLPXD7DSI_WPCR3_TLPXD7_Msk(0x1UL << DSI_WPCR3_TLPXD7_Pos)DSI_WPCR3_TLPXD7_Pos(15U)DSI_WPCR3_TLPXD6DSI_WPCR3_TLPXD6_Msk(0x1UL << DSI_WPCR3_TLPXD6_Pos)DSI_WPCR3_TLPXD6_PosDSI_WPCR3_TLPXD5DSI_WPCR3_TLPXD5_Msk(0x1UL << DSI_WPCR3_TLPXD5_Pos)DSI_WPCR3_TLPXD5_PosDSI_WPCR3_TLPXD4DSI_WPCR3_TLPXD4_Msk(0x1UL << DSI_WPCR3_TLPXD4_Pos)DSI_WPCR3_TLPXD4_PosDSI_WPCR3_TLPXD3DSI_WPCR3_TLPXD3_Msk(0x1UL << DSI_WPCR3_TLPXD3_Pos)DSI_WPCR3_TLPXD3_PosDSI_WPCR3_TLPXD2DSI_WPCR3_TLPXD2_Msk(0x1UL << DSI_WPCR3_TLPXD2_Pos)DSI_WPCR3_TLPXD2_Pos(10U)DSI_WPCR3_TLPXD1DSI_WPCR3_TLPXD1_Msk(0x1UL << DSI_WPCR3_TLPXD1_Pos)DSI_WPCR3_TLPXD1_Pos(9U)DSI_WPCR3_TLPXD0DSI_WPCR3_TLPXD0_Msk(0x1UL << DSI_WPCR3_TLPXD0_Pos)DSI_WPCR3_TLPXD0_PosDSI_WPCR3_TLPXDDSI_WPCR3_TLPXD_Msk(0xFFUL << DSI_WPCR3_TLPXD_Pos)DSI_WPCR3_TLPXD_PosDSI_WPCR3_THSZERO7DSI_WPCR3_THSZERO7_Msk(0x1UL << DSI_WPCR3_THSZERO7_Pos)DSI_WPCR3_THSZERO7_PosDSI_WPCR3_THSZERO6DSI_WPCR3_THSZERO6_Msk(0x1UL << DSI_WPCR3_THSZERO6_Pos)DSI_WPCR3_THSZERO6_PosDSI_WPCR3_THSZERO5DSI_WPCR3_THSZERO5_Msk(0x1UL << DSI_WPCR3_THSZERO5_Pos)DSI_WPCR3_THSZERO5_PosDSI_WPCR3_THSZERO4DSI_WPCR3_THSZERO4_Msk(0x1UL << DSI_WPCR3_THSZERO4_Pos)DSI_WPCR3_THSZERO4_PosDSI_WPCR3_THSZERO3DSI_WPCR3_THSZERO3_Msk(0x1UL << DSI_WPCR3_THSZERO3_Pos)DSI_WPCR3_THSZERO3_PosDSI_WPCR3_THSZERO2DSI_WPCR3_THSZERO2_Msk(0x1UL << DSI_WPCR3_THSZERO2_Pos)DSI_WPCR3_THSZERO2_PosDSI_WPCR3_THSZERO1DSI_WPCR3_THSZERO1_Msk(0x1UL << DSI_WPCR3_THSZERO1_Pos)DSI_WPCR3_THSZERO1_PosDSI_WPCR3_THSZERO0DSI_WPCR3_THSZERO0_Msk(0x1UL << DSI_WPCR3_THSZERO0_Pos)DSI_WPCR3_THSZERO0_PosDSI_WPCR3_THSZERODSI_WPCR3_THSZERO_Msk(0xFFUL << DSI_WPCR3_THSZERO_Pos)DSI_WPCR3_THSZERO_PosDSI_WPCR2_THSTRAIL7DSI_WPCR2_THSTRAIL7_Msk(0x1UL << DSI_WPCR2_THSTRAIL7_Pos)DSI_WPCR2_THSTRAIL7_PosDSI_WPCR2_THSTRAIL6DSI_WPCR2_THSTRAIL6_Msk(0x1UL << DSI_WPCR2_THSTRAIL6_Pos)DSI_WPCR2_THSTRAIL6_PosDSI_WPCR2_THSTRAIL5DSI_WPCR2_THSTRAIL5_Msk(0x1UL << DSI_WPCR2_THSTRAIL5_Pos)DSI_WPCR2_THSTRAIL5_PosDSI_WPCR2_THSTRAIL4DSI_WPCR2_THSTRAIL4_Msk(0x1UL << DSI_WPCR2_THSTRAIL4_Pos)DSI_WPCR2_THSTRAIL4_PosDSI_WPCR2_THSTRAIL3DSI_WPCR2_THSTRAIL3_Msk(0x1UL << DSI_WPCR2_THSTRAIL3_Pos)DSI_WPCR2_THSTRAIL3_PosDSI_WPCR2_THSTRAIL2DSI_WPCR2_THSTRAIL2_Msk(0x1UL << DSI_WPCR2_THSTRAIL2_Pos)DSI_WPCR2_THSTRAIL2_PosDSI_WPCR2_THSTRAIL1DSI_WPCR2_THSTRAIL1_Msk(0x1UL << DSI_WPCR2_THSTRAIL1_Pos)DSI_WPCR2_THSTRAIL1_PosDSI_WPCR2_THSTRAIL0DSI_WPCR2_THSTRAIL0_Msk(0x1UL << DSI_WPCR2_THSTRAIL0_Pos)DSI_WPCR2_THSTRAIL0_PosDSI_WPCR2_THSTRAILDSI_WPCR2_THSTRAIL_Msk(0xFFUL << DSI_WPCR2_THSTRAIL_Pos)DSI_WPCR2_THSTRAIL_PosDSI_WPCR2_THSPREP7DSI_WPCR2_THSPREP7_Msk(0x1UL << DSI_WPCR2_THSPREP7_Pos)DSI_WPCR2_THSPREP7_PosDSI_WPCR2_THSPREP6DSI_WPCR2_THSPREP6_Msk(0x1UL << DSI_WPCR2_THSPREP6_Pos)DSI_WPCR2_THSPREP6_PosDSI_WPCR2_THSPREP5DSI_WPCR2_THSPREP5_Msk(0x1UL << DSI_WPCR2_THSPREP5_Pos)DSI_WPCR2_THSPREP5_PosDSI_WPCR2_THSPREP4DSI_WPCR2_THSPREP4_Msk(0x1UL << DSI_WPCR2_THSPREP4_Pos)DSI_WPCR2_THSPREP4_PosDSI_WPCR2_THSPREP3DSI_WPCR2_THSPREP3_Msk(0x1UL << DSI_WPCR2_THSPREP3_Pos)DSI_WPCR2_THSPREP3_PosDSI_WPCR2_THSPREP2DSI_WPCR2_THSPREP2_Msk(0x1UL << DSI_WPCR2_THSPREP2_Pos)DSI_WPCR2_THSPREP2_PosDSI_WPCR2_THSPREP1DSI_WPCR2_THSPREP1_Msk(0x1UL << DSI_WPCR2_THSPREP1_Pos)DSI_WPCR2_THSPREP1_PosDSI_WPCR2_THSPREP0DSI_WPCR2_THSPREP0_Msk(0x1UL << DSI_WPCR2_THSPREP0_Pos)DSI_WPCR2_THSPREP0_PosDSI_WPCR2_THSPREPDSI_WPCR2_THSPREP_Msk(0xFFUL << DSI_WPCR2_THSPREP_Pos)DSI_WPCR2_THSPREP_PosDSI_WPCR2_TCLKZERO7DSI_WPCR2_TCLKZERO7_Msk(0x1UL << DSI_WPCR2_TCLKZERO7_Pos)DSI_WPCR2_TCLKZERO7_PosDSI_WPCR2_TCLKZERO6DSI_WPCR2_TCLKZERO6_Msk(0x1UL << DSI_WPCR2_TCLKZERO6_Pos)DSI_WPCR2_TCLKZERO6_PosDSI_WPCR2_TCLKZERO5DSI_WPCR2_TCLKZERO5_Msk(0x1UL << DSI_WPCR2_TCLKZERO5_Pos)DSI_WPCR2_TCLKZERO5_PosDSI_WPCR2_TCLKZERO4DSI_WPCR2_TCLKZERO4_Msk(0x1UL << DSI_WPCR2_TCLKZERO4_Pos)DSI_WPCR2_TCLKZERO4_PosDSI_WPCR2_TCLKZERO3DSI_WPCR2_TCLKZERO3_Msk(0x1UL << DSI_WPCR2_TCLKZERO3_Pos)DSI_WPCR2_TCLKZERO3_PosDSI_WPCR2_TCLKZERO2DSI_WPCR2_TCLKZERO2_Msk(0x1UL << DSI_WPCR2_TCLKZERO2_Pos)DSI_WPCR2_TCLKZERO2_PosDSI_WPCR2_TCLKZERO1DSI_WPCR2_TCLKZERO1_Msk(0x1UL << DSI_WPCR2_TCLKZERO1_Pos)DSI_WPCR2_TCLKZERO1_PosDSI_WPCR2_TCLKZERO0DSI_WPCR2_TCLKZERO0_Msk(0x1UL << DSI_WPCR2_TCLKZERO0_Pos)DSI_WPCR2_TCLKZERO0_PosDSI_WPCR2_TCLKZERODSI_WPCR2_TCLKZERO_Msk(0xFFUL << DSI_WPCR2_TCLKZERO_Pos)DSI_WPCR2_TCLKZERO_PosDSI_WPCR2_TCLKPREP7DSI_WPCR2_TCLKPREP7_Msk(0x1UL << DSI_WPCR2_TCLKPREP7_Pos)DSI_WPCR2_TCLKPREP7_PosDSI_WPCR2_TCLKPREP6DSI_WPCR2_TCLKPREP6_Msk(0x1UL << DSI_WPCR2_TCLKPREP6_Pos)DSI_WPCR2_TCLKPREP6_PosDSI_WPCR2_TCLKPREP5DSI_WPCR2_TCLKPREP5_Msk(0x1UL << DSI_WPCR2_TCLKPREP5_Pos)DSI_WPCR2_TCLKPREP5_PosDSI_WPCR2_TCLKPREP4DSI_WPCR2_TCLKPREP4_Msk(0x1UL << DSI_WPCR2_TCLKPREP4_Pos)DSI_WPCR2_TCLKPREP4_PosDSI_WPCR2_TCLKPREP3DSI_WPCR2_TCLKPREP3_Msk(0x1UL << DSI_WPCR2_TCLKPREP3_Pos)DSI_WPCR2_TCLKPREP3_PosDSI_WPCR2_TCLKPREP2DSI_WPCR2_TCLKPREP2_Msk(0x1UL << DSI_WPCR2_TCLKPREP2_Pos)DSI_WPCR2_TCLKPREP2_PosDSI_WPCR2_TCLKPREP1DSI_WPCR2_TCLKPREP1_Msk(0x1UL << DSI_WPCR2_TCLKPREP1_Pos)DSI_WPCR2_TCLKPREP1_PosDSI_WPCR2_TCLKPREP0DSI_WPCR2_TCLKPREP0_Msk(0x1UL << DSI_WPCR2_TCLKPREP0_Pos)DSI_WPCR2_TCLKPREP0_PosDSI_WPCR2_TCLKPREPDSI_WPCR2_TCLKPREP_Msk(0xFFUL << DSI_WPCR2_TCLKPREP_Pos)DSI_WPCR2_TCLKPREP_PosDSI_WPCR1_LPRXFT1DSI_WPCR1_LPRXFT1_Msk(0x1UL << DSI_WPCR1_LPRXFT1_Pos)DSI_WPCR1_LPRXFT1_PosDSI_WPCR1_LPRXFT0DSI_WPCR1_LPRXFT0_Msk(0x1UL << DSI_WPCR1_LPRXFT0_Pos)DSI_WPCR1_LPRXFT0_PosDSI_WPCR1_LPRXFTDSI_WPCR1_LPRXFT_Msk(0x3UL << DSI_WPCR1_LPRXFT_Pos)DSI_WPCR1_LPRXFT_PosDSI_WPCR1_FLPRXLPMDSI_WPCR1_FLPRXLPM_Msk(0x1UL << DSI_WPCR1_FLPRXLPM_Pos)DSI_WPCR1_FLPRXLPM_PosDSI_WPCR1_HSTXSRCDL1DSI_WPCR1_HSTXSRCDL1_Msk(0x1UL << DSI_WPCR1_HSTXSRCDL1_Pos)DSI_WPCR1_HSTXSRCDL1_PosDSI_WPCR1_HSTXSRCDL0DSI_WPCR1_HSTXSRCDL0_Msk(0x1UL << DSI_WPCR1_HSTXSRCDL0_Pos)DSI_WPCR1_HSTXSRCDL0_PosDSI_WPCR1_HSTXSRCDLDSI_WPCR1_HSTXSRCDL_Msk(0x3UL << DSI_WPCR1_HSTXSRCDL_Pos)DSI_WPCR1_HSTXSRCDL_PosDSI_WPCR1_HSTXSRCCL1DSI_WPCR1_HSTXSRCCL1_Msk(0x1UL << DSI_WPCR1_HSTXSRCCL1_Pos)DSI_WPCR1_HSTXSRCCL1_PosDSI_WPCR1_HSTXSRCCL0DSI_WPCR1_HSTXSRCCL0_Msk(0x1UL << DSI_WPCR1_HSTXSRCCL0_Pos)DSI_WPCR1_HSTXSRCCL0_PosDSI_WPCR1_HSTXSRCCLDSI_WPCR1_HSTXSRCCL_Msk(0x3UL << DSI_WPCR1_HSTXSRCCL_Pos)DSI_WPCR1_HSTXSRCCL_PosDSI_WPCR1_LPRXVCDL1DSI_WPCR1_LPRXVCDL1_Msk(0x1UL << DSI_WPCR1_LPRXVCDL1_Pos)DSI_WPCR1_LPRXVCDL1_PosDSI_WPCR1_LPRXVCDL0DSI_WPCR1_LPRXVCDL0_Msk(0x1UL << DSI_WPCR1_LPRXVCDL0_Pos)DSI_WPCR1_LPRXVCDL0_PosDSI_WPCR1_LPRXVCDLDSI_WPCR1_LPRXVCDL_Msk(0x3UL << DSI_WPCR1_LPRXVCDL_Pos)DSI_WPCR1_LPRXVCDL_PosDSI_WPCR1_SDDCDSI_WPCR1_SDDC_Msk(0x1UL << DSI_WPCR1_SDDC_Pos)DSI_WPCR1_SDDC_PosDSI_WPCR1_LPSRCDL1DSI_WPCR1_LPSRCDL1_Msk(0x1UL << DSI_WPCR1_LPSRCDL1_Pos)DSI_WPCR1_LPSRCDL1_PosDSI_WPCR1_LPSRCDL0DSI_WPCR1_LPSRCDL0_Msk(0x1UL << DSI_WPCR1_LPSRCDL0_Pos)DSI_WPCR1_LPSRCDL0_PosDSI_WPCR1_LPSRCDLDSI_WPCR1_LPSRCDL_Msk(0x3UL << DSI_WPCR1_LPSRCDL_Pos)DSI_WPCR1_LPSRCDL_PosDSI_WPCR1_LPSRCCL1DSI_WPCR1_LPSRCCL1_Msk(0x1UL << DSI_WPCR1_LPSRCCL1_Pos)DSI_WPCR1_LPSRCCL1_PosDSI_WPCR1_LPSRCCL0DSI_WPCR1_LPSRCCL0_Msk(0x1UL << DSI_WPCR1_LPSRCCL0_Pos)DSI_WPCR1_LPSRCCL0_PosDSI_WPCR1_LPSRCCLDSI_WPCR1_LPSRCCL_Msk(0x3UL << DSI_WPCR1_LPSRCCL_Pos)DSI_WPCR1_LPSRCCL_PosDSI_WPCR1_HSTXDDL1DSI_WPCR1_HSTXDDL1_Msk(0x1UL << DSI_WPCR1_HSTXDDL1_Pos)DSI_WPCR1_HSTXDDL1_PosDSI_WPCR1_HSTXDDL0DSI_WPCR1_HSTXDDL0_Msk(0x1UL << DSI_WPCR1_HSTXDDL0_Pos)DSI_WPCR1_HSTXDDL0_PosDSI_WPCR1_HSTXDDLDSI_WPCR1_HSTXDDL_Msk(0x3UL << DSI_WPCR1_HSTXDDL_Pos)DSI_WPCR1_HSTXDDL_PosDSI_WPCR1_HSTXDCL1DSI_WPCR1_HSTXDCL1_Msk(0x1UL << DSI_WPCR1_HSTXDCL1_Pos)DSI_WPCR1_HSTXDCL1_PosDSI_WPCR1_HSTXDCL0DSI_WPCR1_HSTXDCL0_Msk(0x1UL << DSI_WPCR1_HSTXDCL0_Pos)DSI_WPCR1_HSTXDCL0_PosDSI_WPCR1_HSTXDCLDSI_WPCR1_HSTXDCL_Msk(0x3UL << DSI_WPCR1_HSTXDCL_Pos)DSI_WPCR1_HSTXDCL_PosDSI_WPCR0_TCLKPOSTENDSI_WPCR0_TCLKPOSTEN_Msk(0x1UL << DSI_WPCR0_TCLKPOSTEN_Pos)DSI_WPCR0_TCLKPOSTEN_PosDSI_WPCR0_TLPXCENDSI_WPCR0_TLPXCEN_Msk(0x1UL << DSI_WPCR0_TLPXCEN_Pos)DSI_WPCR0_TLPXCEN_PosDSI_WPCR0_THSEXITENDSI_WPCR0_THSEXITEN_Msk(0x1UL << DSI_WPCR0_THSEXITEN_Pos)DSI_WPCR0_THSEXITEN_PosDSI_WPCR0_TLPXDENDSI_WPCR0_TLPXDEN_Msk(0x1UL << DSI_WPCR0_TLPXDEN_Pos)DSI_WPCR0_TLPXDEN_PosDSI_WPCR0_THSZEROENDSI_WPCR0_THSZEROEN_Msk(0x1UL << DSI_WPCR0_THSZEROEN_Pos)DSI_WPCR0_THSZEROEN_PosDSI_WPCR0_THSTRAILENDSI_WPCR0_THSTRAILEN_Msk(0x1UL << DSI_WPCR0_THSTRAILEN_Pos)DSI_WPCR0_THSTRAILEN_PosDSI_WPCR0_THSPREPENDSI_WPCR0_THSPREPEN_Msk(0x1UL << DSI_WPCR0_THSPREPEN_Pos)DSI_WPCR0_THSPREPEN_PosDSI_WPCR0_TCLKZEROENDSI_WPCR0_TCLKZEROEN_Msk(0x1UL << DSI_WPCR0_TCLKZEROEN_Pos)DSI_WPCR0_TCLKZEROEN_PosDSI_WPCR0_TCLKPREPENDSI_WPCR0_TCLKPREPEN_Msk(0x1UL << DSI_WPCR0_TCLKPREPEN_Pos)DSI_WPCR0_TCLKPREPEN_PosDSI_WPCR0_PDENDSI_WPCR0_PDEN_Msk(0x1UL << DSI_WPCR0_PDEN_Pos)DSI_WPCR0_PDEN_PosDSI_WPCR0_TDDLDSI_WPCR0_TDDL_Msk(0x1UL << DSI_WPCR0_TDDL_Pos)DSI_WPCR0_TDDL_PosDSI_WPCR0_CDOFFDLDSI_WPCR0_CDOFFDL_Msk(0x1UL << DSI_WPCR0_CDOFFDL_Pos)DSI_WPCR0_CDOFFDL_PosDSI_WPCR0_FTXSMDLDSI_WPCR0_FTXSMDL_Msk(0x1UL << DSI_WPCR0_FTXSMDL_Pos)DSI_WPCR0_FTXSMDL_PosDSI_WPCR0_FTXSMCLDSI_WPCR0_FTXSMCL_Msk(0x1UL << DSI_WPCR0_FTXSMCL_Pos)DSI_WPCR0_FTXSMCL_PosDSI_WPCR0_HSIDL1DSI_WPCR0_HSIDL1_Msk(0x1UL << DSI_WPCR0_HSIDL1_Pos)DSI_WPCR0_HSIDL1_PosDSI_WPCR0_HSIDL0DSI_WPCR0_HSIDL0_Msk(0x1UL << DSI_WPCR0_HSIDL0_Pos)DSI_WPCR0_HSIDL0_PosDSI_WPCR0_HSICLDSI_WPCR0_HSICL_Msk(0x1UL << DSI_WPCR0_HSICL_Pos)DSI_WPCR0_HSICL_PosDSI_WPCR0_SWDL1DSI_WPCR0_SWDL1_Msk(0x1UL << DSI_WPCR0_SWDL1_Pos)DSI_WPCR0_SWDL1_PosDSI_WPCR0_SWDL0DSI_WPCR0_SWDL0_Msk(0x1UL << DSI_WPCR0_SWDL0_Pos)DSI_WPCR0_SWDL0_PosDSI_WPCR0_SWCLDSI_WPCR0_SWCL_Msk(0x1UL << DSI_WPCR0_SWCL_Pos)DSI_WPCR0_SWCL_PosDSI_WPCR0_UIX4_5(0x20UL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4_4(0x10UL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4_3(0x08UL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4_2(0x04UL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4_1(0x02UL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4_0(0x01UL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4DSI_WPCR0_UIX4_Msk(0x3FUL << DSI_WPCR0_UIX4_Pos)DSI_WPCR0_UIX4_PosDSI_WIFCR_CRRIFDSI_WIFCR_CRRIF_Msk(0x1UL << DSI_WIFCR_CRRIF_Pos)DSI_WIFCR_CRRIF_PosDSI_WIFCR_CPLLUIFDSI_WIFCR_CPLLUIF_Msk(0x1UL << DSI_WIFCR_CPLLUIF_Pos)DSI_WIFCR_CPLLUIF_PosDSI_WIFCR_CPLLLIFDSI_WIFCR_CPLLLIF_Msk(0x1UL << DSI_WIFCR_CPLLLIF_Pos)DSI_WIFCR_CPLLLIF_PosDSI_WIFCR_CERIFDSI_WIFCR_CERIF_Msk(0x1UL << DSI_WIFCR_CERIF_Pos)DSI_WIFCR_CERIF_PosDSI_WIFCR_CTEIFDSI_WIFCR_CTEIF_Msk(0x1UL << DSI_WIFCR_CTEIF_Pos)DSI_WIFCR_CTEIF_PosDSI_WISR_RRIFDSI_WISR_RRIF_Msk(0x1UL << DSI_WISR_RRIF_Pos)DSI_WISR_RRIF_PosDSI_WISR_RRSDSI_WISR_RRS_Msk(0x1UL << DSI_WISR_RRS_Pos)DSI_WISR_RRS_PosDSI_WISR_PLLUIFDSI_WISR_PLLUIF_Msk(0x1UL << DSI_WISR_PLLUIF_Pos)DSI_WISR_PLLUIF_PosDSI_WISR_PLLLIFDSI_WISR_PLLLIF_Msk(0x1UL << DSI_WISR_PLLLIF_Pos)DSI_WISR_PLLLIF_PosDSI_WISR_PLLLSDSI_WISR_PLLLS_Msk(0x1UL << DSI_WISR_PLLLS_Pos)DSI_WISR_PLLLS_PosDSI_WISR_BUSYDSI_WISR_BUSY_Msk(0x1UL << DSI_WISR_BUSY_Pos)DSI_WISR_BUSY_PosDSI_WISR_ERIFDSI_WISR_ERIF_Msk(0x1UL << DSI_WISR_ERIF_Pos)DSI_WISR_ERIF_PosDSI_WISR_TEIFDSI_WISR_TEIF_Msk(0x1UL << DSI_WISR_TEIF_Pos)DSI_WISR_TEIF_PosDSI_WIER_RRIEDSI_WIER_RRIE_Msk(0x1UL << DSI_WIER_RRIE_Pos)DSI_WIER_RRIE_PosDSI_WIER_PLLUIEDSI_WIER_PLLUIE_Msk(0x1UL << DSI_WIER_PLLUIE_Pos)DSI_WIER_PLLUIE_PosDSI_WIER_PLLLIEDSI_WIER_PLLLIE_Msk(0x1UL << DSI_WIER_PLLLIE_Pos)DSI_WIER_PLLLIE_PosDSI_WIER_ERIEDSI_WIER_ERIE_Msk(0x1UL << DSI_WIER_ERIE_Pos)DSI_WIER_ERIE_PosDSI_WIER_TEIEDSI_WIER_TEIE_Msk(0x1UL << DSI_WIER_TEIE_Pos)DSI_WIER_TEIE_PosDSI_WCR_DSIENDSI_WCR_DSIEN_Msk(0x1UL << DSI_WCR_DSIEN_Pos)DSI_WCR_DSIEN_PosDSI_WCR_LTDCENDSI_WCR_LTDCEN_Msk(0x1UL << DSI_WCR_LTDCEN_Pos)DSI_WCR_LTDCEN_PosDSI_WCR_SHTDNDSI_WCR_SHTDN_Msk(0x1UL << DSI_WCR_SHTDN_Pos)DSI_WCR_SHTDN_PosDSI_WCR_COLMDSI_WCR_COLM_Msk(0x1UL << DSI_WCR_COLM_Pos)DSI_WCR_COLM_PosDSI_WCFGR_VSPOLDSI_WCFGR_VSPOL_Msk(0x1UL << DSI_WCFGR_VSPOL_Pos)DSI_WCFGR_VSPOL_PosDSI_WCFGR_ARDSI_WCFGR_AR_Msk(0x1UL << DSI_WCFGR_AR_Pos)DSI_WCFGR_AR_PosDSI_WCFGR_TEPOLDSI_WCFGR_TEPOL_Msk(0x1UL << DSI_WCFGR_TEPOL_Pos)DSI_WCFGR_TEPOL_PosDSI_WCFGR_TESRCDSI_WCFGR_TESRC_Msk(0x1UL << DSI_WCFGR_TESRC_Pos)DSI_WCFGR_TESRC_PosDSI_WCFGR_COLMUX2DSI_WCFGR_COLMUX2_Msk(0x1UL << DSI_WCFGR_COLMUX2_Pos)DSI_WCFGR_COLMUX2_PosDSI_WCFGR_COLMUX1DSI_WCFGR_COLMUX1_Msk(0x1UL << DSI_WCFGR_COLMUX1_Pos)DSI_WCFGR_COLMUX1_PosDSI_WCFGR_COLMUX0DSI_WCFGR_COLMUX0_Msk(0x1UL << DSI_WCFGR_COLMUX0_Pos)DSI_WCFGR_COLMUX0_PosDSI_WCFGR_COLMUXDSI_WCFGR_COLMUX_Msk(0x7UL << DSI_WCFGR_COLMUX_Pos)DSI_WCFGR_COLMUX_PosDSI_WCFGR_DSIMDSI_WCFGR_DSIM_Msk(0x1UL << DSI_WCFGR_DSIM_Pos)DSI_WCFGR_DSIM_PosDSI_TDCCR_S3DCDSI_TDCCR_S3DC_Msk(0x1UL << DSI_TDCCR_S3DC_Pos)DSI_TDCCR_S3DC_PosDSI_TDCCR_RFDSI_TDCCR_RF_Msk(0x1UL << DSI_TDCCR_RF_Pos)DSI_TDCCR_RF_PosDSI_TDCCR_SVSDSI_TDCCR_SVS_Msk(0x1UL << DSI_TDCCR_SVS_Pos)DSI_TDCCR_SVS_PosDSI_TDCCR_3DF10x00000008UDSI_TDCCR_3DF00x00000004UDSI_TDCCR_3DF0x0000000CUDSI_TDCCR_3DM10x00000002UDSI_TDCCR_3DM00x00000001UDSI_TDCCR_3DM0x00000003UDSI_VVACCR_VA13DSI_VVACCR_VA13_Msk(0x1UL << DSI_VVACCR_VA13_Pos)DSI_VVACCR_VA13_PosDSI_VVACCR_VA12DSI_VVACCR_VA12_Msk(0x1UL << DSI_VVACCR_VA12_Pos)DSI_VVACCR_VA12_PosDSI_VVACCR_VA11DSI_VVACCR_VA11_Msk(0x1UL << DSI_VVACCR_VA11_Pos)DSI_VVACCR_VA11_PosDSI_VVACCR_VA10DSI_VVACCR_VA10_Msk(0x1UL << DSI_VVACCR_VA10_Pos)DSI_VVACCR_VA10_PosDSI_VVACCR_VA9DSI_VVACCR_VA9_Msk(0x1UL << DSI_VVACCR_VA9_Pos)DSI_VVACCR_VA9_PosDSI_VVACCR_VA8DSI_VVACCR_VA8_Msk(0x1UL << DSI_VVACCR_VA8_Pos)DSI_VVACCR_VA8_PosDSI_VVACCR_VA7DSI_VVACCR_VA7_Msk(0x1UL << DSI_VVACCR_VA7_Pos)DSI_VVACCR_VA7_PosDSI_VVACCR_VA6DSI_VVACCR_VA6_Msk(0x1UL << DSI_VVACCR_VA6_Pos)DSI_VVACCR_VA6_PosDSI_VVACCR_VA5DSI_VVACCR_VA5_Msk(0x1UL << DSI_VVACCR_VA5_Pos)DSI_VVACCR_VA5_PosDSI_VVACCR_VA4DSI_VVACCR_VA4_Msk(0x1UL << DSI_VVACCR_VA4_Pos)DSI_VVACCR_VA4_PosDSI_VVACCR_VA3DSI_VVACCR_VA3_Msk(0x1UL << DSI_VVACCR_VA3_Pos)DSI_VVACCR_VA3_PosDSI_VVACCR_VA2DSI_VVACCR_VA2_Msk(0x1UL << DSI_VVACCR_VA2_Pos)DSI_VVACCR_VA2_PosDSI_VVACCR_VA1DSI_VVACCR_VA1_Msk(0x1UL << DSI_VVACCR_VA1_Pos)DSI_VVACCR_VA1_PosDSI_VVACCR_VA0DSI_VVACCR_VA0_Msk(0x1UL << DSI_VVACCR_VA0_Pos)DSI_VVACCR_VA0_PosDSI_VVACCR_VADSI_VVACCR_VA_Msk(0x3FFFUL << DSI_VVACCR_VA_Pos)DSI_VVACCR_VA_PosDSI_VVFPCCR_VFP9DSI_VVFPCCR_VFP9_Msk(0x1UL << DSI_VVFPCCR_VFP9_Pos)DSI_VVFPCCR_VFP9_PosDSI_VVFPCCR_VFP8DSI_VVFPCCR_VFP8_Msk(0x1UL << DSI_VVFPCCR_VFP8_Pos)DSI_VVFPCCR_VFP8_PosDSI_VVFPCCR_VFP7DSI_VVFPCCR_VFP7_Msk(0x1UL << DSI_VVFPCCR_VFP7_Pos)DSI_VVFPCCR_VFP7_PosDSI_VVFPCCR_VFP6DSI_VVFPCCR_VFP6_Msk(0x1UL << DSI_VVFPCCR_VFP6_Pos)DSI_VVFPCCR_VFP6_PosDSI_VVFPCCR_VFP5DSI_VVFPCCR_VFP5_Msk(0x1UL << DSI_VVFPCCR_VFP5_Pos)DSI_VVFPCCR_VFP5_PosDSI_VVFPCCR_VFP4DSI_VVFPCCR_VFP4_Msk(0x1UL << DSI_VVFPCCR_VFP4_Pos)DSI_VVFPCCR_VFP4_PosDSI_VVFPCCR_VFP3DSI_VVFPCCR_VFP3_Msk(0x1UL << DSI_VVFPCCR_VFP3_Pos)DSI_VVFPCCR_VFP3_PosDSI_VVFPCCR_VFP2DSI_VVFPCCR_VFP2_Msk(0x1UL << DSI_VVFPCCR_VFP2_Pos)DSI_VVFPCCR_VFP2_PosDSI_VVFPCCR_VFP1DSI_VVFPCCR_VFP1_Msk(0x1UL << DSI_VVFPCCR_VFP1_Pos)DSI_VVFPCCR_VFP1_PosDSI_VVFPCCR_VFP0DSI_VVFPCCR_VFP0_Msk(0x1UL << DSI_VVFPCCR_VFP0_Pos)DSI_VVFPCCR_VFP0_PosDSI_VVFPCCR_VFPDSI_VVFPCCR_VFP_Msk(0x3FFUL << DSI_VVFPCCR_VFP_Pos)DSI_VVFPCCR_VFP_PosDSI_VVBPCCR_VBP9DSI_VVBPCCR_VBP9_Msk(0x1UL << DSI_VVBPCCR_VBP9_Pos)DSI_VVBPCCR_VBP9_PosDSI_VVBPCCR_VBP8DSI_VVBPCCR_VBP8_Msk(0x1UL << DSI_VVBPCCR_VBP8_Pos)DSI_VVBPCCR_VBP8_PosDSI_VVBPCCR_VBP7DSI_VVBPCCR_VBP7_Msk(0x1UL << DSI_VVBPCCR_VBP7_Pos)DSI_VVBPCCR_VBP7_PosDSI_VVBPCCR_VBP6DSI_VVBPCCR_VBP6_Msk(0x1UL << DSI_VVBPCCR_VBP6_Pos)DSI_VVBPCCR_VBP6_PosDSI_VVBPCCR_VBP5DSI_VVBPCCR_VBP5_Msk(0x1UL << DSI_VVBPCCR_VBP5_Pos)DSI_VVBPCCR_VBP5_PosDSI_VVBPCCR_VBP4DSI_VVBPCCR_VBP4_Msk(0x1UL << DSI_VVBPCCR_VBP4_Pos)DSI_VVBPCCR_VBP4_PosDSI_VVBPCCR_VBP3DSI_VVBPCCR_VBP3_Msk(0x1UL << DSI_VVBPCCR_VBP3_Pos)DSI_VVBPCCR_VBP3_PosDSI_VVBPCCR_VBP2DSI_VVBPCCR_VBP2_Msk(0x1UL << DSI_VVBPCCR_VBP2_Pos)DSI_VVBPCCR_VBP2_PosDSI_VVBPCCR_VBP1DSI_VVBPCCR_VBP1_Msk(0x1UL << DSI_VVBPCCR_VBP1_Pos)DSI_VVBPCCR_VBP1_PosDSI_VVBPCCR_VBP0DSI_VVBPCCR_VBP0_Msk(0x1UL << DSI_VVBPCCR_VBP0_Pos)DSI_VVBPCCR_VBP0_PosDSI_VVBPCCR_VBPDSI_VVBPCCR_VBP_Msk(0x3FFUL << DSI_VVBPCCR_VBP_Pos)DSI_VVBPCCR_VBP_PosDSI_VVSACCR_VSA9DSI_VVSACCR_VSA9_Msk(0x1UL << DSI_VVSACCR_VSA9_Pos)DSI_VVSACCR_VSA9_PosDSI_VVSACCR_VSA8DSI_VVSACCR_VSA8_Msk(0x1UL << DSI_VVSACCR_VSA8_Pos)DSI_VVSACCR_VSA8_PosDSI_VVSACCR_VSA7DSI_VVSACCR_VSA7_Msk(0x1UL << DSI_VVSACCR_VSA7_Pos)DSI_VVSACCR_VSA7_PosDSI_VVSACCR_VSA6DSI_VVSACCR_VSA6_Msk(0x1UL << DSI_VVSACCR_VSA6_Pos)DSI_VVSACCR_VSA6_PosDSI_VVSACCR_VSA5DSI_VVSACCR_VSA5_Msk(0x1UL << DSI_VVSACCR_VSA5_Pos)DSI_VVSACCR_VSA5_PosDSI_VVSACCR_VSA4DSI_VVSACCR_VSA4_Msk(0x1UL << DSI_VVSACCR_VSA4_Pos)DSI_VVSACCR_VSA4_PosDSI_VVSACCR_VSA3DSI_VVSACCR_VSA3_Msk(0x1UL << DSI_VVSACCR_VSA3_Pos)DSI_VVSACCR_VSA3_PosDSI_VVSACCR_VSA2DSI_VVSACCR_VSA2_Msk(0x1UL << DSI_VVSACCR_VSA2_Pos)DSI_VVSACCR_VSA2_PosDSI_VVSACCR_VSA1DSI_VVSACCR_VSA1_Msk(0x1UL << DSI_VVSACCR_VSA1_Pos)DSI_VVSACCR_VSA1_PosDSI_VVSACCR_VSA0DSI_VVSACCR_VSA0_Msk(0x1UL << DSI_VVSACCR_VSA0_Pos)DSI_VVSACCR_VSA0_PosDSI_VVSACCR_VSADSI_VVSACCR_VSA_Msk(0x3FFUL << DSI_VVSACCR_VSA_Pos)DSI_VVSACCR_VSA_PosDSI_VLCCR_HLINE14DSI_VLCCR_HLINE14_Msk(0x1UL << DSI_VLCCR_HLINE14_Pos)DSI_VLCCR_HLINE14_PosDSI_VLCCR_HLINE13DSI_VLCCR_HLINE13_Msk(0x1UL << DSI_VLCCR_HLINE13_Pos)DSI_VLCCR_HLINE13_PosDSI_VLCCR_HLINE12DSI_VLCCR_HLINE12_Msk(0x1UL << DSI_VLCCR_HLINE12_Pos)DSI_VLCCR_HLINE12_PosDSI_VLCCR_HLINE11DSI_VLCCR_HLINE11_Msk(0x1UL << DSI_VLCCR_HLINE11_Pos)DSI_VLCCR_HLINE11_PosDSI_VLCCR_HLINE10DSI_VLCCR_HLINE10_Msk(0x1UL << DSI_VLCCR_HLINE10_Pos)DSI_VLCCR_HLINE10_PosDSI_VLCCR_HLINE9DSI_VLCCR_HLINE9_Msk(0x1UL << DSI_VLCCR_HLINE9_Pos)DSI_VLCCR_HLINE9_PosDSI_VLCCR_HLINE8DSI_VLCCR_HLINE8_Msk(0x1UL << DSI_VLCCR_HLINE8_Pos)DSI_VLCCR_HLINE8_PosDSI_VLCCR_HLINE7DSI_VLCCR_HLINE7_Msk(0x1UL << DSI_VLCCR_HLINE7_Pos)DSI_VLCCR_HLINE7_PosDSI_VLCCR_HLINE6DSI_VLCCR_HLINE6_Msk(0x1UL << DSI_VLCCR_HLINE6_Pos)DSI_VLCCR_HLINE6_PosDSI_VLCCR_HLINE5DSI_VLCCR_HLINE5_Msk(0x1UL << DSI_VLCCR_HLINE5_Pos)DSI_VLCCR_HLINE5_PosDSI_VLCCR_HLINE4DSI_VLCCR_HLINE4_Msk(0x1UL << DSI_VLCCR_HLINE4_Pos)DSI_VLCCR_HLINE4_PosDSI_VLCCR_HLINE3DSI_VLCCR_HLINE3_Msk(0x1UL << DSI_VLCCR_HLINE3_Pos)DSI_VLCCR_HLINE3_PosDSI_VLCCR_HLINE2DSI_VLCCR_HLINE2_Msk(0x1UL << DSI_VLCCR_HLINE2_Pos)DSI_VLCCR_HLINE2_PosDSI_VLCCR_HLINE1DSI_VLCCR_HLINE1_Msk(0x1UL << DSI_VLCCR_HLINE1_Pos)DSI_VLCCR_HLINE1_PosDSI_VLCCR_HLINE0DSI_VLCCR_HLINE0_Msk(0x1UL << DSI_VLCCR_HLINE0_Pos)DSI_VLCCR_HLINE0_PosDSI_VLCCR_HLINEDSI_VLCCR_HLINE_Msk(0x7FFFUL << DSI_VLCCR_HLINE_Pos)DSI_VLCCR_HLINE_PosDSI_VHBPCCR_HBP11DSI_VHBPCCR_HBP11_Msk(0x1UL << DSI_VHBPCCR_HBP11_Pos)DSI_VHBPCCR_HBP11_PosDSI_VHBPCCR_HBP10DSI_VHBPCCR_HBP10_Msk(0x1UL << DSI_VHBPCCR_HBP10_Pos)DSI_VHBPCCR_HBP10_PosDSI_VHBPCCR_HBP9DSI_VHBPCCR_HBP9_Msk(0x1UL << DSI_VHBPCCR_HBP9_Pos)DSI_VHBPCCR_HBP9_PosDSI_VHBPCCR_HBP8DSI_VHBPCCR_HBP8_Msk(0x1UL << DSI_VHBPCCR_HBP8_Pos)DSI_VHBPCCR_HBP8_PosDSI_VHBPCCR_HBP7DSI_VHBPCCR_HBP7_Msk(0x1UL << DSI_VHBPCCR_HBP7_Pos)DSI_VHBPCCR_HBP7_PosDSI_VHBPCCR_HBP6DSI_VHBPCCR_HBP6_Msk(0x1UL << DSI_VHBPCCR_HBP6_Pos)DSI_VHBPCCR_HBP6_PosDSI_VHBPCCR_HBP5DSI_VHBPCCR_HBP5_Msk(0x1UL << DSI_VHBPCCR_HBP5_Pos)DSI_VHBPCCR_HBP5_PosDSI_VHBPCCR_HBP4DSI_VHBPCCR_HBP4_Msk(0x1UL << DSI_VHBPCCR_HBP4_Pos)DSI_VHBPCCR_HBP4_PosDSI_VHBPCCR_HBP3DSI_VHBPCCR_HBP3_Msk(0x1UL << DSI_VHBPCCR_HBP3_Pos)DSI_VHBPCCR_HBP3_PosDSI_VHBPCCR_HBP2DSI_VHBPCCR_HBP2_Msk(0x1UL << DSI_VHBPCCR_HBP2_Pos)DSI_VHBPCCR_HBP2_PosDSI_VHBPCCR_HBP1DSI_VHBPCCR_HBP1_Msk(0x1UL << DSI_VHBPCCR_HBP1_Pos)DSI_VHBPCCR_HBP1_PosDSI_VHBPCCR_HBP0DSI_VHBPCCR_HBP0_Msk(0x1UL << DSI_VHBPCCR_HBP0_Pos)DSI_VHBPCCR_HBP0_PosDSI_VHBPCCR_HBPDSI_VHBPCCR_HBP_Msk(0xFFFUL << DSI_VHBPCCR_HBP_Pos)DSI_VHBPCCR_HBP_PosDSI_VHSACCR_HSA11DSI_VHSACCR_HSA11_Msk(0x1UL << DSI_VHSACCR_HSA11_Pos)DSI_VHSACCR_HSA11_PosDSI_VHSACCR_HSA10DSI_VHSACCR_HSA10_Msk(0x1UL << DSI_VHSACCR_HSA10_Pos)DSI_VHSACCR_HSA10_PosDSI_VHSACCR_HSA9DSI_VHSACCR_HSA9_Msk(0x1UL << DSI_VHSACCR_HSA9_Pos)DSI_VHSACCR_HSA9_PosDSI_VHSACCR_HSA8DSI_VHSACCR_HSA8_Msk(0x1UL << DSI_VHSACCR_HSA8_Pos)DSI_VHSACCR_HSA8_PosDSI_VHSACCR_HSA7DSI_VHSACCR_HSA7_Msk(0x1UL << DSI_VHSACCR_HSA7_Pos)DSI_VHSACCR_HSA7_PosDSI_VHSACCR_HSA6DSI_VHSACCR_HSA6_Msk(0x1UL << DSI_VHSACCR_HSA6_Pos)DSI_VHSACCR_HSA6_PosDSI_VHSACCR_HSA5DSI_VHSACCR_HSA5_Msk(0x1UL << DSI_VHSACCR_HSA5_Pos)DSI_VHSACCR_HSA5_PosDSI_VHSACCR_HSA4DSI_VHSACCR_HSA4_Msk(0x1UL << DSI_VHSACCR_HSA4_Pos)DSI_VHSACCR_HSA4_PosDSI_VHSACCR_HSA3DSI_VHSACCR_HSA3_Msk(0x1UL << DSI_VHSACCR_HSA3_Pos)DSI_VHSACCR_HSA3_PosDSI_VHSACCR_HSA2DSI_VHSACCR_HSA2_Msk(0x1UL << DSI_VHSACCR_HSA2_Pos)DSI_VHSACCR_HSA2_PosDSI_VHSACCR_HSA1DSI_VHSACCR_HSA1_Msk(0x1UL << DSI_VHSACCR_HSA1_Pos)DSI_VHSACCR_HSA1_PosDSI_VHSACCR_HSA0DSI_VHSACCR_HSA0_Msk(0x1UL << DSI_VHSACCR_HSA0_Pos)DSI_VHSACCR_HSA0_PosDSI_VHSACCR_HSADSI_VHSACCR_HSA_Msk(0xFFFUL << DSI_VHSACCR_HSA_Pos)DSI_VHSACCR_HSA_PosDSI_VNPCCR_NPSIZE12DSI_VNPCCR_NPSIZE12_Msk(0x1UL << DSI_VNPCCR_NPSIZE12_Pos)DSI_VNPCCR_NPSIZE12_PosDSI_VNPCCR_NPSIZE11DSI_VNPCCR_NPSIZE11_Msk(0x1UL << DSI_VNPCCR_NPSIZE11_Pos)DSI_VNPCCR_NPSIZE11_PosDSI_VNPCCR_NPSIZE10DSI_VNPCCR_NPSIZE10_Msk(0x1UL << DSI_VNPCCR_NPSIZE10_Pos)DSI_VNPCCR_NPSIZE10_PosDSI_VNPCCR_NPSIZE9DSI_VNPCCR_NPSIZE9_Msk(0x1UL << DSI_VNPCCR_NPSIZE9_Pos)DSI_VNPCCR_NPSIZE9_PosDSI_VNPCCR_NPSIZE8DSI_VNPCCR_NPSIZE8_Msk(0x1UL << DSI_VNPCCR_NPSIZE8_Pos)DSI_VNPCCR_NPSIZE8_PosDSI_VNPCCR_NPSIZE7DSI_VNPCCR_NPSIZE7_Msk(0x1UL << DSI_VNPCCR_NPSIZE7_Pos)DSI_VNPCCR_NPSIZE7_PosDSI_VNPCCR_NPSIZE6DSI_VNPCCR_NPSIZE6_Msk(0x1UL << DSI_VNPCCR_NPSIZE6_Pos)DSI_VNPCCR_NPSIZE6_PosDSI_VNPCCR_NPSIZE5DSI_VNPCCR_NPSIZE5_Msk(0x1UL << DSI_VNPCCR_NPSIZE5_Pos)DSI_VNPCCR_NPSIZE5_PosDSI_VNPCCR_NPSIZE4DSI_VNPCCR_NPSIZE4_Msk(0x1UL << DSI_VNPCCR_NPSIZE4_Pos)DSI_VNPCCR_NPSIZE4_PosDSI_VNPCCR_NPSIZE3DSI_VNPCCR_NPSIZE3_Msk(0x1UL << DSI_VNPCCR_NPSIZE3_Pos)DSI_VNPCCR_NPSIZE3_PosDSI_VNPCCR_NPSIZE2DSI_VNPCCR_NPSIZE2_Msk(0x1UL << DSI_VNPCCR_NPSIZE2_Pos)DSI_VNPCCR_NPSIZE2_PosDSI_VNPCCR_NPSIZE1DSI_VNPCCR_NPSIZE1_Msk(0x1UL << DSI_VNPCCR_NPSIZE1_Pos)DSI_VNPCCR_NPSIZE1_PosDSI_VNPCCR_NPSIZE0DSI_VNPCCR_NPSIZE0_Msk(0x1UL << DSI_VNPCCR_NPSIZE0_Pos)DSI_VNPCCR_NPSIZE0_PosDSI_VNPCCR_NPSIZEDSI_VNPCCR_NPSIZE_Msk(0x1FFFUL << DSI_VNPCCR_NPSIZE_Pos)DSI_VNPCCR_NPSIZE_PosDSI_VCCCR_NUMC12DSI_VCCCR_NUMC12_Msk(0x1UL << DSI_VCCCR_NUMC12_Pos)DSI_VCCCR_NUMC12_PosDSI_VCCCR_NUMC11DSI_VCCCR_NUMC11_Msk(0x1UL << DSI_VCCCR_NUMC11_Pos)DSI_VCCCR_NUMC11_PosDSI_VCCCR_NUMC10DSI_VCCCR_NUMC10_Msk(0x1UL << DSI_VCCCR_NUMC10_Pos)DSI_VCCCR_NUMC10_PosDSI_VCCCR_NUMC9DSI_VCCCR_NUMC9_Msk(0x1UL << DSI_VCCCR_NUMC9_Pos)DSI_VCCCR_NUMC9_PosDSI_VCCCR_NUMC8DSI_VCCCR_NUMC8_Msk(0x1UL << DSI_VCCCR_NUMC8_Pos)DSI_VCCCR_NUMC8_PosDSI_VCCCR_NUMC7DSI_VCCCR_NUMC7_Msk(0x1UL << DSI_VCCCR_NUMC7_Pos)DSI_VCCCR_NUMC7_PosDSI_VCCCR_NUMC6DSI_VCCCR_NUMC6_Msk(0x1UL << DSI_VCCCR_NUMC6_Pos)DSI_VCCCR_NUMC6_PosDSI_VCCCR_NUMC5DSI_VCCCR_NUMC5_Msk(0x1UL << DSI_VCCCR_NUMC5_Pos)DSI_VCCCR_NUMC5_PosDSI_VCCCR_NUMC4DSI_VCCCR_NUMC4_Msk(0x1UL << DSI_VCCCR_NUMC4_Pos)DSI_VCCCR_NUMC4_PosDSI_VCCCR_NUMC3DSI_VCCCR_NUMC3_Msk(0x1UL << DSI_VCCCR_NUMC3_Pos)DSI_VCCCR_NUMC3_PosDSI_VCCCR_NUMC2DSI_VCCCR_NUMC2_Msk(0x1UL << DSI_VCCCR_NUMC2_Pos)DSI_VCCCR_NUMC2_PosDSI_VCCCR_NUMC1DSI_VCCCR_NUMC1_Msk(0x1UL << DSI_VCCCR_NUMC1_Pos)DSI_VCCCR_NUMC1_PosDSI_VCCCR_NUMC0DSI_VCCCR_NUMC0_Msk(0x1UL << DSI_VCCCR_NUMC0_Pos)DSI_VCCCR_NUMC0_PosDSI_VCCCR_NUMCDSI_VCCCR_NUMC_Msk(0x1FFFUL << DSI_VCCCR_NUMC_Pos)DSI_VCCCR_NUMC_PosDSI_VPCCR_VPSIZE13DSI_VPCCR_VPSIZE13_Msk(0x1UL << DSI_VPCCR_VPSIZE13_Pos)DSI_VPCCR_VPSIZE13_PosDSI_VPCCR_VPSIZE12DSI_VPCCR_VPSIZE12_Msk(0x1UL << DSI_VPCCR_VPSIZE12_Pos)DSI_VPCCR_VPSIZE12_PosDSI_VPCCR_VPSIZE11DSI_VPCCR_VPSIZE11_Msk(0x1UL << DSI_VPCCR_VPSIZE11_Pos)DSI_VPCCR_VPSIZE11_PosDSI_VPCCR_VPSIZE10DSI_VPCCR_VPSIZE10_Msk(0x1UL << DSI_VPCCR_VPSIZE10_Pos)DSI_VPCCR_VPSIZE10_PosDSI_VPCCR_VPSIZE9DSI_VPCCR_VPSIZE9_Msk(0x1UL << DSI_VPCCR_VPSIZE9_Pos)DSI_VPCCR_VPSIZE9_PosDSI_VPCCR_VPSIZE8DSI_VPCCR_VPSIZE8_Msk(0x1UL << DSI_VPCCR_VPSIZE8_Pos)DSI_VPCCR_VPSIZE8_PosDSI_VPCCR_VPSIZE7DSI_VPCCR_VPSIZE7_Msk(0x1UL << DSI_VPCCR_VPSIZE7_Pos)DSI_VPCCR_VPSIZE7_PosDSI_VPCCR_VPSIZE6DSI_VPCCR_VPSIZE6_Msk(0x1UL << DSI_VPCCR_VPSIZE6_Pos)DSI_VPCCR_VPSIZE6_PosDSI_VPCCR_VPSIZE5DSI_VPCCR_VPSIZE5_Msk(0x1UL << DSI_VPCCR_VPSIZE5_Pos)DSI_VPCCR_VPSIZE5_PosDSI_VPCCR_VPSIZE4DSI_VPCCR_VPSIZE4_Msk(0x1UL << DSI_VPCCR_VPSIZE4_Pos)DSI_VPCCR_VPSIZE4_PosDSI_VPCCR_VPSIZE3DSI_VPCCR_VPSIZE3_Msk(0x1UL << DSI_VPCCR_VPSIZE3_Pos)DSI_VPCCR_VPSIZE3_PosDSI_VPCCR_VPSIZE2DSI_VPCCR_VPSIZE2_Msk(0x1UL << DSI_VPCCR_VPSIZE2_Pos)DSI_VPCCR_VPSIZE2_PosDSI_VPCCR_VPSIZE1DSI_VPCCR_VPSIZE1_Msk(0x1UL << DSI_VPCCR_VPSIZE1_Pos)DSI_VPCCR_VPSIZE1_PosDSI_VPCCR_VPSIZE0DSI_VPCCR_VPSIZE0_Msk(0x1UL << DSI_VPCCR_VPSIZE0_Pos)DSI_VPCCR_VPSIZE0_PosDSI_VPCCR_VPSIZEDSI_VPCCR_VPSIZE_Msk(0x3FFFUL << DSI_VPCCR_VPSIZE_Pos)DSI_VPCCR_VPSIZE_PosDSI_VMCCR_LPCEDSI_VMCCR_LPCE_Msk(0x1UL << DSI_VMCCR_LPCE_Pos)DSI_VMCCR_LPCE_PosDSI_VMCCR_FBTAAEDSI_VMCCR_FBTAAE_Msk(0x1UL << DSI_VMCCR_FBTAAE_Pos)DSI_VMCCR_FBTAAE_PosDSI_VMCCR_LPHFEDSI_VMCCR_LPHFE_Msk(0x1UL << DSI_VMCCR_LPHFE_Pos)DSI_VMCCR_LPHFE_PosDSI_VMCCR_LPHBPEDSI_VMCCR_LPHBPE_Msk(0x1UL << DSI_VMCCR_LPHBPE_Pos)DSI_VMCCR_LPHBPE_PosDSI_VMCCR_LPVAEDSI_VMCCR_LPVAE_Msk(0x1UL << DSI_VMCCR_LPVAE_Pos)DSI_VMCCR_LPVAE_PosDSI_VMCCR_LPVFPEDSI_VMCCR_LPVFPE_Msk(0x1UL << DSI_VMCCR_LPVFPE_Pos)DSI_VMCCR_LPVFPE_PosDSI_VMCCR_LPVBPEDSI_VMCCR_LPVBPE_Msk(0x1UL << DSI_VMCCR_LPVBPE_Pos)DSI_VMCCR_LPVBPE_PosDSI_VMCCR_LPVSAEDSI_VMCCR_LPVSAE_Msk(0x1UL << DSI_VMCCR_LPVSAE_Pos)DSI_VMCCR_LPVSAE_PosDSI_VMCCR_VMT1DSI_VMCCR_VMT1_Msk(0x1UL << DSI_VMCCR_VMT1_Pos)DSI_VMCCR_VMT1_PosDSI_VMCCR_VMT0DSI_VMCCR_VMT0_Msk(0x1UL << DSI_VMCCR_VMT0_Pos)DSI_VMCCR_VMT0_PosDSI_VMCCR_VMTDSI_VMCCR_VMT_Msk(0x3UL << DSI_VMCCR_VMT_Pos)DSI_VMCCR_VMT_PosDSI_LPMCCR_LPSIZE7DSI_LPMCCR_LPSIZE7_Msk(0x1UL << DSI_LPMCCR_LPSIZE7_Pos)DSI_LPMCCR_LPSIZE7_PosDSI_LPMCCR_LPSIZE6DSI_LPMCCR_LPSIZE6_Msk(0x1UL << DSI_LPMCCR_LPSIZE6_Pos)DSI_LPMCCR_LPSIZE6_PosDSI_LPMCCR_LPSIZE5DSI_LPMCCR_LPSIZE5_Msk(0x1UL << DSI_LPMCCR_LPSIZE5_Pos)DSI_LPMCCR_LPSIZE5_PosDSI_LPMCCR_LPSIZE4DSI_LPMCCR_LPSIZE4_Msk(0x1UL << DSI_LPMCCR_LPSIZE4_Pos)DSI_LPMCCR_LPSIZE4_PosDSI_LPMCCR_LPSIZE3DSI_LPMCCR_LPSIZE3_Msk(0x1UL << DSI_LPMCCR_LPSIZE3_Pos)DSI_LPMCCR_LPSIZE3_PosDSI_LPMCCR_LPSIZE2DSI_LPMCCR_LPSIZE2_Msk(0x1UL << DSI_LPMCCR_LPSIZE2_Pos)DSI_LPMCCR_LPSIZE2_PosDSI_LPMCCR_LPSIZE1DSI_LPMCCR_LPSIZE1_Msk(0x1UL << DSI_LPMCCR_LPSIZE1_Pos)DSI_LPMCCR_LPSIZE1_PosDSI_LPMCCR_LPSIZE0DSI_LPMCCR_LPSIZE0_Msk(0x1UL << DSI_LPMCCR_LPSIZE0_Pos)DSI_LPMCCR_LPSIZE0_PosDSI_LPMCCR_LPSIZEDSI_LPMCCR_LPSIZE_Msk(0xFFUL << DSI_LPMCCR_LPSIZE_Pos)DSI_LPMCCR_LPSIZE_PosDSI_LPMCCR_VLPSIZE7DSI_LPMCCR_VLPSIZE7_Msk(0x1UL << DSI_LPMCCR_VLPSIZE7_Pos)DSI_LPMCCR_VLPSIZE7_PosDSI_LPMCCR_VLPSIZE6DSI_LPMCCR_VLPSIZE6_Msk(0x1UL << DSI_LPMCCR_VLPSIZE6_Pos)DSI_LPMCCR_VLPSIZE6_PosDSI_LPMCCR_VLPSIZE5DSI_LPMCCR_VLPSIZE5_Msk(0x1UL << DSI_LPMCCR_VLPSIZE5_Pos)DSI_LPMCCR_VLPSIZE5_PosDSI_LPMCCR_VLPSIZE4DSI_LPMCCR_VLPSIZE4_Msk(0x1UL << DSI_LPMCCR_VLPSIZE4_Pos)DSI_LPMCCR_VLPSIZE4_PosDSI_LPMCCR_VLPSIZE3DSI_LPMCCR_VLPSIZE3_Msk(0x1UL << DSI_LPMCCR_VLPSIZE3_Pos)DSI_LPMCCR_VLPSIZE3_PosDSI_LPMCCR_VLPSIZE2DSI_LPMCCR_VLPSIZE2_Msk(0x1UL << DSI_LPMCCR_VLPSIZE2_Pos)DSI_LPMCCR_VLPSIZE2_PosDSI_LPMCCR_VLPSIZE1DSI_LPMCCR_VLPSIZE1_Msk(0x1UL << DSI_LPMCCR_VLPSIZE1_Pos)DSI_LPMCCR_VLPSIZE1_PosDSI_LPMCCR_VLPSIZE0DSI_LPMCCR_VLPSIZE0_Msk(0x1UL << DSI_LPMCCR_VLPSIZE0_Pos)DSI_LPMCCR_VLPSIZE0_PosDSI_LPMCCR_VLPSIZEDSI_LPMCCR_VLPSIZE_Msk(0xFFUL << DSI_LPMCCR_VLPSIZE_Pos)DSI_LPMCCR_VLPSIZE_PosDSI_LCCCR_LPEDSI_LCCCR_LPE_Msk(0x1UL << DSI_LCCCR_LPE_Pos)DSI_LCCCR_LPE_PosDSI_LCCCR_COLC3DSI_LCCCR_COLC3_Msk(0x1UL << DSI_LCCCR_COLC3_Pos)DSI_LCCCR_COLC3_PosDSI_LCCCR_COLC2DSI_LCCCR_COLC2_Msk(0x1UL << DSI_LCCCR_COLC2_Pos)DSI_LCCCR_COLC2_PosDSI_LCCCR_COLC1DSI_LCCCR_COLC1_Msk(0x1UL << DSI_LCCCR_COLC1_Pos)DSI_LCCCR_COLC1_PosDSI_LCCCR_COLC0DSI_LCCCR_COLC0_Msk(0x1UL << DSI_LCCCR_COLC0_Pos)DSI_LCCCR_COLC0_PosDSI_LCCCR_COLCDSI_LCCCR_COLC_Msk(0xFUL << DSI_LCCCR_COLC_Pos)DSI_LCCCR_COLC_PosDSI_LCVCIDR_VCID1DSI_LCVCIDR_VCID1_Msk(0x1UL << DSI_LCVCIDR_VCID1_Pos)DSI_LCVCIDR_VCID1_PosDSI_LCVCIDR_VCID0DSI_LCVCIDR_VCID0_Msk(0x1UL << DSI_LCVCIDR_VCID0_Pos)DSI_LCVCIDR_VCID0_PosDSI_LCVCIDR_VCIDDSI_LCVCIDR_VCID_Msk(0x3UL << DSI_LCVCIDR_VCID_Pos)DSI_LCVCIDR_VCID_PosDSI_VSCR_URDSI_VSCR_UR_Msk(0x1UL << DSI_VSCR_UR_Pos)DSI_VSCR_UR_PosDSI_VSCR_ENDSI_VSCR_EN_Msk(0x1UL << DSI_VSCR_EN_Pos)DSI_VSCR_EN_PosDSI_FIR1_FGPRXEDSI_FIR1_FGPRXE_Msk(0x1UL << DSI_FIR1_FGPRXE_Pos)DSI_FIR1_FGPRXE_PosDSI_FIR1_FGPRDEDSI_FIR1_FGPRDE_Msk(0x1UL << DSI_FIR1_FGPRDE_Pos)DSI_FIR1_FGPRDE_PosDSI_FIR1_FGPTXEDSI_FIR1_FGPTXE_Msk(0x1UL << DSI_FIR1_FGPTXE_Pos)DSI_FIR1_FGPTXE_PosDSI_FIR1_FGPWREDSI_FIR1_FGPWRE_Msk(0x1UL << DSI_FIR1_FGPWRE_Pos)DSI_FIR1_FGPWRE_PosDSI_FIR1_FGCWREDSI_FIR1_FGCWRE_Msk(0x1UL << DSI_FIR1_FGCWRE_Pos)DSI_FIR1_FGCWRE_PosDSI_FIR1_FLPWREDSI_FIR1_FLPWRE_Msk(0x1UL << DSI_FIR1_FLPWRE_Pos)DSI_FIR1_FLPWRE_PosDSI_FIR1_FEOTPEDSI_FIR1_FEOTPE_Msk(0x1UL << DSI_FIR1_FEOTPE_Pos)DSI_FIR1_FEOTPE_PosDSI_FIR1_FPSEDSI_FIR1_FPSE_Msk(0x1UL << DSI_FIR1_FPSE_Pos)DSI_FIR1_FPSE_PosDSI_FIR1_FCRCEDSI_FIR1_FCRCE_Msk(0x1UL << DSI_FIR1_FCRCE_Pos)DSI_FIR1_FCRCE_PosDSI_FIR1_FECCMEDSI_FIR1_FECCME_Msk(0x1UL << DSI_FIR1_FECCME_Pos)DSI_FIR1_FECCME_PosDSI_FIR1_FECCSEDSI_FIR1_FECCSE_Msk(0x1UL << DSI_FIR1_FECCSE_Pos)DSI_FIR1_FECCSE_PosDSI_FIR1_FTOLPRXDSI_FIR1_FTOLPRX_Msk(0x1UL << DSI_FIR1_FTOLPRX_Pos)DSI_FIR1_FTOLPRX_PosDSI_FIR1_FTOHSTXDSI_FIR1_FTOHSTX_Msk(0x1UL << DSI_FIR1_FTOHSTX_Pos)DSI_FIR1_FTOHSTX_PosDSI_FIR0_FPE4DSI_FIR0_FPE4_Msk(0x1UL << DSI_FIR0_FPE4_Pos)DSI_FIR0_FPE4_PosDSI_FIR0_FPE3DSI_FIR0_FPE3_Msk(0x1UL << DSI_FIR0_FPE3_Pos)DSI_FIR0_FPE3_PosDSI_FIR0_FPE2DSI_FIR0_FPE2_Msk(0x1UL << DSI_FIR0_FPE2_Pos)DSI_FIR0_FPE2_PosDSI_FIR0_FPE1DSI_FIR0_FPE1_Msk(0x1UL << DSI_FIR0_FPE1_Pos)DSI_FIR0_FPE1_PosDSI_FIR0_FPE0DSI_FIR0_FPE0_Msk(0x1UL << DSI_FIR0_FPE0_Pos)DSI_FIR0_FPE0_PosDSI_FIR0_FAE15DSI_FIR0_FAE15_Msk(0x1UL << DSI_FIR0_FAE15_Pos)DSI_FIR0_FAE15_PosDSI_FIR0_FAE14DSI_FIR0_FAE14_Msk(0x1UL << DSI_FIR0_FAE14_Pos)DSI_FIR0_FAE14_PosDSI_FIR0_FAE13DSI_FIR0_FAE13_Msk(0x1UL << DSI_FIR0_FAE13_Pos)DSI_FIR0_FAE13_PosDSI_FIR0_FAE12DSI_FIR0_FAE12_Msk(0x1UL << DSI_FIR0_FAE12_Pos)DSI_FIR0_FAE12_PosDSI_FIR0_FAE11DSI_FIR0_FAE11_Msk(0x1UL << DSI_FIR0_FAE11_Pos)DSI_FIR0_FAE11_PosDSI_FIR0_FAE10DSI_FIR0_FAE10_Msk(0x1UL << DSI_FIR0_FAE10_Pos)DSI_FIR0_FAE10_PosDSI_FIR0_FAE9DSI_FIR0_FAE9_Msk(0x1UL << DSI_FIR0_FAE9_Pos)DSI_FIR0_FAE9_PosDSI_FIR0_FAE8DSI_FIR0_FAE8_Msk(0x1UL << DSI_FIR0_FAE8_Pos)DSI_FIR0_FAE8_PosDSI_FIR0_FAE7DSI_FIR0_FAE7_Msk(0x1UL << DSI_FIR0_FAE7_Pos)DSI_FIR0_FAE7_PosDSI_FIR0_FAE6DSI_FIR0_FAE6_Msk(0x1UL << DSI_FIR0_FAE6_Pos)DSI_FIR0_FAE6_PosDSI_FIR0_FAE5DSI_FIR0_FAE5_Msk(0x1UL << DSI_FIR0_FAE5_Pos)DSI_FIR0_FAE5_PosDSI_FIR0_FAE4DSI_FIR0_FAE4_Msk(0x1UL << DSI_FIR0_FAE4_Pos)DSI_FIR0_FAE4_PosDSI_FIR0_FAE3DSI_FIR0_FAE3_Msk(0x1UL << DSI_FIR0_FAE3_Pos)DSI_FIR0_FAE3_PosDSI_FIR0_FAE2DSI_FIR0_FAE2_Msk(0x1UL << DSI_FIR0_FAE2_Pos)DSI_FIR0_FAE2_PosDSI_FIR0_FAE1DSI_FIR0_FAE1_Msk(0x1UL << DSI_FIR0_FAE1_Pos)DSI_FIR0_FAE1_PosDSI_FIR0_FAE0DSI_FIR0_FAE0_Msk(0x1UL << DSI_FIR0_FAE0_Pos)DSI_FIR0_FAE0_PosDSI_IER1_GPRXEIEDSI_IER1_GPRXEIE_Msk(0x1UL << DSI_IER1_GPRXEIE_Pos)DSI_IER1_GPRXEIE_PosDSI_IER1_GPRDEIEDSI_IER1_GPRDEIE_Msk(0x1UL << DSI_IER1_GPRDEIE_Pos)DSI_IER1_GPRDEIE_PosDSI_IER1_GPTXEIEDSI_IER1_GPTXEIE_Msk(0x1UL << DSI_IER1_GPTXEIE_Pos)DSI_IER1_GPTXEIE_PosDSI_IER1_GPWREIEDSI_IER1_GPWREIE_Msk(0x1UL << DSI_IER1_GPWREIE_Pos)DSI_IER1_GPWREIE_PosDSI_IER1_GCWREIEDSI_IER1_GCWREIE_Msk(0x1UL << DSI_IER1_GCWREIE_Pos)DSI_IER1_GCWREIE_PosDSI_IER1_LPWREIEDSI_IER1_LPWREIE_Msk(0x1UL << DSI_IER1_LPWREIE_Pos)DSI_IER1_LPWREIE_PosDSI_IER1_EOTPEIEDSI_IER1_EOTPEIE_Msk(0x1UL << DSI_IER1_EOTPEIE_Pos)DSI_IER1_EOTPEIE_PosDSI_IER1_PSEIEDSI_IER1_PSEIE_Msk(0x1UL << DSI_IER1_PSEIE_Pos)DSI_IER1_PSEIE_PosDSI_IER1_CRCEIEDSI_IER1_CRCEIE_Msk(0x1UL << DSI_IER1_CRCEIE_Pos)DSI_IER1_CRCEIE_PosDSI_IER1_ECCMEIEDSI_IER1_ECCMEIE_Msk(0x1UL << DSI_IER1_ECCMEIE_Pos)DSI_IER1_ECCMEIE_PosDSI_IER1_ECCSEIEDSI_IER1_ECCSEIE_Msk(0x1UL << DSI_IER1_ECCSEIE_Pos)DSI_IER1_ECCSEIE_PosDSI_IER1_TOLPRXIEDSI_IER1_TOLPRXIE_Msk(0x1UL << DSI_IER1_TOLPRXIE_Pos)DSI_IER1_TOLPRXIE_PosDSI_IER1_TOHSTXIEDSI_IER1_TOHSTXIE_Msk(0x1UL << DSI_IER1_TOHSTXIE_Pos)DSI_IER1_TOHSTXIE_PosDSI_IER0_PE4IEDSI_IER0_PE4IE_Msk(0x1UL << DSI_IER0_PE4IE_Pos)DSI_IER0_PE4IE_PosDSI_IER0_PE3IEDSI_IER0_PE3IE_Msk(0x1UL << DSI_IER0_PE3IE_Pos)DSI_IER0_PE3IE_PosDSI_IER0_PE2IEDSI_IER0_PE2IE_Msk(0x1UL << DSI_IER0_PE2IE_Pos)DSI_IER0_PE2IE_PosDSI_IER0_PE1IEDSI_IER0_PE1IE_Msk(0x1UL << DSI_IER0_PE1IE_Pos)DSI_IER0_PE1IE_PosDSI_IER0_PE0IEDSI_IER0_PE0IE_Msk(0x1UL << DSI_IER0_PE0IE_Pos)DSI_IER0_PE0IE_PosDSI_IER0_AE15IEDSI_IER0_AE15IE_Msk(0x1UL << DSI_IER0_AE15IE_Pos)DSI_IER0_AE15IE_PosDSI_IER0_AE14IEDSI_IER0_AE14IE_Msk(0x1UL << DSI_IER0_AE14IE_Pos)DSI_IER0_AE14IE_PosDSI_IER0_AE13IEDSI_IER0_AE13IE_Msk(0x1UL << DSI_IER0_AE13IE_Pos)DSI_IER0_AE13IE_PosDSI_IER0_AE12IEDSI_IER0_AE12IE_Msk(0x1UL << DSI_IER0_AE12IE_Pos)DSI_IER0_AE12IE_PosDSI_IER0_AE11IEDSI_IER0_AE11IE_Msk(0x1UL << DSI_IER0_AE11IE_Pos)DSI_IER0_AE11IE_PosDSI_IER0_AE10IEDSI_IER0_AE10IE_Msk(0x1UL << DSI_IER0_AE10IE_Pos)DSI_IER0_AE10IE_PosDSI_IER0_AE9IEDSI_IER0_AE9IE_Msk(0x1UL << DSI_IER0_AE9IE_Pos)DSI_IER0_AE9IE_PosDSI_IER0_AE8IEDSI_IER0_AE8IE_Msk(0x1UL << DSI_IER0_AE8IE_Pos)DSI_IER0_AE8IE_PosDSI_IER0_AE7IEDSI_IER0_AE7IE_Msk(0x1UL << DSI_IER0_AE7IE_Pos)DSI_IER0_AE7IE_PosDSI_IER0_AE6IEDSI_IER0_AE6IE_Msk(0x1UL << DSI_IER0_AE6IE_Pos)DSI_IER0_AE6IE_PosDSI_IER0_AE5IEDSI_IER0_AE5IE_Msk(0x1UL << DSI_IER0_AE5IE_Pos)DSI_IER0_AE5IE_PosDSI_IER0_AE4IEDSI_IER0_AE4IE_Msk(0x1UL << DSI_IER0_AE4IE_Pos)DSI_IER0_AE4IE_PosDSI_IER0_AE3IEDSI_IER0_AE3IE_Msk(0x1UL << DSI_IER0_AE3IE_Pos)DSI_IER0_AE3IE_PosDSI_IER0_AE2IEDSI_IER0_AE2IE_Msk(0x1UL << DSI_IER0_AE2IE_Pos)DSI_IER0_AE2IE_PosDSI_IER0_AE1IEDSI_IER0_AE1IE_Msk(0x1UL << DSI_IER0_AE1IE_Pos)DSI_IER0_AE1IE_PosDSI_IER0_AE0IEDSI_IER0_AE0IE_Msk(0x1UL << DSI_IER0_AE0IE_Pos)DSI_IER0_AE0IE_PosDSI_ISR1_GPRXEDSI_ISR1_GPRXE_Msk(0x1UL << DSI_ISR1_GPRXE_Pos)DSI_ISR1_GPRXE_PosDSI_ISR1_GPRDEDSI_ISR1_GPRDE_Msk(0x1UL << DSI_ISR1_GPRDE_Pos)DSI_ISR1_GPRDE_PosDSI_ISR1_GPTXEDSI_ISR1_GPTXE_Msk(0x1UL << DSI_ISR1_GPTXE_Pos)DSI_ISR1_GPTXE_PosDSI_ISR1_GPWREDSI_ISR1_GPWRE_Msk(0x1UL << DSI_ISR1_GPWRE_Pos)DSI_ISR1_GPWRE_PosDSI_ISR1_GCWREDSI_ISR1_GCWRE_Msk(0x1UL << DSI_ISR1_GCWRE_Pos)DSI_ISR1_GCWRE_PosDSI_ISR1_LPWREDSI_ISR1_LPWRE_Msk(0x1UL << DSI_ISR1_LPWRE_Pos)DSI_ISR1_LPWRE_PosDSI_ISR1_EOTPEDSI_ISR1_EOTPE_Msk(0x1UL << DSI_ISR1_EOTPE_Pos)DSI_ISR1_EOTPE_PosDSI_ISR1_PSEDSI_ISR1_PSE_Msk(0x1UL << DSI_ISR1_PSE_Pos)DSI_ISR1_PSE_PosDSI_ISR1_CRCEDSI_ISR1_CRCE_Msk(0x1UL << DSI_ISR1_CRCE_Pos)DSI_ISR1_CRCE_PosDSI_ISR1_ECCMEDSI_ISR1_ECCME_Msk(0x1UL << DSI_ISR1_ECCME_Pos)DSI_ISR1_ECCME_PosDSI_ISR1_ECCSEDSI_ISR1_ECCSE_Msk(0x1UL << DSI_ISR1_ECCSE_Pos)DSI_ISR1_ECCSE_PosDSI_ISR1_TOLPRXDSI_ISR1_TOLPRX_Msk(0x1UL << DSI_ISR1_TOLPRX_Pos)DSI_ISR1_TOLPRX_PosDSI_ISR1_TOHSTXDSI_ISR1_TOHSTX_Msk(0x1UL << DSI_ISR1_TOHSTX_Pos)DSI_ISR1_TOHSTX_PosDSI_ISR0_PE4DSI_ISR0_PE4_Msk(0x1UL << DSI_ISR0_PE4_Pos)DSI_ISR0_PE4_PosDSI_ISR0_PE3DSI_ISR0_PE3_Msk(0x1UL << DSI_ISR0_PE3_Pos)DSI_ISR0_PE3_PosDSI_ISR0_PE2DSI_ISR0_PE2_Msk(0x1UL << DSI_ISR0_PE2_Pos)DSI_ISR0_PE2_PosDSI_ISR0_PE1DSI_ISR0_PE1_Msk(0x1UL << DSI_ISR0_PE1_Pos)DSI_ISR0_PE1_PosDSI_ISR0_PE0DSI_ISR0_PE0_Msk(0x1UL << DSI_ISR0_PE0_Pos)DSI_ISR0_PE0_PosDSI_ISR0_AE15DSI_ISR0_AE15_Msk(0x1UL << DSI_ISR0_AE15_Pos)DSI_ISR0_AE15_PosDSI_ISR0_AE14DSI_ISR0_AE14_Msk(0x1UL << DSI_ISR0_AE14_Pos)DSI_ISR0_AE14_PosDSI_ISR0_AE13DSI_ISR0_AE13_Msk(0x1UL << DSI_ISR0_AE13_Pos)DSI_ISR0_AE13_PosDSI_ISR0_AE12DSI_ISR0_AE12_Msk(0x1UL << DSI_ISR0_AE12_Pos)DSI_ISR0_AE12_PosDSI_ISR0_AE11DSI_ISR0_AE11_Msk(0x1UL << DSI_ISR0_AE11_Pos)DSI_ISR0_AE11_PosDSI_ISR0_AE10DSI_ISR0_AE10_Msk(0x1UL << DSI_ISR0_AE10_Pos)DSI_ISR0_AE10_PosDSI_ISR0_AE9DSI_ISR0_AE9_Msk(0x1UL << DSI_ISR0_AE9_Pos)DSI_ISR0_AE9_PosDSI_ISR0_AE8DSI_ISR0_AE8_Msk(0x1UL << DSI_ISR0_AE8_Pos)DSI_ISR0_AE8_PosDSI_ISR0_AE7DSI_ISR0_AE7_Msk(0x1UL << DSI_ISR0_AE7_Pos)DSI_ISR0_AE7_PosDSI_ISR0_AE6DSI_ISR0_AE6_Msk(0x1UL << DSI_ISR0_AE6_Pos)DSI_ISR0_AE6_PosDSI_ISR0_AE5DSI_ISR0_AE5_Msk(0x1UL << DSI_ISR0_AE5_Pos)DSI_ISR0_AE5_PosDSI_ISR0_AE4DSI_ISR0_AE4_Msk(0x1UL << DSI_ISR0_AE4_Pos)DSI_ISR0_AE4_PosDSI_ISR0_AE3DSI_ISR0_AE3_Msk(0x1UL << DSI_ISR0_AE3_Pos)DSI_ISR0_AE3_PosDSI_ISR0_AE2DSI_ISR0_AE2_Msk(0x1UL << DSI_ISR0_AE2_Pos)DSI_ISR0_AE2_PosDSI_ISR0_AE1DSI_ISR0_AE1_Msk(0x1UL << DSI_ISR0_AE1_Pos)DSI_ISR0_AE1_PosDSI_ISR0_AE0DSI_ISR0_AE0_Msk(0x1UL << DSI_ISR0_AE0_Pos)DSI_ISR0_AE0_PosDSI_PSR_UAN1DSI_PSR_UAN1_Msk(0x1UL << DSI_PSR_UAN1_Pos)DSI_PSR_UAN1_PosDSI_PSR_PSS1DSI_PSR_PSS1_Msk(0x1UL << DSI_PSR_PSS1_Pos)DSI_PSR_PSS1_PosDSI_PSR_RUE0DSI_PSR_RUE0_Msk(0x1UL << DSI_PSR_RUE0_Pos)DSI_PSR_RUE0_PosDSI_PSR_UAN0DSI_PSR_UAN0_Msk(0x1UL << DSI_PSR_UAN0_Pos)DSI_PSR_UAN0_PosDSI_PSR_PSS0DSI_PSR_PSS0_Msk(0x1UL << DSI_PSR_PSS0_Pos)DSI_PSR_PSS0_PosDSI_PSR_UANCDSI_PSR_UANC_Msk(0x1UL << DSI_PSR_UANC_Pos)DSI_PSR_UANC_PosDSI_PSR_PSSCDSI_PSR_PSSC_Msk(0x1UL << DSI_PSR_PSSC_Pos)DSI_PSR_PSSC_PosDSI_PSR_PDDSI_PSR_PD_Msk(0x1UL << DSI_PSR_PD_Pos)DSI_PSR_PD_PosDSI_PTTCR_TX_TRIG3DSI_PTTCR_TX_TRIG3_Msk(0x1UL << DSI_PTTCR_TX_TRIG3_Pos)DSI_PTTCR_TX_TRIG3_PosDSI_PTTCR_TX_TRIG2DSI_PTTCR_TX_TRIG2_Msk(0x1UL << DSI_PTTCR_TX_TRIG2_Pos)DSI_PTTCR_TX_TRIG2_PosDSI_PTTCR_TX_TRIG1DSI_PTTCR_TX_TRIG1_Msk(0x1UL << DSI_PTTCR_TX_TRIG1_Pos)DSI_PTTCR_TX_TRIG1_PosDSI_PTTCR_TX_TRIG0DSI_PTTCR_TX_TRIG0_Msk(0x1UL << DSI_PTTCR_TX_TRIG0_Pos)DSI_PTTCR_TX_TRIG0_PosDSI_PTTCR_TX_TRIGDSI_PTTCR_TX_TRIG_Msk(0xFUL << DSI_PTTCR_TX_TRIG_Pos)DSI_PTTCR_TX_TRIG_PosDSI_PUCR_UEDLDSI_PUCR_UEDL_Msk(0x1UL << DSI_PUCR_UEDL_Pos)DSI_PUCR_UEDL_PosDSI_PUCR_URDLDSI_PUCR_URDL_Msk(0x1UL << DSI_PUCR_URDL_Pos)DSI_PUCR_URDL_PosDSI_PUCR_UECLDSI_PUCR_UECL_Msk(0x1UL << DSI_PUCR_UECL_Pos)DSI_PUCR_UECL_PosDSI_PUCR_URCLDSI_PUCR_URCL_Msk(0x1UL << DSI_PUCR_URCL_Pos)DSI_PUCR_URCL_PosDSI_PCONFR_SW_TIME7DSI_PCONFR_SW_TIME7_Msk(0x1UL << DSI_PCONFR_SW_TIME7_Pos)DSI_PCONFR_SW_TIME7_PosDSI_PCONFR_SW_TIME6DSI_PCONFR_SW_TIME6_Msk(0x1UL << DSI_PCONFR_SW_TIME6_Pos)DSI_PCONFR_SW_TIME6_PosDSI_PCONFR_SW_TIME5DSI_PCONFR_SW_TIME5_Msk(0x1UL << DSI_PCONFR_SW_TIME5_Pos)DSI_PCONFR_SW_TIME5_PosDSI_PCONFR_SW_TIME4DSI_PCONFR_SW_TIME4_Msk(0x1UL << DSI_PCONFR_SW_TIME4_Pos)DSI_PCONFR_SW_TIME4_PosDSI_PCONFR_SW_TIME3DSI_PCONFR_SW_TIME3_Msk(0x1UL << DSI_PCONFR_SW_TIME3_Pos)DSI_PCONFR_SW_TIME3_PosDSI_PCONFR_SW_TIME2DSI_PCONFR_SW_TIME2_Msk(0x1UL << DSI_PCONFR_SW_TIME2_Pos)DSI_PCONFR_SW_TIME2_PosDSI_PCONFR_SW_TIME1DSI_PCONFR_SW_TIME1_Msk(0x1UL << DSI_PCONFR_SW_TIME1_Pos)DSI_PCONFR_SW_TIME1_PosDSI_PCONFR_SW_TIME0DSI_PCONFR_SW_TIME0_Msk(0x1UL << DSI_PCONFR_SW_TIME0_Pos)DSI_PCONFR_SW_TIME0_PosDSI_PCONFR_SW_TIMEDSI_PCONFR_SW_TIME_Msk(0xFFUL << DSI_PCONFR_SW_TIME_Pos)DSI_PCONFR_SW_TIME_PosDSI_PCONFR_NL1DSI_PCONFR_NL1_Msk(0x1UL << DSI_PCONFR_NL1_Pos)DSI_PCONFR_NL1_PosDSI_PCONFR_NL0DSI_PCONFR_NL0_Msk(0x1UL << DSI_PCONFR_NL0_Pos)DSI_PCONFR_NL0_PosDSI_PCONFR_NLDSI_PCONFR_NL_Msk(0x3UL << DSI_PCONFR_NL_Pos)DSI_PCONFR_NL_PosDSI_PCTLR_CKEDSI_PCTLR_CKE_Msk(0x1UL << DSI_PCTLR_CKE_Pos)DSI_PCTLR_CKE_PosDSI_PCTLR_DENDSI_PCTLR_DEN_Msk(0x1UL << DSI_PCTLR_DEN_Pos)DSI_PCTLR_DEN_PosDSI_DLTCR_HS2LP_TIME7DSI_DLTCR_HS2LP_TIME7_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME7_Pos)DSI_DLTCR_HS2LP_TIME7_PosDSI_DLTCR_HS2LP_TIME6DSI_DLTCR_HS2LP_TIME6_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME6_Pos)DSI_DLTCR_HS2LP_TIME6_PosDSI_DLTCR_HS2LP_TIME5DSI_DLTCR_HS2LP_TIME5_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME5_Pos)DSI_DLTCR_HS2LP_TIME5_PosDSI_DLTCR_HS2LP_TIME4DSI_DLTCR_HS2LP_TIME4_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME4_Pos)DSI_DLTCR_HS2LP_TIME4_PosDSI_DLTCR_HS2LP_TIME3DSI_DLTCR_HS2LP_TIME3_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME3_Pos)DSI_DLTCR_HS2LP_TIME3_PosDSI_DLTCR_HS2LP_TIME2DSI_DLTCR_HS2LP_TIME2_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME2_Pos)DSI_DLTCR_HS2LP_TIME2_PosDSI_DLTCR_HS2LP_TIME1DSI_DLTCR_HS2LP_TIME1_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos)DSI_DLTCR_HS2LP_TIME1_PosDSI_DLTCR_HS2LP_TIME0DSI_DLTCR_HS2LP_TIME0_Msk(0x1UL << DSI_DLTCR_HS2LP_TIME0_Pos)DSI_DLTCR_HS2LP_TIME0_PosDSI_DLTCR_HS2LP_TIMEDSI_DLTCR_HS2LP_TIME_Msk(0xFFUL << DSI_DLTCR_HS2LP_TIME_Pos)DSI_DLTCR_HS2LP_TIME_PosDSI_DLTCR_LP2HS_TIME7DSI_DLTCR_LP2HS_TIME7_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME7_Pos)DSI_DLTCR_LP2HS_TIME7_PosDSI_DLTCR_LP2HS_TIME6DSI_DLTCR_LP2HS_TIME6_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME6_Pos)DSI_DLTCR_LP2HS_TIME6_PosDSI_DLTCR_LP2HS_TIME5DSI_DLTCR_LP2HS_TIME5_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME5_Pos)DSI_DLTCR_LP2HS_TIME5_PosDSI_DLTCR_LP2HS_TIME4DSI_DLTCR_LP2HS_TIME4_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME4_Pos)DSI_DLTCR_LP2HS_TIME4_PosDSI_DLTCR_LP2HS_TIME3DSI_DLTCR_LP2HS_TIME3_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME3_Pos)DSI_DLTCR_LP2HS_TIME3_PosDSI_DLTCR_LP2HS_TIME2DSI_DLTCR_LP2HS_TIME2_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME2_Pos)DSI_DLTCR_LP2HS_TIME2_PosDSI_DLTCR_LP2HS_TIME1DSI_DLTCR_LP2HS_TIME1_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME1_Pos)DSI_DLTCR_LP2HS_TIME1_PosDSI_DLTCR_LP2HS_TIME0DSI_DLTCR_LP2HS_TIME0_Msk(0x1UL << DSI_DLTCR_LP2HS_TIME0_Pos)DSI_DLTCR_LP2HS_TIME0_PosDSI_DLTCR_LP2HS_TIMEDSI_DLTCR_LP2HS_TIME_Msk(0xFFUL << DSI_DLTCR_LP2HS_TIME_Pos)DSI_DLTCR_LP2HS_TIME_PosDSI_DLTCR_MRD_TIME14DSI_DLTCR_MRD_TIME14_Msk(0x1UL << DSI_DLTCR_MRD_TIME14_Pos)DSI_DLTCR_MRD_TIME14_PosDSI_DLTCR_MRD_TIME13DSI_DLTCR_MRD_TIME13_Msk(0x1UL << DSI_DLTCR_MRD_TIME13_Pos)DSI_DLTCR_MRD_TIME13_PosDSI_DLTCR_MRD_TIME12DSI_DLTCR_MRD_TIME12_Msk(0x1UL << DSI_DLTCR_MRD_TIME12_Pos)DSI_DLTCR_MRD_TIME12_PosDSI_DLTCR_MRD_TIME11DSI_DLTCR_MRD_TIME11_Msk(0x1UL << DSI_DLTCR_MRD_TIME11_Pos)DSI_DLTCR_MRD_TIME11_PosDSI_DLTCR_MRD_TIME10DSI_DLTCR_MRD_TIME10_Msk(0x1UL << DSI_DLTCR_MRD_TIME10_Pos)DSI_DLTCR_MRD_TIME10_PosDSI_DLTCR_MRD_TIME9DSI_DLTCR_MRD_TIME9_Msk(0x1UL << DSI_DLTCR_MRD_TIME9_Pos)DSI_DLTCR_MRD_TIME9_PosDSI_DLTCR_MRD_TIME8DSI_DLTCR_MRD_TIME8_Msk(0x1UL << DSI_DLTCR_MRD_TIME8_Pos)DSI_DLTCR_MRD_TIME8_PosDSI_DLTCR_MRD_TIME7DSI_DLTCR_MRD_TIME7_Msk(0x1UL << DSI_DLTCR_MRD_TIME7_Pos)DSI_DLTCR_MRD_TIME7_PosDSI_DLTCR_MRD_TIME6DSI_DLTCR_MRD_TIME6_Msk(0x1UL << DSI_DLTCR_MRD_TIME6_Pos)DSI_DLTCR_MRD_TIME6_PosDSI_DLTCR_MRD_TIME5DSI_DLTCR_MRD_TIME5_Msk(0x1UL << DSI_DLTCR_MRD_TIME5_Pos)DSI_DLTCR_MRD_TIME5_PosDSI_DLTCR_MRD_TIME4DSI_DLTCR_MRD_TIME4_Msk(0x1UL << DSI_DLTCR_MRD_TIME4_Pos)DSI_DLTCR_MRD_TIME4_PosDSI_DLTCR_MRD_TIME3DSI_DLTCR_MRD_TIME3_Msk(0x1UL << DSI_DLTCR_MRD_TIME3_Pos)DSI_DLTCR_MRD_TIME3_PosDSI_DLTCR_MRD_TIME2DSI_DLTCR_MRD_TIME2_Msk(0x1UL << DSI_DLTCR_MRD_TIME2_Pos)DSI_DLTCR_MRD_TIME2_PosDSI_DLTCR_MRD_TIME1DSI_DLTCR_MRD_TIME1_Msk(0x1UL << DSI_DLTCR_MRD_TIME1_Pos)DSI_DLTCR_MRD_TIME1_PosDSI_DLTCR_MRD_TIME0DSI_DLTCR_MRD_TIME0_Msk(0x1UL << DSI_DLTCR_MRD_TIME0_Pos)DSI_DLTCR_MRD_TIME0_PosDSI_DLTCR_MRD_TIMEDSI_DLTCR_MRD_TIME_Msk(0x7FFFUL << DSI_DLTCR_MRD_TIME_Pos)DSI_DLTCR_MRD_TIME_PosDSI_CLTCR_HS2LP_TIME9DSI_CLTCR_HS2LP_TIME9_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME9_Pos)DSI_CLTCR_HS2LP_TIME9_PosDSI_CLTCR_HS2LP_TIME8DSI_CLTCR_HS2LP_TIME8_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME8_Pos)DSI_CLTCR_HS2LP_TIME8_PosDSI_CLTCR_HS2LP_TIME7DSI_CLTCR_HS2LP_TIME7_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME7_Pos)DSI_CLTCR_HS2LP_TIME7_PosDSI_CLTCR_HS2LP_TIME6DSI_CLTCR_HS2LP_TIME6_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME6_Pos)DSI_CLTCR_HS2LP_TIME6_PosDSI_CLTCR_HS2LP_TIME5DSI_CLTCR_HS2LP_TIME5_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME5_Pos)DSI_CLTCR_HS2LP_TIME5_PosDSI_CLTCR_HS2LP_TIME4DSI_CLTCR_HS2LP_TIME4_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos)DSI_CLTCR_HS2LP_TIME4_PosDSI_CLTCR_HS2LP_TIME3DSI_CLTCR_HS2LP_TIME3_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME3_Pos)DSI_CLTCR_HS2LP_TIME3_PosDSI_CLTCR_HS2LP_TIME2DSI_CLTCR_HS2LP_TIME2_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME2_Pos)DSI_CLTCR_HS2LP_TIME2_PosDSI_CLTCR_HS2LP_TIME1DSI_CLTCR_HS2LP_TIME1_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos)DSI_CLTCR_HS2LP_TIME1_PosDSI_CLTCR_HS2LP_TIME0DSI_CLTCR_HS2LP_TIME0_Msk(0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos)DSI_CLTCR_HS2LP_TIME0_PosDSI_CLTCR_HS2LP_TIMEDSI_CLTCR_HS2LP_TIME_Msk(0x3FFUL << DSI_CLTCR_HS2LP_TIME_Pos)DSI_CLTCR_HS2LP_TIME_PosDSI_CLTCR_LP2HS_TIME9DSI_CLTCR_LP2HS_TIME9_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME9_Pos)DSI_CLTCR_LP2HS_TIME9_PosDSI_CLTCR_LP2HS_TIME8DSI_CLTCR_LP2HS_TIME8_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME8_Pos)DSI_CLTCR_LP2HS_TIME8_PosDSI_CLTCR_LP2HS_TIME7DSI_CLTCR_LP2HS_TIME7_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME7_Pos)DSI_CLTCR_LP2HS_TIME7_PosDSI_CLTCR_LP2HS_TIME6DSI_CLTCR_LP2HS_TIME6_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME6_Pos)DSI_CLTCR_LP2HS_TIME6_PosDSI_CLTCR_LP2HS_TIME5DSI_CLTCR_LP2HS_TIME5_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos)DSI_CLTCR_LP2HS_TIME5_PosDSI_CLTCR_LP2HS_TIME4DSI_CLTCR_LP2HS_TIME4_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME4_Pos)DSI_CLTCR_LP2HS_TIME4_PosDSI_CLTCR_LP2HS_TIME3DSI_CLTCR_LP2HS_TIME3_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME3_Pos)DSI_CLTCR_LP2HS_TIME3_PosDSI_CLTCR_LP2HS_TIME2DSI_CLTCR_LP2HS_TIME2_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME2_Pos)DSI_CLTCR_LP2HS_TIME2_PosDSI_CLTCR_LP2HS_TIME1DSI_CLTCR_LP2HS_TIME1_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME1_Pos)DSI_CLTCR_LP2HS_TIME1_PosDSI_CLTCR_LP2HS_TIME0DSI_CLTCR_LP2HS_TIME0_Msk(0x1UL << DSI_CLTCR_LP2HS_TIME0_Pos)DSI_CLTCR_LP2HS_TIME0_PosDSI_CLTCR_LP2HS_TIMEDSI_CLTCR_LP2HS_TIME_Msk(0x3FFUL << DSI_CLTCR_LP2HS_TIME_Pos)DSI_CLTCR_LP2HS_TIME_PosDSI_CLCR_ACRDSI_CLCR_ACR_Msk(0x1UL << DSI_CLCR_ACR_Pos)DSI_CLCR_ACR_PosDSI_CLCR_DPCCDSI_CLCR_DPCC_Msk(0x1UL << DSI_CLCR_DPCC_Pos)DSI_CLCR_DPCC_PosDSI_TDCR_S3DCDSI_TDCR_S3DC_Msk(0x1UL << DSI_TDCR_S3DC_Pos)DSI_TDCR_S3DC_PosDSI_TDCR_RFDSI_TDCR_RF_Msk(0x1UL << DSI_TDCR_RF_Pos)DSI_TDCR_RF_PosDSI_TDCR_SVSDSI_TDCR_SVS_Msk(0x1UL << DSI_TDCR_SVS_Pos)DSI_TDCR_SVS_PosDSI_TDCR_3DF1DSI_TDCR_3DF0DSI_TDCR_3DFDSI_TDCR_3DM1DSI_TDCR_3DM0DSI_TDCR_3DMDSI_TCCR5_BTA_TOCNT15DSI_TCCR5_BTA_TOCNT15_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT15_Pos)DSI_TCCR5_BTA_TOCNT15_PosDSI_TCCR5_BTA_TOCNT14DSI_TCCR5_BTA_TOCNT14_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT14_Pos)DSI_TCCR5_BTA_TOCNT14_PosDSI_TCCR5_BTA_TOCNT13DSI_TCCR5_BTA_TOCNT13_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT13_Pos)DSI_TCCR5_BTA_TOCNT13_PosDSI_TCCR5_BTA_TOCNT12DSI_TCCR5_BTA_TOCNT12_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT12_Pos)DSI_TCCR5_BTA_TOCNT12_PosDSI_TCCR5_BTA_TOCNT11DSI_TCCR5_BTA_TOCNT11_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT11_Pos)DSI_TCCR5_BTA_TOCNT11_PosDSI_TCCR5_BTA_TOCNT10DSI_TCCR5_BTA_TOCNT10_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT10_Pos)DSI_TCCR5_BTA_TOCNT10_PosDSI_TCCR5_BTA_TOCNT9DSI_TCCR5_BTA_TOCNT9_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT9_Pos)DSI_TCCR5_BTA_TOCNT9_PosDSI_TCCR5_BTA_TOCNT8DSI_TCCR5_BTA_TOCNT8_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT8_Pos)DSI_TCCR5_BTA_TOCNT8_PosDSI_TCCR5_BTA_TOCNT7DSI_TCCR5_BTA_TOCNT7_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT7_Pos)DSI_TCCR5_BTA_TOCNT7_PosDSI_TCCR5_BTA_TOCNT6DSI_TCCR5_BTA_TOCNT6_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT6_Pos)DSI_TCCR5_BTA_TOCNT6_PosDSI_TCCR5_BTA_TOCNT5DSI_TCCR5_BTA_TOCNT5_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT5_Pos)DSI_TCCR5_BTA_TOCNT5_PosDSI_TCCR5_BTA_TOCNT4DSI_TCCR5_BTA_TOCNT4_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT4_Pos)DSI_TCCR5_BTA_TOCNT4_PosDSI_TCCR5_BTA_TOCNT3DSI_TCCR5_BTA_TOCNT3_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT3_Pos)DSI_TCCR5_BTA_TOCNT3_PosDSI_TCCR5_BTA_TOCNT2DSI_TCCR5_BTA_TOCNT2_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT2_Pos)DSI_TCCR5_BTA_TOCNT2_PosDSI_TCCR5_BTA_TOCNT1DSI_TCCR5_BTA_TOCNT1_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT1_Pos)DSI_TCCR5_BTA_TOCNT1_PosDSI_TCCR5_BTA_TOCNT0DSI_TCCR5_BTA_TOCNT0_Msk(0x1UL << DSI_TCCR5_BTA_TOCNT0_Pos)DSI_TCCR5_BTA_TOCNT0_PosDSI_TCCR5_BTA_TOCNTDSI_TCCR5_BTA_TOCNT_Msk(0xFFFFUL << DSI_TCCR5_BTA_TOCNT_Pos)DSI_TCCR5_BTA_TOCNT_PosDSI_TCCR4_LPWR_TOCNT15DSI_TCCR4_LPWR_TOCNT15_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT15_Pos)DSI_TCCR4_LPWR_TOCNT15_PosDSI_TCCR4_LPWR_TOCNT14DSI_TCCR4_LPWR_TOCNT14_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT14_Pos)DSI_TCCR4_LPWR_TOCNT14_PosDSI_TCCR4_LPWR_TOCNT13DSI_TCCR4_LPWR_TOCNT13_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT13_Pos)DSI_TCCR4_LPWR_TOCNT13_PosDSI_TCCR4_LPWR_TOCNT12DSI_TCCR4_LPWR_TOCNT12_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT12_Pos)DSI_TCCR4_LPWR_TOCNT12_PosDSI_TCCR4_LPWR_TOCNT11DSI_TCCR4_LPWR_TOCNT11_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT11_Pos)DSI_TCCR4_LPWR_TOCNT11_PosDSI_TCCR4_LPWR_TOCNT10DSI_TCCR4_LPWR_TOCNT10_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT10_Pos)DSI_TCCR4_LPWR_TOCNT10_PosDSI_TCCR4_LPWR_TOCNT9DSI_TCCR4_LPWR_TOCNT9_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT9_Pos)DSI_TCCR4_LPWR_TOCNT9_PosDSI_TCCR4_LPWR_TOCNT8DSI_TCCR4_LPWR_TOCNT8_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT8_Pos)DSI_TCCR4_LPWR_TOCNT8_PosDSI_TCCR4_LPWR_TOCNT7DSI_TCCR4_LPWR_TOCNT7_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT7_Pos)DSI_TCCR4_LPWR_TOCNT7_PosDSI_TCCR4_LPWR_TOCNT6DSI_TCCR4_LPWR_TOCNT6_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT6_Pos)DSI_TCCR4_LPWR_TOCNT6_PosDSI_TCCR4_LPWR_TOCNT5DSI_TCCR4_LPWR_TOCNT5_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT5_Pos)DSI_TCCR4_LPWR_TOCNT5_PosDSI_TCCR4_LPWR_TOCNT4DSI_TCCR4_LPWR_TOCNT4_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT4_Pos)DSI_TCCR4_LPWR_TOCNT4_PosDSI_TCCR4_LPWR_TOCNT3DSI_TCCR4_LPWR_TOCNT3_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT3_Pos)DSI_TCCR4_LPWR_TOCNT3_PosDSI_TCCR4_LPWR_TOCNT2DSI_TCCR4_LPWR_TOCNT2_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT2_Pos)DSI_TCCR4_LPWR_TOCNT2_PosDSI_TCCR4_LPWR_TOCNT1DSI_TCCR4_LPWR_TOCNT1_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT1_Pos)DSI_TCCR4_LPWR_TOCNT1_PosDSI_TCCR4_LPWR_TOCNT0DSI_TCCR4_LPWR_TOCNT0_Msk(0x1UL << DSI_TCCR4_LPWR_TOCNT0_Pos)DSI_TCCR4_LPWR_TOCNT0_PosDSI_TCCR4_LPWR_TOCNTDSI_TCCR4_LPWR_TOCNT_Msk(0xFFFFUL << DSI_TCCR4_LPWR_TOCNT_Pos)DSI_TCCR4_LPWR_TOCNT_PosDSI_TCCR3_PMDSI_TCCR3_PM_Msk(0x1UL << DSI_TCCR3_PM_Pos)DSI_TCCR3_PM_PosDSI_TCCR3_HSWR_TOCNT15DSI_TCCR3_HSWR_TOCNT15_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT15_Pos)DSI_TCCR3_HSWR_TOCNT15_PosDSI_TCCR3_HSWR_TOCNT14DSI_TCCR3_HSWR_TOCNT14_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT14_Pos)DSI_TCCR3_HSWR_TOCNT14_PosDSI_TCCR3_HSWR_TOCNT13DSI_TCCR3_HSWR_TOCNT13_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT13_Pos)DSI_TCCR3_HSWR_TOCNT13_PosDSI_TCCR3_HSWR_TOCNT12DSI_TCCR3_HSWR_TOCNT12_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT12_Pos)DSI_TCCR3_HSWR_TOCNT12_PosDSI_TCCR3_HSWR_TOCNT11DSI_TCCR3_HSWR_TOCNT11_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT11_Pos)DSI_TCCR3_HSWR_TOCNT11_PosDSI_TCCR3_HSWR_TOCNT10DSI_TCCR3_HSWR_TOCNT10_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT10_Pos)DSI_TCCR3_HSWR_TOCNT10_PosDSI_TCCR3_HSWR_TOCNT9DSI_TCCR3_HSWR_TOCNT9_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT9_Pos)DSI_TCCR3_HSWR_TOCNT9_PosDSI_TCCR3_HSWR_TOCNT8DSI_TCCR3_HSWR_TOCNT8_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT8_Pos)DSI_TCCR3_HSWR_TOCNT8_PosDSI_TCCR3_HSWR_TOCNT7DSI_TCCR3_HSWR_TOCNT7_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT7_Pos)DSI_TCCR3_HSWR_TOCNT7_PosDSI_TCCR3_HSWR_TOCNT6DSI_TCCR3_HSWR_TOCNT6_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT6_Pos)DSI_TCCR3_HSWR_TOCNT6_PosDSI_TCCR3_HSWR_TOCNT5DSI_TCCR3_HSWR_TOCNT5_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos)DSI_TCCR3_HSWR_TOCNT5_PosDSI_TCCR3_HSWR_TOCNT4DSI_TCCR3_HSWR_TOCNT4_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT4_Pos)DSI_TCCR3_HSWR_TOCNT4_PosDSI_TCCR3_HSWR_TOCNT3DSI_TCCR3_HSWR_TOCNT3_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT3_Pos)DSI_TCCR3_HSWR_TOCNT3_PosDSI_TCCR3_HSWR_TOCNT2DSI_TCCR3_HSWR_TOCNT2_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT2_Pos)DSI_TCCR3_HSWR_TOCNT2_PosDSI_TCCR3_HSWR_TOCNT1DSI_TCCR3_HSWR_TOCNT1_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT1_Pos)DSI_TCCR3_HSWR_TOCNT1_PosDSI_TCCR3_HSWR_TOCNT0DSI_TCCR3_HSWR_TOCNT0_Msk(0x1UL << DSI_TCCR3_HSWR_TOCNT0_Pos)DSI_TCCR3_HSWR_TOCNT0_PosDSI_TCCR3_HSWR_TOCNTDSI_TCCR3_HSWR_TOCNT_Msk(0xFFFFUL << DSI_TCCR3_HSWR_TOCNT_Pos)DSI_TCCR3_HSWR_TOCNT_PosDSI_TCCR2_LPRD_TOCNT15DSI_TCCR2_LPRD_TOCNT15_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT15_Pos)DSI_TCCR2_LPRD_TOCNT15_PosDSI_TCCR2_LPRD_TOCNT14DSI_TCCR2_LPRD_TOCNT14_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT14_Pos)DSI_TCCR2_LPRD_TOCNT14_PosDSI_TCCR2_LPRD_TOCNT13DSI_TCCR2_LPRD_TOCNT13_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT13_Pos)DSI_TCCR2_LPRD_TOCNT13_PosDSI_TCCR2_LPRD_TOCNT12DSI_TCCR2_LPRD_TOCNT12_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT12_Pos)DSI_TCCR2_LPRD_TOCNT12_PosDSI_TCCR2_LPRD_TOCNT11DSI_TCCR2_LPRD_TOCNT11_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT11_Pos)DSI_TCCR2_LPRD_TOCNT11_PosDSI_TCCR2_LPRD_TOCNT10DSI_TCCR2_LPRD_TOCNT10_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT10_Pos)DSI_TCCR2_LPRD_TOCNT10_PosDSI_TCCR2_LPRD_TOCNT9DSI_TCCR2_LPRD_TOCNT9_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT9_Pos)DSI_TCCR2_LPRD_TOCNT9_PosDSI_TCCR2_LPRD_TOCNT8DSI_TCCR2_LPRD_TOCNT8_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT8_Pos)DSI_TCCR2_LPRD_TOCNT8_PosDSI_TCCR2_LPRD_TOCNT7DSI_TCCR2_LPRD_TOCNT7_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT7_Pos)DSI_TCCR2_LPRD_TOCNT7_PosDSI_TCCR2_LPRD_TOCNT6DSI_TCCR2_LPRD_TOCNT6_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT6_Pos)DSI_TCCR2_LPRD_TOCNT6_PosDSI_TCCR2_LPRD_TOCNT5DSI_TCCR2_LPRD_TOCNT5_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT5_Pos)DSI_TCCR2_LPRD_TOCNT5_PosDSI_TCCR2_LPRD_TOCNT4DSI_TCCR2_LPRD_TOCNT4_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT4_Pos)DSI_TCCR2_LPRD_TOCNT4_PosDSI_TCCR2_LPRD_TOCNT3DSI_TCCR2_LPRD_TOCNT3_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT3_Pos)DSI_TCCR2_LPRD_TOCNT3_PosDSI_TCCR2_LPRD_TOCNT2DSI_TCCR2_LPRD_TOCNT2_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT2_Pos)DSI_TCCR2_LPRD_TOCNT2_PosDSI_TCCR2_LPRD_TOCNT1DSI_TCCR2_LPRD_TOCNT1_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT1_Pos)DSI_TCCR2_LPRD_TOCNT1_PosDSI_TCCR2_LPRD_TOCNT0DSI_TCCR2_LPRD_TOCNT0_Msk(0x1UL << DSI_TCCR2_LPRD_TOCNT0_Pos)DSI_TCCR2_LPRD_TOCNT0_PosDSI_TCCR2_LPRD_TOCNTDSI_TCCR2_LPRD_TOCNT_Msk(0xFFFFUL << DSI_TCCR2_LPRD_TOCNT_Pos)DSI_TCCR2_LPRD_TOCNT_PosDSI_TCCR1_HSRD_TOCNT15DSI_TCCR1_HSRD_TOCNT15_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT15_Pos)DSI_TCCR1_HSRD_TOCNT15_PosDSI_TCCR1_HSRD_TOCNT14DSI_TCCR1_HSRD_TOCNT14_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT14_Pos)DSI_TCCR1_HSRD_TOCNT14_PosDSI_TCCR1_HSRD_TOCNT13DSI_TCCR1_HSRD_TOCNT13_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT13_Pos)DSI_TCCR1_HSRD_TOCNT13_PosDSI_TCCR1_HSRD_TOCNT12DSI_TCCR1_HSRD_TOCNT12_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT12_Pos)DSI_TCCR1_HSRD_TOCNT12_PosDSI_TCCR1_HSRD_TOCNT11DSI_TCCR1_HSRD_TOCNT11_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT11_Pos)DSI_TCCR1_HSRD_TOCNT11_PosDSI_TCCR1_HSRD_TOCNT10DSI_TCCR1_HSRD_TOCNT10_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT10_Pos)DSI_TCCR1_HSRD_TOCNT10_PosDSI_TCCR1_HSRD_TOCNT9DSI_TCCR1_HSRD_TOCNT9_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT9_Pos)DSI_TCCR1_HSRD_TOCNT9_PosDSI_TCCR1_HSRD_TOCNT8DSI_TCCR1_HSRD_TOCNT8_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT8_Pos)DSI_TCCR1_HSRD_TOCNT8_PosDSI_TCCR1_HSRD_TOCNT7DSI_TCCR1_HSRD_TOCNT7_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT7_Pos)DSI_TCCR1_HSRD_TOCNT7_PosDSI_TCCR1_HSRD_TOCNT6DSI_TCCR1_HSRD_TOCNT6_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT6_Pos)DSI_TCCR1_HSRD_TOCNT6_PosDSI_TCCR1_HSRD_TOCNT5DSI_TCCR1_HSRD_TOCNT5_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT5_Pos)DSI_TCCR1_HSRD_TOCNT5_PosDSI_TCCR1_HSRD_TOCNT4DSI_TCCR1_HSRD_TOCNT4_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT4_Pos)DSI_TCCR1_HSRD_TOCNT4_PosDSI_TCCR1_HSRD_TOCNT3DSI_TCCR1_HSRD_TOCNT3_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT3_Pos)DSI_TCCR1_HSRD_TOCNT3_PosDSI_TCCR1_HSRD_TOCNT2DSI_TCCR1_HSRD_TOCNT2_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT2_Pos)DSI_TCCR1_HSRD_TOCNT2_PosDSI_TCCR1_HSRD_TOCNT1DSI_TCCR1_HSRD_TOCNT1_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT1_Pos)DSI_TCCR1_HSRD_TOCNT1_PosDSI_TCCR1_HSRD_TOCNT0DSI_TCCR1_HSRD_TOCNT0_Msk(0x1UL << DSI_TCCR1_HSRD_TOCNT0_Pos)DSI_TCCR1_HSRD_TOCNT0_PosDSI_TCCR1_HSRD_TOCNTDSI_TCCR1_HSRD_TOCNT_Msk(0xFFFFUL << DSI_TCCR1_HSRD_TOCNT_Pos)DSI_TCCR1_HSRD_TOCNT_PosDSI_TCCR0_HSTX_TOCNT15DSI_TCCR0_HSTX_TOCNT15_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT15_Pos)DSI_TCCR0_HSTX_TOCNT15_PosDSI_TCCR0_HSTX_TOCNT14DSI_TCCR0_HSTX_TOCNT14_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT14_Pos)DSI_TCCR0_HSTX_TOCNT14_PosDSI_TCCR0_HSTX_TOCNT13DSI_TCCR0_HSTX_TOCNT13_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT13_Pos)DSI_TCCR0_HSTX_TOCNT13_PosDSI_TCCR0_HSTX_TOCNT12DSI_TCCR0_HSTX_TOCNT12_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT12_Pos)DSI_TCCR0_HSTX_TOCNT12_PosDSI_TCCR0_HSTX_TOCNT11DSI_TCCR0_HSTX_TOCNT11_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT11_Pos)DSI_TCCR0_HSTX_TOCNT11_PosDSI_TCCR0_HSTX_TOCNT10DSI_TCCR0_HSTX_TOCNT10_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT10_Pos)DSI_TCCR0_HSTX_TOCNT10_PosDSI_TCCR0_HSTX_TOCNT9DSI_TCCR0_HSTX_TOCNT9_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT9_Pos)DSI_TCCR0_HSTX_TOCNT9_PosDSI_TCCR0_HSTX_TOCNT8DSI_TCCR0_HSTX_TOCNT8_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT8_Pos)DSI_TCCR0_HSTX_TOCNT8_PosDSI_TCCR0_HSTX_TOCNT7DSI_TCCR0_HSTX_TOCNT7_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT7_Pos)DSI_TCCR0_HSTX_TOCNT7_PosDSI_TCCR0_HSTX_TOCNT6DSI_TCCR0_HSTX_TOCNT6_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT6_Pos)DSI_TCCR0_HSTX_TOCNT6_PosDSI_TCCR0_HSTX_TOCNT5DSI_TCCR0_HSTX_TOCNT5_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT5_Pos)DSI_TCCR0_HSTX_TOCNT5_PosDSI_TCCR0_HSTX_TOCNT4DSI_TCCR0_HSTX_TOCNT4_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT4_Pos)DSI_TCCR0_HSTX_TOCNT4_PosDSI_TCCR0_HSTX_TOCNT3DSI_TCCR0_HSTX_TOCNT3_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT3_Pos)DSI_TCCR0_HSTX_TOCNT3_PosDSI_TCCR0_HSTX_TOCNT2DSI_TCCR0_HSTX_TOCNT2_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT2_Pos)DSI_TCCR0_HSTX_TOCNT2_PosDSI_TCCR0_HSTX_TOCNT1DSI_TCCR0_HSTX_TOCNT1_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT1_Pos)DSI_TCCR0_HSTX_TOCNT1_PosDSI_TCCR0_HSTX_TOCNT0DSI_TCCR0_HSTX_TOCNT0_Msk(0x1UL << DSI_TCCR0_HSTX_TOCNT0_Pos)DSI_TCCR0_HSTX_TOCNT0_PosDSI_TCCR0_HSTX_TOCNTDSI_TCCR0_HSTX_TOCNT_Msk(0xFFFFUL << DSI_TCCR0_HSTX_TOCNT_Pos)DSI_TCCR0_HSTX_TOCNT_PosDSI_TCCR0_LPRX_TOCNT15DSI_TCCR0_LPRX_TOCNT15_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT15_Pos)DSI_TCCR0_LPRX_TOCNT15_PosDSI_TCCR0_LPRX_TOCNT14DSI_TCCR0_LPRX_TOCNT14_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT14_Pos)DSI_TCCR0_LPRX_TOCNT14_PosDSI_TCCR0_LPRX_TOCNT13DSI_TCCR0_LPRX_TOCNT13_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT13_Pos)DSI_TCCR0_LPRX_TOCNT13_PosDSI_TCCR0_LPRX_TOCNT12DSI_TCCR0_LPRX_TOCNT12_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT12_Pos)DSI_TCCR0_LPRX_TOCNT12_PosDSI_TCCR0_LPRX_TOCNT11DSI_TCCR0_LPRX_TOCNT11_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT11_Pos)DSI_TCCR0_LPRX_TOCNT11_PosDSI_TCCR0_LPRX_TOCNT10DSI_TCCR0_LPRX_TOCNT10_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT10_Pos)DSI_TCCR0_LPRX_TOCNT10_PosDSI_TCCR0_LPRX_TOCNT9DSI_TCCR0_LPRX_TOCNT9_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT9_Pos)DSI_TCCR0_LPRX_TOCNT9_PosDSI_TCCR0_LPRX_TOCNT8DSI_TCCR0_LPRX_TOCNT8_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT8_Pos)DSI_TCCR0_LPRX_TOCNT8_PosDSI_TCCR0_LPRX_TOCNT7DSI_TCCR0_LPRX_TOCNT7_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT7_Pos)DSI_TCCR0_LPRX_TOCNT7_PosDSI_TCCR0_LPRX_TOCNT6DSI_TCCR0_LPRX_TOCNT6_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT6_Pos)DSI_TCCR0_LPRX_TOCNT6_PosDSI_TCCR0_LPRX_TOCNT5DSI_TCCR0_LPRX_TOCNT5_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT5_Pos)DSI_TCCR0_LPRX_TOCNT5_PosDSI_TCCR0_LPRX_TOCNT4DSI_TCCR0_LPRX_TOCNT4_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT4_Pos)DSI_TCCR0_LPRX_TOCNT4_PosDSI_TCCR0_LPRX_TOCNT3DSI_TCCR0_LPRX_TOCNT3_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT3_Pos)DSI_TCCR0_LPRX_TOCNT3_PosDSI_TCCR0_LPRX_TOCNT2DSI_TCCR0_LPRX_TOCNT2_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT2_Pos)DSI_TCCR0_LPRX_TOCNT2_PosDSI_TCCR0_LPRX_TOCNT1DSI_TCCR0_LPRX_TOCNT1_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT1_Pos)DSI_TCCR0_LPRX_TOCNT1_PosDSI_TCCR0_LPRX_TOCNT0DSI_TCCR0_LPRX_TOCNT0_Msk(0x1UL << DSI_TCCR0_LPRX_TOCNT0_Pos)DSI_TCCR0_LPRX_TOCNT0_PosDSI_TCCR0_LPRX_TOCNTDSI_TCCR0_LPRX_TOCNT_Msk(0xFFFFUL << DSI_TCCR0_LPRX_TOCNT_Pos)DSI_TCCR0_LPRX_TOCNT_PosDSI_GPSR_RCBDSI_GPSR_RCB_Msk(0x1UL << DSI_GPSR_RCB_Pos)DSI_GPSR_RCB_PosDSI_GPSR_PRDFFDSI_GPSR_PRDFF_Msk(0x1UL << DSI_GPSR_PRDFF_Pos)DSI_GPSR_PRDFF_PosDSI_GPSR_PRDFEDSI_GPSR_PRDFE_Msk(0x1UL << DSI_GPSR_PRDFE_Pos)DSI_GPSR_PRDFE_PosDSI_GPSR_PWRFFDSI_GPSR_PWRFF_Msk(0x1UL << DSI_GPSR_PWRFF_Pos)DSI_GPSR_PWRFF_PosDSI_GPSR_PWRFEDSI_GPSR_PWRFE_Msk(0x1UL << DSI_GPSR_PWRFE_Pos)DSI_GPSR_PWRFE_PosDSI_GPSR_CMDFFDSI_GPSR_CMDFF_Msk(0x1UL << DSI_GPSR_CMDFF_Pos)DSI_GPSR_CMDFF_PosDSI_GPSR_CMDFEDSI_GPSR_CMDFE_Msk(0x1UL << DSI_GPSR_CMDFE_Pos)DSI_GPSR_CMDFE_PosDSI_GPDR_DATA4_7(0x80UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_6(0x40UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_5(0x20UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_4(0x10UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_3(0x08UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_2(0x04UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_1(0x02UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_0(0x01UL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4DSI_GPDR_DATA4_Msk(0xFFUL << DSI_GPDR_DATA4_Pos)DSI_GPDR_DATA4_PosDSI_GPDR_DATA3_7(0x80UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_6(0x40UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_5(0x20UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_4(0x10UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_3(0x08UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_2(0x04UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_1(0x02UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_0(0x01UL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3DSI_GPDR_DATA3_Msk(0xFFUL << DSI_GPDR_DATA3_Pos)DSI_GPDR_DATA3_PosDSI_GPDR_DATA2_7(0x80UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_6(0x40UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_5(0x20UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_4(0x10UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_3(0x08UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_2(0x04UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_1(0x02UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_0(0x01UL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2DSI_GPDR_DATA2_Msk(0xFFUL << DSI_GPDR_DATA2_Pos)DSI_GPDR_DATA2_PosDSI_GPDR_DATA1_7(0x80UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_6(0x40UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_5(0x20UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_4(0x10UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_3(0x08UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_2(0x04UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_1(0x02UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_0(0x01UL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1DSI_GPDR_DATA1_Msk(0xFFUL << DSI_GPDR_DATA1_Pos)DSI_GPDR_DATA1_PosDSI_GHCR_WCMSB7DSI_GHCR_WCMSB7_Msk(0x1UL << DSI_GHCR_WCMSB7_Pos)DSI_GHCR_WCMSB7_PosDSI_GHCR_WCMSB6DSI_GHCR_WCMSB6_Msk(0x1UL << DSI_GHCR_WCMSB6_Pos)DSI_GHCR_WCMSB6_PosDSI_GHCR_WCMSB5DSI_GHCR_WCMSB5_Msk(0x1UL << DSI_GHCR_WCMSB5_Pos)DSI_GHCR_WCMSB5_PosDSI_GHCR_WCMSB4DSI_GHCR_WCMSB4_Msk(0x1UL << DSI_GHCR_WCMSB4_Pos)DSI_GHCR_WCMSB4_PosDSI_GHCR_WCMSB3DSI_GHCR_WCMSB3_Msk(0x1UL << DSI_GHCR_WCMSB3_Pos)DSI_GHCR_WCMSB3_PosDSI_GHCR_WCMSB2DSI_GHCR_WCMSB2_Msk(0x1UL << DSI_GHCR_WCMSB2_Pos)DSI_GHCR_WCMSB2_PosDSI_GHCR_WCMSB1DSI_GHCR_WCMSB1_Msk(0x1UL << DSI_GHCR_WCMSB1_Pos)DSI_GHCR_WCMSB1_PosDSI_GHCR_WCMSB0DSI_GHCR_WCMSB0_Msk(0x1UL << DSI_GHCR_WCMSB0_Pos)DSI_GHCR_WCMSB0_PosDSI_GHCR_WCMSBDSI_GHCR_WCMSB_Msk(0xFFUL << DSI_GHCR_WCMSB_Pos)DSI_GHCR_WCMSB_PosDSI_GHCR_WCLSB7DSI_GHCR_WCLSB7_Msk(0x1UL << DSI_GHCR_WCLSB7_Pos)DSI_GHCR_WCLSB7_PosDSI_GHCR_WCLSB6DSI_GHCR_WCLSB6_Msk(0x1UL << DSI_GHCR_WCLSB6_Pos)DSI_GHCR_WCLSB6_PosDSI_GHCR_WCLSB5DSI_GHCR_WCLSB5_Msk(0x1UL << DSI_GHCR_WCLSB5_Pos)DSI_GHCR_WCLSB5_PosDSI_GHCR_WCLSB4DSI_GHCR_WCLSB4_Msk(0x1UL << DSI_GHCR_WCLSB4_Pos)DSI_GHCR_WCLSB4_PosDSI_GHCR_WCLSB3DSI_GHCR_WCLSB3_Msk(0x1UL << DSI_GHCR_WCLSB3_Pos)DSI_GHCR_WCLSB3_PosDSI_GHCR_WCLSB2DSI_GHCR_WCLSB2_Msk(0x1UL << DSI_GHCR_WCLSB2_Pos)DSI_GHCR_WCLSB2_PosDSI_GHCR_WCLSB1DSI_GHCR_WCLSB1_Msk(0x1UL << DSI_GHCR_WCLSB1_Pos)DSI_GHCR_WCLSB1_PosDSI_GHCR_WCLSB0DSI_GHCR_WCLSB0_Msk(0x1UL << DSI_GHCR_WCLSB0_Pos)DSI_GHCR_WCLSB0_PosDSI_GHCR_WCLSBDSI_GHCR_WCLSB_Msk(0xFFUL << DSI_GHCR_WCLSB_Pos)DSI_GHCR_WCLSB_PosDSI_GHCR_VCID1DSI_GHCR_VCID1_Msk(0x1UL << DSI_GHCR_VCID1_Pos)DSI_GHCR_VCID1_PosDSI_GHCR_VCID0DSI_GHCR_VCID0_Msk(0x1UL << DSI_GHCR_VCID0_Pos)DSI_GHCR_VCID0_PosDSI_GHCR_VCIDDSI_GHCR_VCID_Msk(0x3UL << DSI_GHCR_VCID_Pos)DSI_GHCR_VCID_PosDSI_GHCR_DT5DSI_GHCR_DT5_Msk(0x1UL << DSI_GHCR_DT5_Pos)DSI_GHCR_DT5_PosDSI_GHCR_DT4DSI_GHCR_DT4_Msk(0x1UL << DSI_GHCR_DT4_Pos)DSI_GHCR_DT4_PosDSI_GHCR_DT3DSI_GHCR_DT3_Msk(0x1UL << DSI_GHCR_DT3_Pos)DSI_GHCR_DT3_PosDSI_GHCR_DT2DSI_GHCR_DT2_Msk(0x1UL << DSI_GHCR_DT2_Pos)DSI_GHCR_DT2_PosDSI_GHCR_DT1DSI_GHCR_DT1_Msk(0x1UL << DSI_GHCR_DT1_Pos)DSI_GHCR_DT1_PosDSI_GHCR_DT0DSI_GHCR_DT0_Msk(0x1UL << DSI_GHCR_DT0_Pos)DSI_GHCR_DT0_PosDSI_GHCR_DTDSI_GHCR_DT_Msk(0x3FUL << DSI_GHCR_DT_Pos)DSI_GHCR_DT_PosDSI_CMCR_MRDPSDSI_CMCR_MRDPS_Msk(0x1UL << DSI_CMCR_MRDPS_Pos)DSI_CMCR_MRDPS_PosDSI_CMCR_DLWTXDSI_CMCR_DLWTX_Msk(0x1UL << DSI_CMCR_DLWTX_Pos)DSI_CMCR_DLWTX_PosDSI_CMCR_DSR0TXDSI_CMCR_DSR0TX_Msk(0x1UL << DSI_CMCR_DSR0TX_Pos)DSI_CMCR_DSR0TX_PosDSI_CMCR_DSW1TXDSI_CMCR_DSW1TX_Msk(0x1UL << DSI_CMCR_DSW1TX_Pos)DSI_CMCR_DSW1TX_PosDSI_CMCR_DSW0TXDSI_CMCR_DSW0TX_Msk(0x1UL << DSI_CMCR_DSW0TX_Pos)DSI_CMCR_DSW0TX_PosDSI_CMCR_GLWTXDSI_CMCR_GLWTX_Msk(0x1UL << DSI_CMCR_GLWTX_Pos)DSI_CMCR_GLWTX_PosDSI_CMCR_GSR2TXDSI_CMCR_GSR2TX_Msk(0x1UL << DSI_CMCR_GSR2TX_Pos)DSI_CMCR_GSR2TX_PosDSI_CMCR_GSR1TXDSI_CMCR_GSR1TX_Msk(0x1UL << DSI_CMCR_GSR1TX_Pos)DSI_CMCR_GSR1TX_PosDSI_CMCR_GSR0TXDSI_CMCR_GSR0TX_Msk(0x1UL << DSI_CMCR_GSR0TX_Pos)DSI_CMCR_GSR0TX_PosDSI_CMCR_GSW2TXDSI_CMCR_GSW2TX_Msk(0x1UL << DSI_CMCR_GSW2TX_Pos)DSI_CMCR_GSW2TX_PosDSI_CMCR_GSW1TXDSI_CMCR_GSW1TX_Msk(0x1UL << DSI_CMCR_GSW1TX_Pos)DSI_CMCR_GSW1TX_PosDSI_CMCR_GSW0TXDSI_CMCR_GSW0TX_Msk(0x1UL << DSI_CMCR_GSW0TX_Pos)DSI_CMCR_GSW0TX_PosDSI_CMCR_AREDSI_CMCR_ARE_Msk(0x1UL << DSI_CMCR_ARE_Pos)DSI_CMCR_ARE_PosDSI_CMCR_TEAREDSI_CMCR_TEARE_Msk(0x1UL << DSI_CMCR_TEARE_Pos)DSI_CMCR_TEARE_PosDSI_LCCR_CMDSIZE15DSI_LCCR_CMDSIZE15_Msk(0x1UL << DSI_LCCR_CMDSIZE15_Pos)DSI_LCCR_CMDSIZE15_PosDSI_LCCR_CMDSIZE14DSI_LCCR_CMDSIZE14_Msk(0x1UL << DSI_LCCR_CMDSIZE14_Pos)DSI_LCCR_CMDSIZE14_PosDSI_LCCR_CMDSIZE13DSI_LCCR_CMDSIZE13_Msk(0x1UL << DSI_LCCR_CMDSIZE13_Pos)DSI_LCCR_CMDSIZE13_PosDSI_LCCR_CMDSIZE12DSI_LCCR_CMDSIZE12_Msk(0x1UL << DSI_LCCR_CMDSIZE12_Pos)DSI_LCCR_CMDSIZE12_PosDSI_LCCR_CMDSIZE11DSI_LCCR_CMDSIZE11_Msk(0x1UL << DSI_LCCR_CMDSIZE11_Pos)DSI_LCCR_CMDSIZE11_PosDSI_LCCR_CMDSIZE10DSI_LCCR_CMDSIZE10_Msk(0x1UL << DSI_LCCR_CMDSIZE10_Pos)DSI_LCCR_CMDSIZE10_PosDSI_LCCR_CMDSIZE9DSI_LCCR_CMDSIZE9_Msk(0x1UL << DSI_LCCR_CMDSIZE9_Pos)DSI_LCCR_CMDSIZE9_PosDSI_LCCR_CMDSIZE8DSI_LCCR_CMDSIZE8_Msk(0x1UL << DSI_LCCR_CMDSIZE8_Pos)DSI_LCCR_CMDSIZE8_PosDSI_LCCR_CMDSIZE7DSI_LCCR_CMDSIZE7_Msk(0x1UL << DSI_LCCR_CMDSIZE7_Pos)DSI_LCCR_CMDSIZE7_PosDSI_LCCR_CMDSIZE6DSI_LCCR_CMDSIZE6_Msk(0x1UL << DSI_LCCR_CMDSIZE6_Pos)DSI_LCCR_CMDSIZE6_PosDSI_LCCR_CMDSIZE5DSI_LCCR_CMDSIZE5_Msk(0x1UL << DSI_LCCR_CMDSIZE5_Pos)DSI_LCCR_CMDSIZE5_PosDSI_LCCR_CMDSIZE4DSI_LCCR_CMDSIZE4_Msk(0x1UL << DSI_LCCR_CMDSIZE4_Pos)DSI_LCCR_CMDSIZE4_PosDSI_LCCR_CMDSIZE3DSI_LCCR_CMDSIZE3_Msk(0x1UL << DSI_LCCR_CMDSIZE3_Pos)DSI_LCCR_CMDSIZE3_PosDSI_LCCR_CMDSIZE2DSI_LCCR_CMDSIZE2_Msk(0x1UL << DSI_LCCR_CMDSIZE2_Pos)DSI_LCCR_CMDSIZE2_PosDSI_LCCR_CMDSIZE1DSI_LCCR_CMDSIZE1_Msk(0x1UL << DSI_LCCR_CMDSIZE1_Pos)DSI_LCCR_CMDSIZE1_PosDSI_LCCR_CMDSIZE0DSI_LCCR_CMDSIZE0_Msk(0x1UL << DSI_LCCR_CMDSIZE0_Pos)DSI_LCCR_CMDSIZE0_PosDSI_LCCR_CMDSIZEDSI_LCCR_CMDSIZE_Msk(0xFFFFUL << DSI_LCCR_CMDSIZE_Pos)DSI_LCCR_CMDSIZE_PosDSI_VVACR_VA13DSI_VVACR_VA13_Msk(0x1UL << DSI_VVACR_VA13_Pos)DSI_VVACR_VA13_PosDSI_VVACR_VA12DSI_VVACR_VA12_Msk(0x1UL << DSI_VVACR_VA12_Pos)DSI_VVACR_VA12_PosDSI_VVACR_VA11DSI_VVACR_VA11_Msk(0x1UL << DSI_VVACR_VA11_Pos)DSI_VVACR_VA11_PosDSI_VVACR_VA10DSI_VVACR_VA10_Msk(0x1UL << DSI_VVACR_VA10_Pos)DSI_VVACR_VA10_PosDSI_VVACR_VA9DSI_VVACR_VA9_Msk(0x1UL << DSI_VVACR_VA9_Pos)DSI_VVACR_VA9_PosDSI_VVACR_VA8DSI_VVACR_VA8_Msk(0x1UL << DSI_VVACR_VA8_Pos)DSI_VVACR_VA8_PosDSI_VVACR_VA7DSI_VVACR_VA7_Msk(0x1UL << DSI_VVACR_VA7_Pos)DSI_VVACR_VA7_PosDSI_VVACR_VA6DSI_VVACR_VA6_Msk(0x1UL << DSI_VVACR_VA6_Pos)DSI_VVACR_VA6_PosDSI_VVACR_VA5DSI_VVACR_VA5_Msk(0x1UL << DSI_VVACR_VA5_Pos)DSI_VVACR_VA5_PosDSI_VVACR_VA4DSI_VVACR_VA4_Msk(0x1UL << DSI_VVACR_VA4_Pos)DSI_VVACR_VA4_PosDSI_VVACR_VA3DSI_VVACR_VA3_Msk(0x1UL << DSI_VVACR_VA3_Pos)DSI_VVACR_VA3_PosDSI_VVACR_VA2DSI_VVACR_VA2_Msk(0x1UL << DSI_VVACR_VA2_Pos)DSI_VVACR_VA2_PosDSI_VVACR_VA1DSI_VVACR_VA1_Msk(0x1UL << DSI_VVACR_VA1_Pos)DSI_VVACR_VA1_PosDSI_VVACR_VA0DSI_VVACR_VA0_Msk(0x1UL << DSI_VVACR_VA0_Pos)DSI_VVACR_VA0_PosDSI_VVACR_VADSI_VVACR_VA_Msk(0x3FFFUL << DSI_VVACR_VA_Pos)DSI_VVACR_VA_PosDSI_VVFPCR_VFP9DSI_VVFPCR_VFP9_Msk(0x1UL << DSI_VVFPCR_VFP9_Pos)DSI_VVFPCR_VFP9_PosDSI_VVFPCR_VFP8DSI_VVFPCR_VFP8_Msk(0x1UL << DSI_VVFPCR_VFP8_Pos)DSI_VVFPCR_VFP8_PosDSI_VVFPCR_VFP7DSI_VVFPCR_VFP7_Msk(0x1UL << DSI_VVFPCR_VFP7_Pos)DSI_VVFPCR_VFP7_PosDSI_VVFPCR_VFP6DSI_VVFPCR_VFP6_Msk(0x1UL << DSI_VVFPCR_VFP6_Pos)DSI_VVFPCR_VFP6_PosDSI_VVFPCR_VFP5DSI_VVFPCR_VFP5_Msk(0x1UL << DSI_VVFPCR_VFP5_Pos)DSI_VVFPCR_VFP5_PosDSI_VVFPCR_VFP4DSI_VVFPCR_VFP4_Msk(0x1UL << DSI_VVFPCR_VFP4_Pos)DSI_VVFPCR_VFP4_PosDSI_VVFPCR_VFP3DSI_VVFPCR_VFP3_Msk(0x1UL << DSI_VVFPCR_VFP3_Pos)DSI_VVFPCR_VFP3_PosDSI_VVFPCR_VFP2DSI_VVFPCR_VFP2_Msk(0x1UL << DSI_VVFPCR_VFP2_Pos)DSI_VVFPCR_VFP2_PosDSI_VVFPCR_VFP1DSI_VVFPCR_VFP1_Msk(0x1UL << DSI_VVFPCR_VFP1_Pos)DSI_VVFPCR_VFP1_PosDSI_VVFPCR_VFP0DSI_VVFPCR_VFP0_Msk(0x1UL << DSI_VVFPCR_VFP0_Pos)DSI_VVFPCR_VFP0_PosDSI_VVFPCR_VFPDSI_VVFPCR_VFP_Msk(0x3FFUL << DSI_VVFPCR_VFP_Pos)DSI_VVFPCR_VFP_PosDSI_VVBPCR_VBP9DSI_VVBPCR_VBP9_Msk(0x1UL << DSI_VVBPCR_VBP9_Pos)DSI_VVBPCR_VBP9_PosDSI_VVBPCR_VBP8DSI_VVBPCR_VBP8_Msk(0x1UL << DSI_VVBPCR_VBP8_Pos)DSI_VVBPCR_VBP8_PosDSI_VVBPCR_VBP7DSI_VVBPCR_VBP7_Msk(0x1UL << DSI_VVBPCR_VBP7_Pos)DSI_VVBPCR_VBP7_PosDSI_VVBPCR_VBP6DSI_VVBPCR_VBP6_Msk(0x1UL << DSI_VVBPCR_VBP6_Pos)DSI_VVBPCR_VBP6_PosDSI_VVBPCR_VBP5DSI_VVBPCR_VBP5_Msk(0x1UL << DSI_VVBPCR_VBP5_Pos)DSI_VVBPCR_VBP5_PosDSI_VVBPCR_VBP4DSI_VVBPCR_VBP4_Msk(0x1UL << DSI_VVBPCR_VBP4_Pos)DSI_VVBPCR_VBP4_PosDSI_VVBPCR_VBP3DSI_VVBPCR_VBP3_Msk(0x1UL << DSI_VVBPCR_VBP3_Pos)DSI_VVBPCR_VBP3_PosDSI_VVBPCR_VBP2DSI_VVBPCR_VBP2_Msk(0x1UL << DSI_VVBPCR_VBP2_Pos)DSI_VVBPCR_VBP2_PosDSI_VVBPCR_VBP1DSI_VVBPCR_VBP1_Msk(0x1UL << DSI_VVBPCR_VBP1_Pos)DSI_VVBPCR_VBP1_PosDSI_VVBPCR_VBP0DSI_VVBPCR_VBP0_Msk(0x1UL << DSI_VVBPCR_VBP0_Pos)DSI_VVBPCR_VBP0_PosDSI_VVBPCR_VBPDSI_VVBPCR_VBP_Msk(0x3FFUL << DSI_VVBPCR_VBP_Pos)DSI_VVBPCR_VBP_PosDSI_VVSACR_VSA9DSI_VVSACR_VSA9_Msk(0x1UL << DSI_VVSACR_VSA9_Pos)DSI_VVSACR_VSA9_PosDSI_VVSACR_VSA8DSI_VVSACR_VSA8_Msk(0x1UL << DSI_VVSACR_VSA8_Pos)DSI_VVSACR_VSA8_PosDSI_VVSACR_VSA7DSI_VVSACR_VSA7_Msk(0x1UL << DSI_VVSACR_VSA7_Pos)DSI_VVSACR_VSA7_PosDSI_VVSACR_VSA6DSI_VVSACR_VSA6_Msk(0x1UL << DSI_VVSACR_VSA6_Pos)DSI_VVSACR_VSA6_PosDSI_VVSACR_VSA5DSI_VVSACR_VSA5_Msk(0x1UL << DSI_VVSACR_VSA5_Pos)DSI_VVSACR_VSA5_PosDSI_VVSACR_VSA4DSI_VVSACR_VSA4_Msk(0x1UL << DSI_VVSACR_VSA4_Pos)DSI_VVSACR_VSA4_PosDSI_VVSACR_VSA3DSI_VVSACR_VSA3_Msk(0x1UL << DSI_VVSACR_VSA3_Pos)DSI_VVSACR_VSA3_PosDSI_VVSACR_VSA2DSI_VVSACR_VSA2_Msk(0x1UL << DSI_VVSACR_VSA2_Pos)DSI_VVSACR_VSA2_PosDSI_VVSACR_VSA1DSI_VVSACR_VSA1_Msk(0x1UL << DSI_VVSACR_VSA1_Pos)DSI_VVSACR_VSA1_PosDSI_VVSACR_VSA0DSI_VVSACR_VSA0_Msk(0x1UL << DSI_VVSACR_VSA0_Pos)DSI_VVSACR_VSA0_PosDSI_VVSACR_VSADSI_VVSACR_VSA_Msk(0x3FFUL << DSI_VVSACR_VSA_Pos)DSI_VVSACR_VSA_PosDSI_VLCR_HLINE14DSI_VLCR_HLINE14_Msk(0x1UL << DSI_VLCR_HLINE14_Pos)DSI_VLCR_HLINE14_PosDSI_VLCR_HLINE13DSI_VLCR_HLINE13_Msk(0x1UL << DSI_VLCR_HLINE13_Pos)DSI_VLCR_HLINE13_PosDSI_VLCR_HLINE12DSI_VLCR_HLINE12_Msk(0x1UL << DSI_VLCR_HLINE12_Pos)DSI_VLCR_HLINE12_PosDSI_VLCR_HLINE11DSI_VLCR_HLINE11_Msk(0x1UL << DSI_VLCR_HLINE11_Pos)DSI_VLCR_HLINE11_PosDSI_VLCR_HLINE10DSI_VLCR_HLINE10_Msk(0x1UL << DSI_VLCR_HLINE10_Pos)DSI_VLCR_HLINE10_PosDSI_VLCR_HLINE9DSI_VLCR_HLINE9_Msk(0x1UL << DSI_VLCR_HLINE9_Pos)DSI_VLCR_HLINE9_PosDSI_VLCR_HLINE8DSI_VLCR_HLINE8_Msk(0x1UL << DSI_VLCR_HLINE8_Pos)DSI_VLCR_HLINE8_PosDSI_VLCR_HLINE7DSI_VLCR_HLINE7_Msk(0x1UL << DSI_VLCR_HLINE7_Pos)DSI_VLCR_HLINE7_PosDSI_VLCR_HLINE6DSI_VLCR_HLINE6_Msk(0x1UL << DSI_VLCR_HLINE6_Pos)DSI_VLCR_HLINE6_PosDSI_VLCR_HLINE5DSI_VLCR_HLINE5_Msk(0x1UL << DSI_VLCR_HLINE5_Pos)DSI_VLCR_HLINE5_PosDSI_VLCR_HLINE4DSI_VLCR_HLINE4_Msk(0x1UL << DSI_VLCR_HLINE4_Pos)DSI_VLCR_HLINE4_PosDSI_VLCR_HLINE3DSI_VLCR_HLINE3_Msk(0x1UL << DSI_VLCR_HLINE3_Pos)DSI_VLCR_HLINE3_PosDSI_VLCR_HLINE2DSI_VLCR_HLINE2_Msk(0x1UL << DSI_VLCR_HLINE2_Pos)DSI_VLCR_HLINE2_PosDSI_VLCR_HLINE1DSI_VLCR_HLINE1_Msk(0x1UL << DSI_VLCR_HLINE1_Pos)DSI_VLCR_HLINE1_PosDSI_VLCR_HLINE0DSI_VLCR_HLINE0_Msk(0x1UL << DSI_VLCR_HLINE0_Pos)DSI_VLCR_HLINE0_PosDSI_VLCR_HLINEDSI_VLCR_HLINE_Msk(0x7FFFUL << DSI_VLCR_HLINE_Pos)DSI_VLCR_HLINE_PosDSI_VHBPCR_HBP11DSI_VHBPCR_HBP11_Msk(0x1UL << DSI_VHBPCR_HBP11_Pos)DSI_VHBPCR_HBP11_PosDSI_VHBPCR_HBP10DSI_VHBPCR_HBP10_Msk(0x1UL << DSI_VHBPCR_HBP10_Pos)DSI_VHBPCR_HBP10_PosDSI_VHBPCR_HBP9DSI_VHBPCR_HBP9_Msk(0x1UL << DSI_VHBPCR_HBP9_Pos)DSI_VHBPCR_HBP9_PosDSI_VHBPCR_HBP8DSI_VHBPCR_HBP8_Msk(0x1UL << DSI_VHBPCR_HBP8_Pos)DSI_VHBPCR_HBP8_PosDSI_VHBPCR_HBP7DSI_VHBPCR_HBP7_Msk(0x1UL << DSI_VHBPCR_HBP7_Pos)DSI_VHBPCR_HBP7_PosDSI_VHBPCR_HBP6DSI_VHBPCR_HBP6_Msk(0x1UL << DSI_VHBPCR_HBP6_Pos)DSI_VHBPCR_HBP6_PosDSI_VHBPCR_HBP5DSI_VHBPCR_HBP5_Msk(0x1UL << DSI_VHBPCR_HBP5_Pos)DSI_VHBPCR_HBP5_PosDSI_VHBPCR_HBP4DSI_VHBPCR_HBP4_Msk(0x1UL << DSI_VHBPCR_HBP4_Pos)DSI_VHBPCR_HBP4_PosDSI_VHBPCR_HBP3DSI_VHBPCR_HBP3_Msk(0x1UL << DSI_VHBPCR_HBP3_Pos)DSI_VHBPCR_HBP3_PosDSI_VHBPCR_HBP2DSI_VHBPCR_HBP2_Msk(0x1UL << DSI_VHBPCR_HBP2_Pos)DSI_VHBPCR_HBP2_PosDSI_VHBPCR_HBP1DSI_VHBPCR_HBP1_Msk(0x1UL << DSI_VHBPCR_HBP1_Pos)DSI_VHBPCR_HBP1_PosDSI_VHBPCR_HBP0DSI_VHBPCR_HBP0_Msk(0x1UL << DSI_VHBPCR_HBP0_Pos)DSI_VHBPCR_HBP0_PosDSI_VHBPCR_HBPDSI_VHBPCR_HBP_Msk(0xFFFUL << DSI_VHBPCR_HBP_Pos)DSI_VHBPCR_HBP_PosDSI_VHSACR_HSA11DSI_VHSACR_HSA11_Msk(0x1UL << DSI_VHSACR_HSA11_Pos)DSI_VHSACR_HSA11_PosDSI_VHSACR_HSA10DSI_VHSACR_HSA10_Msk(0x1UL << DSI_VHSACR_HSA10_Pos)DSI_VHSACR_HSA10_PosDSI_VHSACR_HSA9DSI_VHSACR_HSA9_Msk(0x1UL << DSI_VHSACR_HSA9_Pos)DSI_VHSACR_HSA9_PosDSI_VHSACR_HSA8DSI_VHSACR_HSA8_Msk(0x1UL << DSI_VHSACR_HSA8_Pos)DSI_VHSACR_HSA8_PosDSI_VHSACR_HSA7DSI_VHSACR_HSA7_Msk(0x1UL << DSI_VHSACR_HSA7_Pos)DSI_VHSACR_HSA7_PosDSI_VHSACR_HSA6DSI_VHSACR_HSA6_Msk(0x1UL << DSI_VHSACR_HSA6_Pos)DSI_VHSACR_HSA6_PosDSI_VHSACR_HSA5DSI_VHSACR_HSA5_Msk(0x1UL << DSI_VHSACR_HSA5_Pos)DSI_VHSACR_HSA5_PosDSI_VHSACR_HSA4DSI_VHSACR_HSA4_Msk(0x1UL << DSI_VHSACR_HSA4_Pos)DSI_VHSACR_HSA4_PosDSI_VHSACR_HSA3DSI_VHSACR_HSA3_Msk(0x1UL << DSI_VHSACR_HSA3_Pos)DSI_VHSACR_HSA3_PosDSI_VHSACR_HSA2DSI_VHSACR_HSA2_Msk(0x1UL << DSI_VHSACR_HSA2_Pos)DSI_VHSACR_HSA2_PosDSI_VHSACR_HSA1DSI_VHSACR_HSA1_Msk(0x1UL << DSI_VHSACR_HSA1_Pos)DSI_VHSACR_HSA1_PosDSI_VHSACR_HSA0DSI_VHSACR_HSA0_Msk(0x1UL << DSI_VHSACR_HSA0_Pos)DSI_VHSACR_HSA0_PosDSI_VHSACR_HSADSI_VHSACR_HSA_Msk(0xFFFUL << DSI_VHSACR_HSA_Pos)DSI_VHSACR_HSA_PosDSI_VNPCR_NPSIZE12DSI_VNPCR_NPSIZE12_Msk(0x1UL << DSI_VNPCR_NPSIZE12_Pos)DSI_VNPCR_NPSIZE12_PosDSI_VNPCR_NPSIZE11DSI_VNPCR_NPSIZE11_Msk(0x1UL << DSI_VNPCR_NPSIZE11_Pos)DSI_VNPCR_NPSIZE11_PosDSI_VNPCR_NPSIZE10DSI_VNPCR_NPSIZE10_Msk(0x1UL << DSI_VNPCR_NPSIZE10_Pos)DSI_VNPCR_NPSIZE10_PosDSI_VNPCR_NPSIZE9DSI_VNPCR_NPSIZE9_Msk(0x1UL << DSI_VNPCR_NPSIZE9_Pos)DSI_VNPCR_NPSIZE9_PosDSI_VNPCR_NPSIZE8DSI_VNPCR_NPSIZE8_Msk(0x1UL << DSI_VNPCR_NPSIZE8_Pos)DSI_VNPCR_NPSIZE8_PosDSI_VNPCR_NPSIZE7DSI_VNPCR_NPSIZE7_Msk(0x1UL << DSI_VNPCR_NPSIZE7_Pos)DSI_VNPCR_NPSIZE7_PosDSI_VNPCR_NPSIZE6DSI_VNPCR_NPSIZE6_Msk(0x1UL << DSI_VNPCR_NPSIZE6_Pos)DSI_VNPCR_NPSIZE6_PosDSI_VNPCR_NPSIZE5DSI_VNPCR_NPSIZE5_Msk(0x1UL << DSI_VNPCR_NPSIZE5_Pos)DSI_VNPCR_NPSIZE5_PosDSI_VNPCR_NPSIZE4DSI_VNPCR_NPSIZE4_Msk(0x1UL << DSI_VNPCR_NPSIZE4_Pos)DSI_VNPCR_NPSIZE4_PosDSI_VNPCR_NPSIZE3DSI_VNPCR_NPSIZE3_Msk(0x1UL << DSI_VNPCR_NPSIZE3_Pos)DSI_VNPCR_NPSIZE3_PosDSI_VNPCR_NPSIZE2DSI_VNPCR_NPSIZE2_Msk(0x1UL << DSI_VNPCR_NPSIZE2_Pos)DSI_VNPCR_NPSIZE2_PosDSI_VNPCR_NPSIZE1DSI_VNPCR_NPSIZE1_Msk(0x1UL << DSI_VNPCR_NPSIZE1_Pos)DSI_VNPCR_NPSIZE1_PosDSI_VNPCR_NPSIZE0DSI_VNPCR_NPSIZE0_Msk(0x1UL << DSI_VNPCR_NPSIZE0_Pos)DSI_VNPCR_NPSIZE0_PosDSI_VNPCR_NPSIZEDSI_VNPCR_NPSIZE_Msk(0x1FFFUL << DSI_VNPCR_NPSIZE_Pos)DSI_VNPCR_NPSIZE_PosDSI_VCCR_NUMC12DSI_VCCR_NUMC12_Msk(0x1UL << DSI_VCCR_NUMC12_Pos)DSI_VCCR_NUMC12_PosDSI_VCCR_NUMC11DSI_VCCR_NUMC11_Msk(0x1UL << DSI_VCCR_NUMC11_Pos)DSI_VCCR_NUMC11_PosDSI_VCCR_NUMC10DSI_VCCR_NUMC10_Msk(0x1UL << DSI_VCCR_NUMC10_Pos)DSI_VCCR_NUMC10_PosDSI_VCCR_NUMC9DSI_VCCR_NUMC9_Msk(0x1UL << DSI_VCCR_NUMC9_Pos)DSI_VCCR_NUMC9_PosDSI_VCCR_NUMC8DSI_VCCR_NUMC8_Msk(0x1UL << DSI_VCCR_NUMC8_Pos)DSI_VCCR_NUMC8_PosDSI_VCCR_NUMC7DSI_VCCR_NUMC7_Msk(0x1UL << DSI_VCCR_NUMC7_Pos)DSI_VCCR_NUMC7_PosDSI_VCCR_NUMC6DSI_VCCR_NUMC6_Msk(0x1UL << DSI_VCCR_NUMC6_Pos)DSI_VCCR_NUMC6_PosDSI_VCCR_NUMC5DSI_VCCR_NUMC5_Msk(0x1UL << DSI_VCCR_NUMC5_Pos)DSI_VCCR_NUMC5_PosDSI_VCCR_NUMC4DSI_VCCR_NUMC4_Msk(0x1UL << DSI_VCCR_NUMC4_Pos)DSI_VCCR_NUMC4_PosDSI_VCCR_NUMC3DSI_VCCR_NUMC3_Msk(0x1UL << DSI_VCCR_NUMC3_Pos)DSI_VCCR_NUMC3_PosDSI_VCCR_NUMC2DSI_VCCR_NUMC2_Msk(0x1UL << DSI_VCCR_NUMC2_Pos)DSI_VCCR_NUMC2_PosDSI_VCCR_NUMC1DSI_VCCR_NUMC1_Msk(0x1UL << DSI_VCCR_NUMC1_Pos)DSI_VCCR_NUMC1_PosDSI_VCCR_NUMC0DSI_VCCR_NUMC0_Msk(0x1UL << DSI_VCCR_NUMC0_Pos)DSI_VCCR_NUMC0_PosDSI_VCCR_NUMCDSI_VCCR_NUMC_Msk(0x1FFFUL << DSI_VCCR_NUMC_Pos)DSI_VCCR_NUMC_PosDSI_VPCR_VPSIZE13DSI_VPCR_VPSIZE13_Msk(0x1UL << DSI_VPCR_VPSIZE13_Pos)DSI_VPCR_VPSIZE13_PosDSI_VPCR_VPSIZE12DSI_VPCR_VPSIZE12_Msk(0x1UL << DSI_VPCR_VPSIZE12_Pos)DSI_VPCR_VPSIZE12_PosDSI_VPCR_VPSIZE11DSI_VPCR_VPSIZE11_Msk(0x1UL << DSI_VPCR_VPSIZE11_Pos)DSI_VPCR_VPSIZE11_PosDSI_VPCR_VPSIZE10DSI_VPCR_VPSIZE10_Msk(0x1UL << DSI_VPCR_VPSIZE10_Pos)DSI_VPCR_VPSIZE10_PosDSI_VPCR_VPSIZE9DSI_VPCR_VPSIZE9_Msk(0x1UL << DSI_VPCR_VPSIZE9_Pos)DSI_VPCR_VPSIZE9_PosDSI_VPCR_VPSIZE8DSI_VPCR_VPSIZE8_Msk(0x1UL << DSI_VPCR_VPSIZE8_Pos)DSI_VPCR_VPSIZE8_PosDSI_VPCR_VPSIZE7DSI_VPCR_VPSIZE7_Msk(0x1UL << DSI_VPCR_VPSIZE7_Pos)DSI_VPCR_VPSIZE7_PosDSI_VPCR_VPSIZE6DSI_VPCR_VPSIZE6_Msk(0x1UL << DSI_VPCR_VPSIZE6_Pos)DSI_VPCR_VPSIZE6_PosDSI_VPCR_VPSIZE5DSI_VPCR_VPSIZE5_Msk(0x1UL << DSI_VPCR_VPSIZE5_Pos)DSI_VPCR_VPSIZE5_PosDSI_VPCR_VPSIZE4DSI_VPCR_VPSIZE4_Msk(0x1UL << DSI_VPCR_VPSIZE4_Pos)DSI_VPCR_VPSIZE4_PosDSI_VPCR_VPSIZE3DSI_VPCR_VPSIZE3_Msk(0x1UL << DSI_VPCR_VPSIZE3_Pos)DSI_VPCR_VPSIZE3_PosDSI_VPCR_VPSIZE2DSI_VPCR_VPSIZE2_Msk(0x1UL << DSI_VPCR_VPSIZE2_Pos)DSI_VPCR_VPSIZE2_PosDSI_VPCR_VPSIZE1DSI_VPCR_VPSIZE1_Msk(0x1UL << DSI_VPCR_VPSIZE1_Pos)DSI_VPCR_VPSIZE1_PosDSI_VPCR_VPSIZE0DSI_VPCR_VPSIZE0_Msk(0x1UL << DSI_VPCR_VPSIZE0_Pos)DSI_VPCR_VPSIZE0_PosDSI_VPCR_VPSIZEDSI_VPCR_VPSIZE_Msk(0x3FFFUL << DSI_VPCR_VPSIZE_Pos)DSI_VPCR_VPSIZE_PosDSI_VMCR_PGODSI_VMCR_PGO_Msk(0x1UL << DSI_VMCR_PGO_Pos)DSI_VMCR_PGO_PosDSI_VMCR_PGMDSI_VMCR_PGM_Msk(0x1UL << DSI_VMCR_PGM_Pos)DSI_VMCR_PGM_PosDSI_VMCR_PGEDSI_VMCR_PGE_Msk(0x1UL << DSI_VMCR_PGE_Pos)DSI_VMCR_PGE_PosDSI_VMCR_LPCEDSI_VMCR_LPCE_Msk(0x1UL << DSI_VMCR_LPCE_Pos)DSI_VMCR_LPCE_PosDSI_VMCR_FBTAAEDSI_VMCR_FBTAAE_Msk(0x1UL << DSI_VMCR_FBTAAE_Pos)DSI_VMCR_FBTAAE_PosDSI_VMCR_LPHFPEDSI_VMCR_LPHFPE_Msk(0x1UL << DSI_VMCR_LPHFPE_Pos)DSI_VMCR_LPHFPE_PosDSI_VMCR_LPHBPEDSI_VMCR_LPHBPE_Msk(0x1UL << DSI_VMCR_LPHBPE_Pos)DSI_VMCR_LPHBPE_PosDSI_VMCR_LPVAEDSI_VMCR_LPVAE_Msk(0x1UL << DSI_VMCR_LPVAE_Pos)DSI_VMCR_LPVAE_PosDSI_VMCR_LPVFPEDSI_VMCR_LPVFPE_Msk(0x1UL << DSI_VMCR_LPVFPE_Pos)DSI_VMCR_LPVFPE_PosDSI_VMCR_LPVBPEDSI_VMCR_LPVBPE_Msk(0x1UL << DSI_VMCR_LPVBPE_Pos)DSI_VMCR_LPVBPE_PosDSI_VMCR_LPVSAEDSI_VMCR_LPVSAE_Msk(0x1UL << DSI_VMCR_LPVSAE_Pos)DSI_VMCR_LPVSAE_PosDSI_VMCR_VMT1DSI_VMCR_VMT1_Msk(0x1UL << DSI_VMCR_VMT1_Pos)DSI_VMCR_VMT1_PosDSI_VMCR_VMT0DSI_VMCR_VMT0_Msk(0x1UL << DSI_VMCR_VMT0_Pos)DSI_VMCR_VMT0_PosDSI_VMCR_VMTDSI_VMCR_VMT_Msk(0x3UL << DSI_VMCR_VMT_Pos)DSI_VMCR_VMT_PosDSI_MCR_CMDMDSI_MCR_CMDM_Msk(0x1UL << DSI_MCR_CMDM_Pos)DSI_MCR_CMDM_PosDSI_GVCIDR_VCID1DSI_GVCIDR_VCID1_Msk(0x1UL << DSI_GVCIDR_VCID1_Pos)DSI_GVCIDR_VCID1_PosDSI_GVCIDR_VCID0DSI_GVCIDR_VCID0_Msk(0x1UL << DSI_GVCIDR_VCID0_Pos)DSI_GVCIDR_VCID0_PosDSI_GVCIDR_VCIDDSI_GVCIDR_VCID_Msk(0x3UL << DSI_GVCIDR_VCID_Pos)DSI_GVCIDR_VCID_PosDSI_PCR_CRCRXEDSI_PCR_CRCRXE_Msk(0x1UL << DSI_PCR_CRCRXE_Pos)DSI_PCR_CRCRXE_PosDSI_PCR_ECCRXEDSI_PCR_ECCRXE_Msk(0x1UL << DSI_PCR_ECCRXE_Pos)DSI_PCR_ECCRXE_PosDSI_PCR_BTAEDSI_PCR_BTAE_Msk(0x1UL << DSI_PCR_BTAE_Pos)DSI_PCR_BTAE_PosDSI_PCR_ETRXEDSI_PCR_ETRXE_Msk(0x1UL << DSI_PCR_ETRXE_Pos)DSI_PCR_ETRXE_PosDSI_PCR_ETTXEDSI_PCR_ETTXE_Msk(0x1UL << DSI_PCR_ETTXE_Pos)DSI_PCR_ETTXE_PosDSI_LPMCR_LPSIZE7DSI_LPMCR_LPSIZE7_Msk(0x1UL << DSI_LPMCR_LPSIZE7_Pos)DSI_LPMCR_LPSIZE7_PosDSI_LPMCR_LPSIZE6DSI_LPMCR_LPSIZE6_Msk(0x1UL << DSI_LPMCR_LPSIZE6_Pos)DSI_LPMCR_LPSIZE6_PosDSI_LPMCR_LPSIZE5DSI_LPMCR_LPSIZE5_Msk(0x1UL << DSI_LPMCR_LPSIZE5_Pos)DSI_LPMCR_LPSIZE5_PosDSI_LPMCR_LPSIZE4DSI_LPMCR_LPSIZE4_Msk(0x1UL << DSI_LPMCR_LPSIZE4_Pos)DSI_LPMCR_LPSIZE4_PosDSI_LPMCR_LPSIZE3DSI_LPMCR_LPSIZE3_Msk(0x1UL << DSI_LPMCR_LPSIZE3_Pos)DSI_LPMCR_LPSIZE3_PosDSI_LPMCR_LPSIZE2DSI_LPMCR_LPSIZE2_Msk(0x1UL << DSI_LPMCR_LPSIZE2_Pos)DSI_LPMCR_LPSIZE2_PosDSI_LPMCR_LPSIZE1DSI_LPMCR_LPSIZE1_Msk(0x1UL << DSI_LPMCR_LPSIZE1_Pos)DSI_LPMCR_LPSIZE1_PosDSI_LPMCR_LPSIZE0DSI_LPMCR_LPSIZE0_Msk(0x1UL << DSI_LPMCR_LPSIZE0_Pos)DSI_LPMCR_LPSIZE0_PosDSI_LPMCR_LPSIZEDSI_LPMCR_LPSIZE_Msk(0xFFUL << DSI_LPMCR_LPSIZE_Pos)DSI_LPMCR_LPSIZE_PosDSI_LPMCR_VLPSIZE7DSI_LPMCR_VLPSIZE7_Msk(0x1UL << DSI_LPMCR_VLPSIZE7_Pos)DSI_LPMCR_VLPSIZE7_PosDSI_LPMCR_VLPSIZE6DSI_LPMCR_VLPSIZE6_Msk(0x1UL << DSI_LPMCR_VLPSIZE6_Pos)DSI_LPMCR_VLPSIZE6_PosDSI_LPMCR_VLPSIZE5DSI_LPMCR_VLPSIZE5_Msk(0x1UL << DSI_LPMCR_VLPSIZE5_Pos)DSI_LPMCR_VLPSIZE5_PosDSI_LPMCR_VLPSIZE4DSI_LPMCR_VLPSIZE4_Msk(0x1UL << DSI_LPMCR_VLPSIZE4_Pos)DSI_LPMCR_VLPSIZE4_PosDSI_LPMCR_VLPSIZE3DSI_LPMCR_VLPSIZE3_Msk(0x1UL << DSI_LPMCR_VLPSIZE3_Pos)DSI_LPMCR_VLPSIZE3_PosDSI_LPMCR_VLPSIZE2DSI_LPMCR_VLPSIZE2_Msk(0x1UL << DSI_LPMCR_VLPSIZE2_Pos)DSI_LPMCR_VLPSIZE2_PosDSI_LPMCR_VLPSIZE1DSI_LPMCR_VLPSIZE1_Msk(0x1UL << DSI_LPMCR_VLPSIZE1_Pos)DSI_LPMCR_VLPSIZE1_PosDSI_LPMCR_VLPSIZE0DSI_LPMCR_VLPSIZE0_Msk(0x1UL << DSI_LPMCR_VLPSIZE0_Pos)DSI_LPMCR_VLPSIZE0_PosDSI_LPMCR_VLPSIZEDSI_LPMCR_VLPSIZE_Msk(0xFFUL << DSI_LPMCR_VLPSIZE_Pos)DSI_LPMCR_VLPSIZE_PosDSI_LPCR_HSPDSI_LPCR_HSP_Msk(0x1UL << DSI_LPCR_HSP_Pos)DSI_LPCR_HSP_PosDSI_LPCR_VSPDSI_LPCR_VSP_Msk(0x1UL << DSI_LPCR_VSP_Pos)DSI_LPCR_VSP_PosDSI_LPCR_DEPDSI_LPCR_DEP_Msk(0x1UL << DSI_LPCR_DEP_Pos)DSI_LPCR_DEP_PosDSI_LCOLCR_LPEDSI_LCOLCR_LPE_Msk(0x1UL << DSI_LCOLCR_LPE_Pos)DSI_LCOLCR_LPE_PosDSI_LCOLCR_COLC3DSI_LCOLCR_COLC3_Msk(0x1UL << DSI_LCOLCR_COLC3_Pos)DSI_LCOLCR_COLC3_PosDSI_LCOLCR_COLC2DSI_LCOLCR_COLC2_Msk(0x1UL << DSI_LCOLCR_COLC2_Pos)DSI_LCOLCR_COLC2_PosDSI_LCOLCR_COLC1DSI_LCOLCR_COLC1_Msk(0x1UL << DSI_LCOLCR_COLC1_Pos)DSI_LCOLCR_COLC1_PosDSI_LCOLCR_COLC0DSI_LCOLCR_COLC0_Msk(0x1UL << DSI_LCOLCR_COLC0_Pos)DSI_LCOLCR_COLC0_PosDSI_LCOLCR_COLCDSI_LCOLCR_COLC_Msk(0xFUL << DSI_LCOLCR_COLC_Pos)DSI_LCOLCR_COLC_PosDSI_LVCIDR_VCID1DSI_LVCIDR_VCID1_Msk(0x1UL << DSI_LVCIDR_VCID1_Pos)DSI_LVCIDR_VCID1_PosDSI_LVCIDR_VCID0DSI_LVCIDR_VCID0_Msk(0x1UL << DSI_LVCIDR_VCID0_Pos)DSI_LVCIDR_VCID0_PosDSI_LVCIDR_VCIDDSI_LVCIDR_VCID_Msk(0x3UL << DSI_LVCIDR_VCID_Pos)DSI_LVCIDR_VCID_PosDSI_CCR_TOCKDIV7DSI_CCR_TOCKDIV7_Msk(0x1UL << DSI_CCR_TOCKDIV7_Pos)DSI_CCR_TOCKDIV7_PosDSI_CCR_TOCKDIV6DSI_CCR_TOCKDIV6_Msk(0x1UL << DSI_CCR_TOCKDIV6_Pos)DSI_CCR_TOCKDIV6_PosDSI_CCR_TOCKDIV5DSI_CCR_TOCKDIV5_Msk(0x1UL << DSI_CCR_TOCKDIV5_Pos)DSI_CCR_TOCKDIV5_PosDSI_CCR_TOCKDIV4DSI_CCR_TOCKDIV4_Msk(0x1UL << DSI_CCR_TOCKDIV4_Pos)DSI_CCR_TOCKDIV4_PosDSI_CCR_TOCKDIV3DSI_CCR_TOCKDIV3_Msk(0x1UL << DSI_CCR_TOCKDIV3_Pos)DSI_CCR_TOCKDIV3_PosDSI_CCR_TOCKDIV2DSI_CCR_TOCKDIV2_Msk(0x1UL << DSI_CCR_TOCKDIV2_Pos)DSI_CCR_TOCKDIV2_PosDSI_CCR_TOCKDIV1DSI_CCR_TOCKDIV1_Msk(0x1UL << DSI_CCR_TOCKDIV1_Pos)DSI_CCR_TOCKDIV1_PosDSI_CCR_TOCKDIV0DSI_CCR_TOCKDIV0_Msk(0x1UL << DSI_CCR_TOCKDIV0_Pos)DSI_CCR_TOCKDIV0_PosDSI_CCR_TOCKDIVDSI_CCR_TOCKDIV_Msk(0xFFUL << DSI_CCR_TOCKDIV_Pos)DSI_CCR_TOCKDIV_PosDSI_CCR_TXECKDIV7DSI_CCR_TXECKDIV7_Msk(0x1UL << DSI_CCR_TXECKDIV7_Pos)DSI_CCR_TXECKDIV7_PosDSI_CCR_TXECKDIV6DSI_CCR_TXECKDIV6_Msk(0x1UL << DSI_CCR_TXECKDIV6_Pos)DSI_CCR_TXECKDIV6_PosDSI_CCR_TXECKDIV5DSI_CCR_TXECKDIV5_Msk(0x1UL << DSI_CCR_TXECKDIV5_Pos)DSI_CCR_TXECKDIV5_PosDSI_CCR_TXECKDIV4DSI_CCR_TXECKDIV4_Msk(0x1UL << DSI_CCR_TXECKDIV4_Pos)DSI_CCR_TXECKDIV4_PosDSI_CCR_TXECKDIV3DSI_CCR_TXECKDIV3_Msk(0x1UL << DSI_CCR_TXECKDIV3_Pos)DSI_CCR_TXECKDIV3_PosDSI_CCR_TXECKDIV2DSI_CCR_TXECKDIV2_Msk(0x1UL << DSI_CCR_TXECKDIV2_Pos)DSI_CCR_TXECKDIV2_PosDSI_CCR_TXECKDIV1DSI_CCR_TXECKDIV1_Msk(0x1UL << DSI_CCR_TXECKDIV1_Pos)DSI_CCR_TXECKDIV1_PosDSI_CCR_TXECKDIV0DSI_CCR_TXECKDIV0_Msk(0x1UL << DSI_CCR_TXECKDIV0_Pos)DSI_CCR_TXECKDIV0_PosDSI_CCR_TXECKDIVDSI_CCR_TXECKDIV_Msk(0xFFUL << DSI_CCR_TXECKDIV_Pos)DSI_CCR_TXECKDIV_PosDSI_CR_ENDSI_CR_EN_Msk(0x1UL << DSI_CR_EN_Pos)DSI_CR_EN_PosDSI_VRDSI_VR_Msk(0x18999815UL << DSI_VR_Pos)DSI_VR_PosMDIOS_CLRFR_CTERFMDIOS_CLRFR_CTERF_Msk(0x1UL << MDIOS_CLRFR_CTERF_Pos)MDIOS_CLRFR_CTERF_PosMDIOS_CLRFR_CSERFMDIOS_CLRFR_CSERF_Msk(0x1UL << MDIOS_CLRFR_CSERF_Pos)MDIOS_CLRFR_CSERF_PosMDIOS_CLRFR_CPERFMDIOS_CLRFR_CPERF_Msk(0x1UL << MDIOS_CLRFR_CPERF_Pos)MDIOS_CLRFR_CPERF_PosMDIOS_SR_TERFMDIOS_SR_TERF_Msk(0x1UL << MDIOS_SR_TERF_Pos)MDIOS_SR_TERF_PosMDIOS_SR_SERFMDIOS_SR_SERF_Msk(0x1UL << MDIOS_SR_SERF_Pos)MDIOS_SR_SERF_PosMDIOS_SR_PERFMDIOS_SR_PERF_Msk(0x1UL << MDIOS_SR_PERF_Pos)MDIOS_SR_PERF_PosMDIOS_CRDFR_CRDFMDIOS_CRDFR_CRDF_Msk(0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)MDIOS_CRDFR_CRDF_PosMDIOS_RDFR_RDFMDIOS_RDFR_RDF_Msk(0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)MDIOS_RDFR_RDF_PosMDIOS_CWRFR_CWRFMDIOS_CWRFR_CWRF_Msk(0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)MDIOS_CWRFR_CWRF_PosMDIOS_WRFR_WRFMDIOS_WRFR_WRF_Msk(0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)MDIOS_WRFR_WRF_PosMDIOS_CR_PORT_ADDRESS_4(0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)MDIOS_CR_PORT_ADDRESS_3(0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)MDIOS_CR_PORT_ADDRESS_2(0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)MDIOS_CR_PORT_ADDRESS_1(0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)MDIOS_CR_PORT_ADDRESS_0(0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)MDIOS_CR_PORT_ADDRESSMDIOS_CR_PORT_ADDRESS_Msk(0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)MDIOS_CR_PORT_ADDRESS_PosMDIOS_CR_DPCMDIOS_CR_DPC_Msk(0x1UL << MDIOS_CR_DPC_Pos)MDIOS_CR_DPC_PosMDIOS_CR_EIEMDIOS_CR_EIE_Msk(0x1UL << MDIOS_CR_EIE_Pos)MDIOS_CR_EIE_PosMDIOS_CR_RDIEMDIOS_CR_RDIE_Msk(0x1UL << MDIOS_CR_RDIE_Pos)MDIOS_CR_RDIE_PosMDIOS_CR_WRIEMDIOS_CR_WRIE_Msk(0x1UL << MDIOS_CR_WRIE_Pos)MDIOS_CR_WRIE_PosMDIOS_CR_ENMDIOS_CR_EN_Msk(0x1UL << MDIOS_CR_EN_Pos)MDIOS_CR_EN_PosJPEG_DOR_DATAOUTJPEG_DOR_DATAOUT_Msk(0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)JPEG_DOR_DATAOUT_PosJPEG_DIR_DATAINJPEG_DIR_DATAIN_Msk(0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)JPEG_DIR_DATAIN_PosJPEG_CFR_CHPDFJPEG_CFR_CHPDF_Msk(0x1UL << JPEG_CFR_CHPDF_Pos)JPEG_CFR_CHPDF_PosJPEG_CFR_CEOCFJPEG_CFR_CEOCF_Msk(0x1UL << JPEG_CFR_CEOCF_Pos)JPEG_CFR_CEOCF_PosJPEG_SR_COFJPEG_SR_COF_Msk(0x1UL << JPEG_SR_COF_Pos)JPEG_SR_COF_PosJPEG_SR_HPDFJPEG_SR_HPDF_Msk(0x1UL << JPEG_SR_HPDF_Pos)JPEG_SR_HPDF_PosJPEG_SR_EOCFJPEG_SR_EOCF_Msk(0x1UL << JPEG_SR_EOCF_Pos)JPEG_SR_EOCF_PosJPEG_SR_OFNEFJPEG_SR_OFNEF_Msk(0x1UL << JPEG_SR_OFNEF_Pos)JPEG_SR_OFNEF_PosJPEG_SR_OFTFJPEG_SR_OFTF_Msk(0x1UL << JPEG_SR_OFTF_Pos)JPEG_SR_OFTF_PosJPEG_SR_IFNFFJPEG_SR_IFNFF_Msk(0x1UL << JPEG_SR_IFNFF_Pos)JPEG_SR_IFNFF_PosJPEG_SR_IFTFJPEG_SR_IFTF_Msk(0x1UL << JPEG_SR_IFTF_Pos)JPEG_SR_IFTF_PosJPEG_CR_OFFJPEG_CR_OFF_Msk(0x1UL << JPEG_CR_OFF_Pos)JPEG_CR_OFF_PosJPEG_CR_IFFJPEG_CR_IFF_Msk(0x1UL << JPEG_CR_IFF_Pos)JPEG_CR_IFF_PosJPEG_CR_ODMAENJPEG_CR_ODMAEN_Msk(0x1UL << JPEG_CR_ODMAEN_Pos)JPEG_CR_ODMAEN_PosJPEG_CR_IDMAENJPEG_CR_IDMAEN_Msk(0x1UL << JPEG_CR_IDMAEN_Pos)JPEG_CR_IDMAEN_PosJPEG_CR_HPDIEJPEG_CR_HPDIE_Msk(0x1UL << JPEG_CR_HPDIE_Pos)JPEG_CR_HPDIE_PosJPEG_CR_EOCIEJPEG_CR_EOCIE_Msk(0x1UL << JPEG_CR_EOCIE_Pos)JPEG_CR_EOCIE_PosJPEG_CR_OFNEIEJPEG_CR_OFNEIE_Msk(0x1UL << JPEG_CR_OFNEIE_Pos)JPEG_CR_OFNEIE_PosJPEG_CR_OFTIEJPEG_CR_OFTIE_Msk(0x1UL << JPEG_CR_OFTIE_Pos)JPEG_CR_OFTIE_PosJPEG_CR_IFNFIEJPEG_CR_IFNFIE_Msk(0x1UL << JPEG_CR_IFNFIE_Pos)JPEG_CR_IFNFIE_PosJPEG_CR_IFTIEJPEG_CR_IFTIE_Msk(0x1UL << JPEG_CR_IFTIE_Pos)JPEG_CR_IFTIE_PosJPEG_CR_JCENJPEG_CR_JCEN_Msk(0x1UL << JPEG_CR_JCEN_Pos)JPEG_CR_JCEN_PosJPEG_CONFR7_HSF_3(0x8UL << JPEG_CONFR7_HSF_Pos)JPEG_CONFR7_HSF_2(0x4UL << JPEG_CONFR7_HSF_Pos)JPEG_CONFR7_HSF_1(0x2UL << JPEG_CONFR7_HSF_Pos)JPEG_CONFR7_HSF_0(0x1UL << JPEG_CONFR7_HSF_Pos)JPEG_CONFR7_HSFJPEG_CONFR7_HSF_Msk(0xFUL << JPEG_CONFR7_HSF_Pos)JPEG_CONFR7_HSF_PosJPEG_CONFR7_VSF_3(0x8UL << JPEG_CONFR7_VSF_Pos)JPEG_CONFR7_VSF_2(0x4UL << JPEG_CONFR7_VSF_Pos)JPEG_CONFR7_VSF_1(0x2UL << JPEG_CONFR7_VSF_Pos)JPEG_CONFR7_VSF_0(0x1UL << JPEG_CONFR7_VSF_Pos)JPEG_CONFR7_VSFJPEG_CONFR7_VSF_Msk(0xFUL << JPEG_CONFR7_VSF_Pos)JPEG_CONFR7_VSF_PosJPEG_CONFR7_NB_3(0x8UL << JPEG_CONFR7_NB_Pos)JPEG_CONFR7_NB_2(0x4UL << JPEG_CONFR7_NB_Pos)JPEG_CONFR7_NB_1(0x2UL << JPEG_CONFR7_NB_Pos)JPEG_CONFR7_NB_0(0x1UL << JPEG_CONFR7_NB_Pos)JPEG_CONFR7_NBJPEG_CONFR7_NB_Msk(0xFUL << JPEG_CONFR7_NB_Pos)JPEG_CONFR7_NB_PosJPEG_CONFR7_QT_1(0x2UL << JPEG_CONFR7_QT_Pos)JPEG_CONFR7_QT_0(0x1UL << JPEG_CONFR7_QT_Pos)JPEG_CONFR7_QTJPEG_CONFR7_QT_Msk(0x3UL << JPEG_CONFR7_QT_Pos)JPEG_CONFR7_QT_PosJPEG_CONFR7_HAJPEG_CONFR7_HA_Msk(0x1UL << JPEG_CONFR7_HA_Pos)JPEG_CONFR7_HA_PosJPEG_CONFR7_HDJPEG_CONFR7_HD_Msk(0x1UL << JPEG_CONFR7_HD_Pos)JPEG_CONFR7_HD_PosJPEG_CONFR6_HSF_3(0x8UL << JPEG_CONFR6_HSF_Pos)JPEG_CONFR6_HSF_2(0x4UL << JPEG_CONFR6_HSF_Pos)JPEG_CONFR6_HSF_1(0x2UL << JPEG_CONFR6_HSF_Pos)JPEG_CONFR6_HSF_0(0x1UL << JPEG_CONFR6_HSF_Pos)JPEG_CONFR6_HSFJPEG_CONFR6_HSF_Msk(0xFUL << JPEG_CONFR6_HSF_Pos)JPEG_CONFR6_HSF_PosJPEG_CONFR6_VSF_3(0x8UL << JPEG_CONFR6_VSF_Pos)JPEG_CONFR6_VSF_2(0x4UL << JPEG_CONFR6_VSF_Pos)JPEG_CONFR6_VSF_1(0x2UL << JPEG_CONFR6_VSF_Pos)JPEG_CONFR6_VSF_0(0x1UL << JPEG_CONFR6_VSF_Pos)JPEG_CONFR6_VSFJPEG_CONFR6_VSF_Msk(0xFUL << JPEG_CONFR6_VSF_Pos)JPEG_CONFR6_VSF_PosJPEG_CONFR6_NB_3(0x8UL << JPEG_CONFR6_NB_Pos)JPEG_CONFR6_NB_2(0x4UL << JPEG_CONFR6_NB_Pos)JPEG_CONFR6_NB_1(0x2UL << JPEG_CONFR6_NB_Pos)JPEG_CONFR6_NB_0(0x1UL << JPEG_CONFR6_NB_Pos)JPEG_CONFR6_NBJPEG_CONFR6_NB_Msk(0xFUL << JPEG_CONFR6_NB_Pos)JPEG_CONFR6_NB_PosJPEG_CONFR6_QT_1(0x2UL << JPEG_CONFR6_QT_Pos)JPEG_CONFR6_QT_0(0x1UL << JPEG_CONFR6_QT_Pos)JPEG_CONFR6_QTJPEG_CONFR6_QT_Msk(0x3UL << JPEG_CONFR6_QT_Pos)JPEG_CONFR6_QT_PosJPEG_CONFR6_HAJPEG_CONFR6_HA_Msk(0x1UL << JPEG_CONFR6_HA_Pos)JPEG_CONFR6_HA_PosJPEG_CONFR6_HDJPEG_CONFR6_HD_Msk(0x1UL << JPEG_CONFR6_HD_Pos)JPEG_CONFR6_HD_PosJPEG_CONFR5_HSF_3(0x8UL << JPEG_CONFR5_HSF_Pos)JPEG_CONFR5_HSF_2(0x4UL << JPEG_CONFR5_HSF_Pos)JPEG_CONFR5_HSF_1(0x2UL << JPEG_CONFR5_HSF_Pos)JPEG_CONFR5_HSF_0(0x1UL << JPEG_CONFR5_HSF_Pos)JPEG_CONFR5_HSFJPEG_CONFR5_HSF_Msk(0xFUL << JPEG_CONFR5_HSF_Pos)JPEG_CONFR5_HSF_PosJPEG_CONFR5_VSF_3(0x8UL << JPEG_CONFR5_VSF_Pos)JPEG_CONFR5_VSF_2(0x4UL << JPEG_CONFR5_VSF_Pos)JPEG_CONFR5_VSF_1(0x2UL << JPEG_CONFR5_VSF_Pos)JPEG_CONFR5_VSF_0(0x1UL << JPEG_CONFR5_VSF_Pos)JPEG_CONFR5_VSFJPEG_CONFR5_VSF_Msk(0xFUL << JPEG_CONFR5_VSF_Pos)JPEG_CONFR5_VSF_PosJPEG_CONFR5_NB_3(0x8UL << JPEG_CONFR5_NB_Pos)JPEG_CONFR5_NB_2(0x4UL << JPEG_CONFR5_NB_Pos)JPEG_CONFR5_NB_1(0x2UL << JPEG_CONFR5_NB_Pos)JPEG_CONFR5_NB_0(0x1UL << JPEG_CONFR5_NB_Pos)JPEG_CONFR5_NBJPEG_CONFR5_NB_Msk(0xFUL << JPEG_CONFR5_NB_Pos)JPEG_CONFR5_NB_PosJPEG_CONFR5_QT_1(0x2UL << JPEG_CONFR5_QT_Pos)JPEG_CONFR5_QT_0(0x1UL << JPEG_CONFR5_QT_Pos)JPEG_CONFR5_QTJPEG_CONFR5_QT_Msk(0x3UL << JPEG_CONFR5_QT_Pos)JPEG_CONFR5_QT_PosJPEG_CONFR5_HAJPEG_CONFR5_HA_Msk(0x1UL << JPEG_CONFR5_HA_Pos)JPEG_CONFR5_HA_PosJPEG_CONFR5_HDJPEG_CONFR5_HD_Msk(0x1UL << JPEG_CONFR5_HD_Pos)JPEG_CONFR5_HD_PosJPEG_CONFR4_HSF_3(0x8UL << JPEG_CONFR4_HSF_Pos)JPEG_CONFR4_HSF_2(0x4UL << JPEG_CONFR4_HSF_Pos)JPEG_CONFR4_HSF_1(0x2UL << JPEG_CONFR4_HSF_Pos)JPEG_CONFR4_HSF_0(0x1UL << JPEG_CONFR4_HSF_Pos)JPEG_CONFR4_HSFJPEG_CONFR4_HSF_Msk(0xFUL << JPEG_CONFR4_HSF_Pos)JPEG_CONFR4_HSF_PosJPEG_CONFR4_VSF_3(0x8UL << JPEG_CONFR4_VSF_Pos)JPEG_CONFR4_VSF_2(0x4UL << JPEG_CONFR4_VSF_Pos)JPEG_CONFR4_VSF_1(0x2UL << JPEG_CONFR4_VSF_Pos)JPEG_CONFR4_VSF_0(0x1UL << JPEG_CONFR4_VSF_Pos)JPEG_CONFR4_VSFJPEG_CONFR4_VSF_Msk(0xFUL << JPEG_CONFR4_VSF_Pos)JPEG_CONFR4_VSF_PosJPEG_CONFR4_NB_3(0x8UL << JPEG_CONFR4_NB_Pos)JPEG_CONFR4_NB_2(0x4UL << JPEG_CONFR4_NB_Pos)JPEG_CONFR4_NB_1(0x2UL << JPEG_CONFR4_NB_Pos)JPEG_CONFR4_NB_0(0x1UL << JPEG_CONFR4_NB_Pos)JPEG_CONFR4_NBJPEG_CONFR4_NB_Msk(0xFUL << JPEG_CONFR4_NB_Pos)JPEG_CONFR4_NB_PosJPEG_CONFR4_QT_1(0x2UL << JPEG_CONFR4_QT_Pos)JPEG_CONFR4_QT_0(0x1UL << JPEG_CONFR4_QT_Pos)JPEG_CONFR4_QTJPEG_CONFR4_QT_Msk(0x3UL << JPEG_CONFR4_QT_Pos)JPEG_CONFR4_QT_PosJPEG_CONFR4_HAJPEG_CONFR4_HA_Msk(0x1UL << JPEG_CONFR4_HA_Pos)JPEG_CONFR4_HA_PosJPEG_CONFR4_HDJPEG_CONFR4_HD_Msk(0x1UL << JPEG_CONFR4_HD_Pos)JPEG_CONFR4_HD_PosJPEG_CONFR3_XSIZEJPEG_CONFR3_XSIZE_Msk(0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)JPEG_CONFR3_XSIZE_PosJPEG_CONFR3_NRSTJPEG_CONFR3_NRST_Msk(0xFFFFUL << JPEG_CONFR3_NRST_Pos)JPEG_CONFR3_NRST_PosJPEG_CONFR2_NMCUJPEG_CONFR2_NMCU_Msk(0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)JPEG_CONFR2_NMCU_PosJPEG_CONFR1_YSIZEJPEG_CONFR1_YSIZE_Msk(0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)JPEG_CONFR1_YSIZE_PosJPEG_CONFR1_HDRJPEG_CONFR1_HDR_Msk(0x1UL << JPEG_CONFR1_HDR_Pos)JPEG_CONFR1_HDR_PosJPEG_CONFR1_NS_1(0x2UL << JPEG_CONFR1_NS_Pos)JPEG_CONFR1_NS_0(0x1UL << JPEG_CONFR1_NS_Pos)JPEG_CONFR1_NSJPEG_CONFR1_NS_Msk(0x3UL << JPEG_CONFR1_NS_Pos)JPEG_CONFR1_NS_PosJPEG_CONFR1_COLORSPACE_1(0x2UL << JPEG_CONFR1_COLORSPACE_Pos)JPEG_CONFR1_COLORSPACE_0(0x1UL << JPEG_CONFR1_COLORSPACE_Pos)JPEG_CONFR1_COLORSPACEJPEG_CONFR1_COLORSPACE_Msk(0x3UL << JPEG_CONFR1_COLORSPACE_Pos)JPEG_CONFR1_COLORSPACE_PosJPEG_CONFR1_DEJPEG_CONFR1_DE_Msk(0x1UL << JPEG_CONFR1_DE_Pos)JPEG_CONFR1_DE_PosJPEG_CONFR1_REJPEG_CONFR1_RE_Msk(0x1UL << JPEG_CONFR1_RE_Pos)JPEG_CONFR1_RE_PosJPEG_CONFR1_NF_1(0x2UL << JPEG_CONFR1_NF_Pos)JPEG_CONFR1_NF_0(0x1UL << JPEG_CONFR1_NF_Pos)JPEG_CONFR1_NFJPEG_CONFR1_NF_Msk(0x3UL << JPEG_CONFR1_NF_Pos)JPEG_CONFR1_NF_PosJPEG_CONFR0_STARTJPEG_CONFR0_START_Msk(0x1UL << JPEG_CONFR0_START_Pos)JPEG_CONFR0_START_PosUSB_OTG_PCGCCTL_PHYSUSPUSB_OTG_PCGCCTL_PHYSUSP_Msk(0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)USB_OTG_PCGCCTL_PHYSUSP_PosUSB_OTG_PCGCCTL_GATECLKUSB_OTG_PCGCCTL_GATECLK_Msk(0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)USB_OTG_PCGCCTL_GATECLK_PosUSB_OTG_PCGCCTL_STOPCLKUSB_OTG_PCGCCTL_STOPCLK_Msk(0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)USB_OTG_PCGCCTL_STOPCLK_PosUSB_OTG_DOEPTSIZ_STUPCNT_1(0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)USB_OTG_DOEPTSIZ_STUPCNT_0(0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)USB_OTG_DOEPTSIZ_STUPCNTUSB_OTG_DOEPTSIZ_STUPCNT_Msk(0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)USB_OTG_DOEPTSIZ_STUPCNT_PosUSB_OTG_DOEPTSIZ_PKTCNTUSB_OTG_DOEPTSIZ_PKTCNT_Msk(0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)USB_OTG_DOEPTSIZ_PKTCNT_PosUSB_OTG_DOEPTSIZ_XFRSIZUSB_OTG_DOEPTSIZ_XFRSIZ_Msk(0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)USB_OTG_DOEPTSIZ_XFRSIZ_PosUSB_OTG_DOEPINT_STPKTRXUSB_OTG_DOEPINT_STPKTRX_Msk(0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)USB_OTG_DOEPINT_STPKTRX_PosUSB_OTG_DOEPINT_NYETUSB_OTG_DOEPINT_NYET_Msk(0x1UL << USB_OTG_DOEPINT_NYET_Pos)USB_OTG_DOEPINT_NYET_PosUSB_OTG_DOEPINT_NAKUSB_OTG_DOEPINT_NAK_Msk(0x1UL << USB_OTG_DOEPINT_NAK_Pos)USB_OTG_DOEPINT_NAK_PosUSB_OTG_DOEPINT_OUTPKTERRUSB_OTG_DOEPINT_OUTPKTERR_Msk(0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)USB_OTG_DOEPINT_OUTPKTERR_PosUSB_OTG_DOEPINT_B2BSTUPUSB_OTG_DOEPINT_B2BSTUP_Msk(0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)USB_OTG_DOEPINT_B2BSTUP_PosUSB_OTG_DOEPINT_OTEPSPRUSB_OTG_DOEPINT_OTEPSPR_Msk(0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)USB_OTG_DOEPINT_OTEPSPR_PosUSB_OTG_DOEPINT_OTEPDISUSB_OTG_DOEPINT_OTEPDIS_Msk(0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)USB_OTG_DOEPINT_OTEPDIS_PosUSB_OTG_DOEPINT_STUPUSB_OTG_DOEPINT_STUP_Msk(0x1UL << USB_OTG_DOEPINT_STUP_Pos)USB_OTG_DOEPINT_STUP_PosUSB_OTG_DOEPINT_AHBERRUSB_OTG_DOEPINT_AHBERR_Msk(0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)USB_OTG_DOEPINT_AHBERR_PosUSB_OTG_DOEPINT_EPDISDUSB_OTG_DOEPINT_EPDISD_Msk(0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)USB_OTG_DOEPINT_EPDISD_PosUSB_OTG_DOEPINT_XFRCUSB_OTG_DOEPINT_XFRC_Msk(0x1UL << USB_OTG_DOEPINT_XFRC_Pos)USB_OTG_DOEPINT_XFRC_PosUSB_OTG_DOEPCTL_EPENAUSB_OTG_DOEPCTL_EPENA_Msk(0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)USB_OTG_DOEPCTL_EPENA_PosUSB_OTG_DOEPCTL_EPDISUSB_OTG_DOEPCTL_EPDIS_Msk(0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)USB_OTG_DOEPCTL_EPDIS_PosUSB_OTG_DOEPCTL_SNAKUSB_OTG_DOEPCTL_SNAK_Msk(0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)USB_OTG_DOEPCTL_SNAK_PosUSB_OTG_DOEPCTL_CNAKUSB_OTG_DOEPCTL_CNAK_Msk(0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)USB_OTG_DOEPCTL_CNAK_PosUSB_OTG_DOEPCTL_STALLUSB_OTG_DOEPCTL_STALL_Msk(0x1UL << USB_OTG_DOEPCTL_STALL_Pos)USB_OTG_DOEPCTL_STALL_PosUSB_OTG_DOEPCTL_SNPMUSB_OTG_DOEPCTL_SNPM_Msk(0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)USB_OTG_DOEPCTL_SNPM_PosUSB_OTG_DOEPCTL_EPTYP_1(0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)USB_OTG_DOEPCTL_EPTYP_0(0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)USB_OTG_DOEPCTL_EPTYPUSB_OTG_DOEPCTL_EPTYP_Msk(0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)USB_OTG_DOEPCTL_EPTYP_PosUSB_OTG_DOEPCTL_SODDFRMUSB_OTG_DOEPCTL_SODDFRM_Msk(0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)USB_OTG_DOEPCTL_SODDFRM_PosUSB_OTG_DOEPCTL_SD0PID_SEVNFRMUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk(0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)USB_OTG_DOEPCTL_SD0PID_SEVNFRM_PosUSB_OTG_DOEPCTL_NAKSTSUSB_OTG_DOEPCTL_NAKSTS_Msk(0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)USB_OTG_DOEPCTL_NAKSTS_PosUSB_OTG_DOEPCTL_USBAEPUSB_OTG_DOEPCTL_USBAEP_Msk(0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)USB_OTG_DOEPCTL_USBAEP_PosUSB_OTG_DOEPCTL_MPSIZUSB_OTG_DOEPCTL_MPSIZ_Msk(0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)USB_OTG_DOEPCTL_MPSIZ_PosUSB_OTG_DIEPTXF_INEPTXFDUSB_OTG_DIEPTXF_INEPTXFD_Msk(0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)USB_OTG_DIEPTXF_INEPTXFD_PosUSB_OTG_DIEPTXF_INEPTXSAUSB_OTG_DIEPTXF_INEPTXSA_Msk(0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)USB_OTG_DIEPTXF_INEPTXSA_PosUSB_OTG_DTXFSTS_INEPTFSAVUSB_OTG_DTXFSTS_INEPTFSAV_Msk(0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)USB_OTG_DTXFSTS_INEPTFSAV_PosUSB_OTG_HCDMA_DMAADDRUSB_OTG_HCDMA_DMAADDR_Msk(0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)USB_OTG_HCDMA_DMAADDR_PosUSB_OTG_DIEPDMA_DMAADDRUSB_OTG_DIEPDMA_DMAADDR_Msk(0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)USB_OTG_DIEPDMA_DMAADDR_PosUSB_OTG_HCTSIZ_DPID_1(0x2UL << USB_OTG_HCTSIZ_DPID_Pos)USB_OTG_HCTSIZ_DPID_0(0x1UL << USB_OTG_HCTSIZ_DPID_Pos)USB_OTG_HCTSIZ_DPIDUSB_OTG_HCTSIZ_DPID_Msk(0x3UL << USB_OTG_HCTSIZ_DPID_Pos)USB_OTG_HCTSIZ_DPID_PosUSB_OTG_HCTSIZ_DOPINGUSB_OTG_HCTSIZ_DOPING_Msk(0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)USB_OTG_HCTSIZ_DOPING_PosUSB_OTG_HCTSIZ_PKTCNTUSB_OTG_HCTSIZ_PKTCNT_Msk(0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)USB_OTG_HCTSIZ_PKTCNT_PosUSB_OTG_HCTSIZ_XFRSIZUSB_OTG_HCTSIZ_XFRSIZ_Msk(0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)USB_OTG_HCTSIZ_XFRSIZ_PosUSB_OTG_DIEPTSIZ_MULCNTUSB_OTG_DIEPTSIZ_MULCNT_Msk(0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)USB_OTG_DIEPTSIZ_MULCNT_PosUSB_OTG_DIEPTSIZ_PKTCNTUSB_OTG_DIEPTSIZ_PKTCNT_Msk(0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)USB_OTG_DIEPTSIZ_PKTCNT_PosUSB_OTG_DIEPTSIZ_XFRSIZUSB_OTG_DIEPTSIZ_XFRSIZ_Msk(0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)USB_OTG_DIEPTSIZ_XFRSIZ_PosUSB_OTG_HCINTMSK_DTERRMUSB_OTG_HCINTMSK_DTERRM_Msk(0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)USB_OTG_HCINTMSK_DTERRM_PosUSB_OTG_HCINTMSK_FRMORMUSB_OTG_HCINTMSK_FRMORM_Msk(0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)USB_OTG_HCINTMSK_FRMORM_PosUSB_OTG_HCINTMSK_BBERRMUSB_OTG_HCINTMSK_BBERRM_Msk(0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)USB_OTG_HCINTMSK_BBERRM_PosUSB_OTG_HCINTMSK_TXERRMUSB_OTG_HCINTMSK_TXERRM_Msk(0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)USB_OTG_HCINTMSK_TXERRM_PosUSB_OTG_HCINTMSK_NYETUSB_OTG_HCINTMSK_NYET_Msk(0x1UL << USB_OTG_HCINTMSK_NYET_Pos)USB_OTG_HCINTMSK_NYET_PosUSB_OTG_HCINTMSK_ACKMUSB_OTG_HCINTMSK_ACKM_Msk(0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)USB_OTG_HCINTMSK_ACKM_PosUSB_OTG_HCINTMSK_NAKMUSB_OTG_HCINTMSK_NAKM_Msk(0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)USB_OTG_HCINTMSK_NAKM_PosUSB_OTG_HCINTMSK_STALLMUSB_OTG_HCINTMSK_STALLM_Msk(0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)USB_OTG_HCINTMSK_STALLM_PosUSB_OTG_HCINTMSK_AHBERRUSB_OTG_HCINTMSK_AHBERR_Msk(0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)USB_OTG_HCINTMSK_AHBERR_PosUSB_OTG_HCINTMSK_CHHMUSB_OTG_HCINTMSK_CHHM_Msk(0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)USB_OTG_HCINTMSK_CHHM_PosUSB_OTG_HCINTMSK_XFRCMUSB_OTG_HCINTMSK_XFRCM_Msk(0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)USB_OTG_HCINTMSK_XFRCM_PosUSB_OTG_DIEPINT_NAKUSB_OTG_DIEPINT_NAK_Msk(0x1UL << USB_OTG_DIEPINT_NAK_Pos)USB_OTG_DIEPINT_NAK_PosUSB_OTG_DIEPINT_BERRUSB_OTG_DIEPINT_BERR_Msk(0x1UL << USB_OTG_DIEPINT_BERR_Pos)USB_OTG_DIEPINT_BERR_PosUSB_OTG_DIEPINT_PKTDRPSTSUSB_OTG_DIEPINT_PKTDRPSTS_Msk(0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)USB_OTG_DIEPINT_PKTDRPSTS_PosUSB_OTG_DIEPINT_BNAUSB_OTG_DIEPINT_BNA_Msk(0x1UL << USB_OTG_DIEPINT_BNA_Pos)USB_OTG_DIEPINT_BNA_PosUSB_OTG_DIEPINT_TXFIFOUDRNUSB_OTG_DIEPINT_TXFIFOUDRN_Msk(0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)USB_OTG_DIEPINT_TXFIFOUDRN_PosUSB_OTG_DIEPINT_TXFEUSB_OTG_DIEPINT_TXFE_Msk(0x1UL << USB_OTG_DIEPINT_TXFE_Pos)USB_OTG_DIEPINT_TXFE_PosUSB_OTG_DIEPINT_INEPNEUSB_OTG_DIEPINT_INEPNE_Msk(0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)USB_OTG_DIEPINT_INEPNE_PosUSB_OTG_DIEPINT_INEPNMUSB_OTG_DIEPINT_INEPNM_Msk(0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)USB_OTG_DIEPINT_INEPNM_PosUSB_OTG_DIEPINT_ITTXFEUSB_OTG_DIEPINT_ITTXFE_Msk(0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)USB_OTG_DIEPINT_ITTXFE_PosUSB_OTG_DIEPINT_TOCUSB_OTG_DIEPINT_TOC_Msk(0x1UL << USB_OTG_DIEPINT_TOC_Pos)USB_OTG_DIEPINT_TOC_PosUSB_OTG_DIEPINT_AHBERRUSB_OTG_DIEPINT_AHBERR_Msk(0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)USB_OTG_DIEPINT_AHBERR_PosUSB_OTG_DIEPINT_EPDISDUSB_OTG_DIEPINT_EPDISD_Msk(0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)USB_OTG_DIEPINT_EPDISD_PosUSB_OTG_DIEPINT_XFRCUSB_OTG_DIEPINT_XFRC_Msk(0x1UL << USB_OTG_DIEPINT_XFRC_Pos)USB_OTG_DIEPINT_XFRC_PosUSB_OTG_HCINT_DTERRUSB_OTG_HCINT_DTERR_Msk(0x1UL << USB_OTG_HCINT_DTERR_Pos)USB_OTG_HCINT_DTERR_PosUSB_OTG_HCINT_FRMORUSB_OTG_HCINT_FRMOR_Msk(0x1UL << USB_OTG_HCINT_FRMOR_Pos)USB_OTG_HCINT_FRMOR_PosUSB_OTG_HCINT_BBERRUSB_OTG_HCINT_BBERR_Msk(0x1UL << USB_OTG_HCINT_BBERR_Pos)USB_OTG_HCINT_BBERR_PosUSB_OTG_HCINT_TXERRUSB_OTG_HCINT_TXERR_Msk(0x1UL << USB_OTG_HCINT_TXERR_Pos)USB_OTG_HCINT_TXERR_PosUSB_OTG_HCINT_NYETUSB_OTG_HCINT_NYET_Msk(0x1UL << USB_OTG_HCINT_NYET_Pos)USB_OTG_HCINT_NYET_PosUSB_OTG_HCINT_ACKUSB_OTG_HCINT_ACK_Msk(0x1UL << USB_OTG_HCINT_ACK_Pos)USB_OTG_HCINT_ACK_PosUSB_OTG_HCINT_NAKUSB_OTG_HCINT_NAK_Msk(0x1UL << USB_OTG_HCINT_NAK_Pos)USB_OTG_HCINT_NAK_PosUSB_OTG_HCINT_STALLUSB_OTG_HCINT_STALL_Msk(0x1UL << USB_OTG_HCINT_STALL_Pos)USB_OTG_HCINT_STALL_PosUSB_OTG_HCINT_AHBERRUSB_OTG_HCINT_AHBERR_Msk(0x1UL << USB_OTG_HCINT_AHBERR_Pos)USB_OTG_HCINT_AHBERR_PosUSB_OTG_HCINT_CHHUSB_OTG_HCINT_CHH_Msk(0x1UL << USB_OTG_HCINT_CHH_Pos)USB_OTG_HCINT_CHH_PosUSB_OTG_HCINT_XFRCUSB_OTG_HCINT_XFRC_Msk(0x1UL << USB_OTG_HCINT_XFRC_Pos)USB_OTG_HCINT_XFRC_PosUSB_OTG_HCSPLT_SPLITENUSB_OTG_HCSPLT_SPLITEN_Msk(0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)USB_OTG_HCSPLT_SPLITEN_PosUSB_OTG_HCSPLT_COMPLSPLTUSB_OTG_HCSPLT_COMPLSPLT_Msk(0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)USB_OTG_HCSPLT_COMPLSPLT_PosUSB_OTG_HCSPLT_XACTPOS_1(0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)USB_OTG_HCSPLT_XACTPOS_0(0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)USB_OTG_HCSPLT_XACTPOSUSB_OTG_HCSPLT_XACTPOS_Msk(0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)USB_OTG_HCSPLT_XACTPOS_PosUSB_OTG_HCSPLT_HUBADDR_6(0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_5(0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_4(0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_3(0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_2(0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_1(0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_0(0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDRUSB_OTG_HCSPLT_HUBADDR_Msk(0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)USB_OTG_HCSPLT_HUBADDR_PosUSB_OTG_HCSPLT_PRTADDR_6(0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_5(0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_4(0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_3(0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_2(0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_1(0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_0(0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDRUSB_OTG_HCSPLT_PRTADDR_Msk(0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)USB_OTG_HCSPLT_PRTADDR_PosUSB_OTG_HCCHAR_CHENAUSB_OTG_HCCHAR_CHENA_Msk(0x1UL << USB_OTG_HCCHAR_CHENA_Pos)USB_OTG_HCCHAR_CHENA_PosUSB_OTG_HCCHAR_CHDISUSB_OTG_HCCHAR_CHDIS_Msk(0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)USB_OTG_HCCHAR_CHDIS_PosUSB_OTG_HCCHAR_ODDFRMUSB_OTG_HCCHAR_ODDFRM_Msk(0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)USB_OTG_HCCHAR_ODDFRM_PosUSB_OTG_HCCHAR_DAD_6(0x40UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_5(0x20UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_4(0x10UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_3(0x08UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_2(0x04UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_1(0x02UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_0(0x01UL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DADUSB_OTG_HCCHAR_DAD_Msk(0x7FUL << USB_OTG_HCCHAR_DAD_Pos)USB_OTG_HCCHAR_DAD_PosUSB_OTG_HCCHAR_MC_1(0x2UL << USB_OTG_HCCHAR_MC_Pos)USB_OTG_HCCHAR_MC_0(0x1UL << USB_OTG_HCCHAR_MC_Pos)USB_OTG_HCCHAR_MCUSB_OTG_HCCHAR_MC_Msk(0x3UL << USB_OTG_HCCHAR_MC_Pos)USB_OTG_HCCHAR_MC_PosUSB_OTG_HCCHAR_EPTYP_1(0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)USB_OTG_HCCHAR_EPTYP_0(0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)USB_OTG_HCCHAR_EPTYPUSB_OTG_HCCHAR_EPTYP_Msk(0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)USB_OTG_HCCHAR_EPTYP_PosUSB_OTG_HCCHAR_LSDEVUSB_OTG_HCCHAR_LSDEV_Msk(0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)USB_OTG_HCCHAR_LSDEV_PosUSB_OTG_HCCHAR_EPDIRUSB_OTG_HCCHAR_EPDIR_Msk(0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)USB_OTG_HCCHAR_EPDIR_PosUSB_OTG_HCCHAR_EPNUM_3(0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)USB_OTG_HCCHAR_EPNUM_2(0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)USB_OTG_HCCHAR_EPNUM_1(0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)USB_OTG_HCCHAR_EPNUM_0(0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)USB_OTG_HCCHAR_EPNUMUSB_OTG_HCCHAR_EPNUM_Msk(0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)USB_OTG_HCCHAR_EPNUM_PosUSB_OTG_HCCHAR_MPSIZUSB_OTG_HCCHAR_MPSIZ_Msk(0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)USB_OTG_HCCHAR_MPSIZ_PosUSB_OTG_DIEPCTL_EPENAUSB_OTG_DIEPCTL_EPENA_Msk(0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)USB_OTG_DIEPCTL_EPENA_PosUSB_OTG_DIEPCTL_EPDISUSB_OTG_DIEPCTL_EPDIS_Msk(0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)USB_OTG_DIEPCTL_EPDIS_PosUSB_OTG_DIEPCTL_SODDFRMUSB_OTG_DIEPCTL_SODDFRM_Msk(0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)USB_OTG_DIEPCTL_SODDFRM_PosUSB_OTG_DIEPCTL_SD0PID_SEVNFRMUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk(0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)USB_OTG_DIEPCTL_SD0PID_SEVNFRM_PosUSB_OTG_DIEPCTL_SNAKUSB_OTG_DIEPCTL_SNAK_Msk(0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)USB_OTG_DIEPCTL_SNAK_PosUSB_OTG_DIEPCTL_CNAKUSB_OTG_DIEPCTL_CNAK_Msk(0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)USB_OTG_DIEPCTL_CNAK_PosUSB_OTG_DIEPCTL_TXFNUM_3(0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)USB_OTG_DIEPCTL_TXFNUM_2(0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)USB_OTG_DIEPCTL_TXFNUM_1(0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)USB_OTG_DIEPCTL_TXFNUM_0(0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)USB_OTG_DIEPCTL_TXFNUMUSB_OTG_DIEPCTL_TXFNUM_Msk(0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)USB_OTG_DIEPCTL_TXFNUM_PosUSB_OTG_DIEPCTL_STALLUSB_OTG_DIEPCTL_STALL_Msk(0x1UL << USB_OTG_DIEPCTL_STALL_Pos)USB_OTG_DIEPCTL_STALL_PosUSB_OTG_DIEPCTL_EPTYP_1(0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)USB_OTG_DIEPCTL_EPTYP_0(0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)USB_OTG_DIEPCTL_EPTYPUSB_OTG_DIEPCTL_EPTYP_Msk(0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)USB_OTG_DIEPCTL_EPTYP_PosUSB_OTG_DIEPCTL_NAKSTSUSB_OTG_DIEPCTL_NAKSTS_Msk(0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)USB_OTG_DIEPCTL_NAKSTS_PosUSB_OTG_DIEPCTL_EONUM_DPIDUSB_OTG_DIEPCTL_EONUM_DPID_Msk(0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)USB_OTG_DIEPCTL_EONUM_DPID_PosUSB_OTG_DIEPCTL_USBAEPUSB_OTG_DIEPCTL_USBAEP_Msk(0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)USB_OTG_DIEPCTL_USBAEP_PosUSB_OTG_DIEPCTL_MPSIZUSB_OTG_DIEPCTL_MPSIZ_Msk(0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)USB_OTG_DIEPCTL_MPSIZ_PosUSB_OTG_HPTXFSIZ_PTXFDUSB_OTG_HPTXFSIZ_PTXFD_Msk(0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)USB_OTG_HPTXFSIZ_PTXFD_PosUSB_OTG_HPTXFSIZ_PTXSAUSB_OTG_HPTXFSIZ_PTXSA_Msk(0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)USB_OTG_HPTXFSIZ_PTXSA_PosUSB_OTG_DOEPEACHMSK1_NYETMUSB_OTG_DOEPEACHMSK1_NYETM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)USB_OTG_DOEPEACHMSK1_NYETM_PosUSB_OTG_DOEPEACHMSK1_NAKMUSB_OTG_DOEPEACHMSK1_NAKM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)USB_OTG_DOEPEACHMSK1_NAKM_PosUSB_OTG_DOEPEACHMSK1_BERRMUSB_OTG_DOEPEACHMSK1_BERRM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)USB_OTG_DOEPEACHMSK1_BERRM_PosUSB_OTG_DOEPEACHMSK1_BIMUSB_OTG_DOEPEACHMSK1_BIM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)USB_OTG_DOEPEACHMSK1_BIM_PosUSB_OTG_DOEPEACHMSK1_TXFURMUSB_OTG_DOEPEACHMSK1_TXFURM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)USB_OTG_DOEPEACHMSK1_TXFURM_PosUSB_OTG_DOEPEACHMSK1_INEPNEMUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)USB_OTG_DOEPEACHMSK1_INEPNEM_PosUSB_OTG_DOEPEACHMSK1_INEPNMMUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)USB_OTG_DOEPEACHMSK1_INEPNMM_PosUSB_OTG_DOEPEACHMSK1_ITTXFEMSKUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)USB_OTG_DOEPEACHMSK1_ITTXFEMSK_PosUSB_OTG_DOEPEACHMSK1_TOMUSB_OTG_DOEPEACHMSK1_TOM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)USB_OTG_DOEPEACHMSK1_TOM_PosUSB_OTG_DOEPEACHMSK1_EPDMUSB_OTG_DOEPEACHMSK1_EPDM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)USB_OTG_DOEPEACHMSK1_EPDM_PosUSB_OTG_DOEPEACHMSK1_XFRCMUSB_OTG_DOEPEACHMSK1_XFRCM_Msk(0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)USB_OTG_DOEPEACHMSK1_XFRCM_PosUSB_OTG_HPRT_PSPD_1(0x2UL << USB_OTG_HPRT_PSPD_Pos)USB_OTG_HPRT_PSPD_0(0x1UL << USB_OTG_HPRT_PSPD_Pos)USB_OTG_HPRT_PSPDUSB_OTG_HPRT_PSPD_Msk(0x3UL << USB_OTG_HPRT_PSPD_Pos)USB_OTG_HPRT_PSPD_PosUSB_OTG_HPRT_PTCTL_3(0x8UL << USB_OTG_HPRT_PTCTL_Pos)USB_OTG_HPRT_PTCTL_2(0x4UL << USB_OTG_HPRT_PTCTL_Pos)USB_OTG_HPRT_PTCTL_1(0x2UL << USB_OTG_HPRT_PTCTL_Pos)USB_OTG_HPRT_PTCTL_0(0x1UL << USB_OTG_HPRT_PTCTL_Pos)USB_OTG_HPRT_PTCTLUSB_OTG_HPRT_PTCTL_Msk(0xFUL << USB_OTG_HPRT_PTCTL_Pos)USB_OTG_HPRT_PTCTL_PosUSB_OTG_HPRT_PPWRUSB_OTG_HPRT_PPWR_Msk(0x1UL << USB_OTG_HPRT_PPWR_Pos)USB_OTG_HPRT_PPWR_PosUSB_OTG_HPRT_PLSTS_1(0x2UL << USB_OTG_HPRT_PLSTS_Pos)USB_OTG_HPRT_PLSTS_0(0x1UL << USB_OTG_HPRT_PLSTS_Pos)USB_OTG_HPRT_PLSTSUSB_OTG_HPRT_PLSTS_Msk(0x3UL << USB_OTG_HPRT_PLSTS_Pos)USB_OTG_HPRT_PLSTS_PosUSB_OTG_HPRT_PRSTUSB_OTG_HPRT_PRST_Msk(0x1UL << USB_OTG_HPRT_PRST_Pos)USB_OTG_HPRT_PRST_PosUSB_OTG_HPRT_PSUSPUSB_OTG_HPRT_PSUSP_Msk(0x1UL << USB_OTG_HPRT_PSUSP_Pos)USB_OTG_HPRT_PSUSP_PosUSB_OTG_HPRT_PRESUSB_OTG_HPRT_PRES_Msk(0x1UL << USB_OTG_HPRT_PRES_Pos)USB_OTG_HPRT_PRES_PosUSB_OTG_HPRT_POCCHNGUSB_OTG_HPRT_POCCHNG_Msk(0x1UL << USB_OTG_HPRT_POCCHNG_Pos)USB_OTG_HPRT_POCCHNG_PosUSB_OTG_HPRT_POCAUSB_OTG_HPRT_POCA_Msk(0x1UL << USB_OTG_HPRT_POCA_Pos)USB_OTG_HPRT_POCA_PosUSB_OTG_HPRT_PENCHNGUSB_OTG_HPRT_PENCHNG_Msk(0x1UL << USB_OTG_HPRT_PENCHNG_Pos)USB_OTG_HPRT_PENCHNG_PosUSB_OTG_HPRT_PENAUSB_OTG_HPRT_PENA_Msk(0x1UL << USB_OTG_HPRT_PENA_Pos)USB_OTG_HPRT_PENA_PosUSB_OTG_HPRT_PCDETUSB_OTG_HPRT_PCDET_Msk(0x1UL << USB_OTG_HPRT_PCDET_Pos)USB_OTG_HPRT_PCDET_PosUSB_OTG_HPRT_PCSTSUSB_OTG_HPRT_PCSTS_Msk(0x1UL << USB_OTG_HPRT_PCSTS_Pos)USB_OTG_HPRT_PCSTS_PosUSB_OTG_DIEPEACHMSK1_NAKMUSB_OTG_DIEPEACHMSK1_NAKM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)USB_OTG_DIEPEACHMSK1_NAKM_PosUSB_OTG_DIEPEACHMSK1_BIMUSB_OTG_DIEPEACHMSK1_BIM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)USB_OTG_DIEPEACHMSK1_BIM_PosUSB_OTG_DIEPEACHMSK1_TXFURMUSB_OTG_DIEPEACHMSK1_TXFURM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)USB_OTG_DIEPEACHMSK1_TXFURM_PosUSB_OTG_DIEPEACHMSK1_INEPNEMUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)USB_OTG_DIEPEACHMSK1_INEPNEM_PosUSB_OTG_DIEPEACHMSK1_INEPNMMUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)USB_OTG_DIEPEACHMSK1_INEPNMM_PosUSB_OTG_DIEPEACHMSK1_ITTXFEMSKUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)USB_OTG_DIEPEACHMSK1_ITTXFEMSK_PosUSB_OTG_DIEPEACHMSK1_TOMUSB_OTG_DIEPEACHMSK1_TOM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)USB_OTG_DIEPEACHMSK1_TOM_PosUSB_OTG_DIEPEACHMSK1_EPDMUSB_OTG_DIEPEACHMSK1_EPDM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)USB_OTG_DIEPEACHMSK1_EPDM_PosUSB_OTG_DIEPEACHMSK1_XFRCMUSB_OTG_DIEPEACHMSK1_XFRCM_Msk(0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)USB_OTG_DIEPEACHMSK1_XFRCM_PosUSB_OTG_GLPMCFG_ENBESLUSB_OTG_GLPMCFG_ENBESL_Msk(0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)USB_OTG_GLPMCFG_ENBESL_PosUSB_OTG_GLPMCFG_LPMRCNTSTSUSB_OTG_GLPMCFG_LPMRCNTSTS_Msk(0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)USB_OTG_GLPMCFG_LPMRCNTSTS_PosUSB_OTG_GLPMCFG_SNDLPMUSB_OTG_GLPMCFG_SNDLPM_Msk(0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)USB_OTG_GLPMCFG_SNDLPM_PosUSB_OTG_GLPMCFG_LPMRCNTUSB_OTG_GLPMCFG_LPMRCNT_Msk(0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)USB_OTG_GLPMCFG_LPMRCNT_PosUSB_OTG_GLPMCFG_LPMCHIDXUSB_OTG_GLPMCFG_LPMCHIDX_Msk(0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)USB_OTG_GLPMCFG_LPMCHIDX_PosUSB_OTG_GLPMCFG_L1RSMOKUSB_OTG_GLPMCFG_L1RSMOK_Msk(0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)USB_OTG_GLPMCFG_L1RSMOK_PosUSB_OTG_GLPMCFG_SLPSTSUSB_OTG_GLPMCFG_SLPSTS_Msk(0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)USB_OTG_GLPMCFG_SLPSTS_PosUSB_OTG_GLPMCFG_LPMRSPUSB_OTG_GLPMCFG_LPMRSP_Msk(0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)USB_OTG_GLPMCFG_LPMRSP_PosUSB_OTG_GLPMCFG_L1DSENUSB_OTG_GLPMCFG_L1DSEN_Msk(0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)USB_OTG_GLPMCFG_L1DSEN_PosUSB_OTG_GLPMCFG_BESLTHRSUSB_OTG_GLPMCFG_BESLTHRS_Msk(0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)USB_OTG_GLPMCFG_BESLTHRS_PosUSB_OTG_GLPMCFG_L1SSENUSB_OTG_GLPMCFG_L1SSEN_Msk(0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)USB_OTG_GLPMCFG_L1SSEN_PosUSB_OTG_GLPMCFG_REMWAKEUSB_OTG_GLPMCFG_REMWAKE_Msk(0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)USB_OTG_GLPMCFG_REMWAKE_PosUSB_OTG_GLPMCFG_BESLUSB_OTG_GLPMCFG_BESL_Msk(0xFUL << USB_OTG_GLPMCFG_BESL_Pos)USB_OTG_GLPMCFG_BESL_PosUSB_OTG_GLPMCFG_LPMACKUSB_OTG_GLPMCFG_LPMACK_Msk(0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)USB_OTG_GLPMCFG_LPMACK_PosUSB_OTG_GLPMCFG_LPMENUSB_OTG_GLPMCFG_LPMEN_Msk(0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)USB_OTG_GLPMCFG_LPMEN_PosUSB_OTG_CID_PRODUCT_IDUSB_OTG_CID_PRODUCT_ID_Msk(0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)USB_OTG_CID_PRODUCT_ID_PosUSB_OTG_DEACHINTMSK_OEP1INTMUSB_OTG_DEACHINTMSK_OEP1INTM_Msk(0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)USB_OTG_DEACHINTMSK_OEP1INTM_PosUSB_OTG_DEACHINTMSK_IEP1INTMUSB_OTG_DEACHINTMSK_IEP1INTM_Msk(0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)USB_OTG_DEACHINTMSK_IEP1INTM_PosUSB_OTG_GCCFG_VBDENUSB_OTG_GCCFG_VBDEN_Msk(0x1UL << USB_OTG_GCCFG_VBDEN_Pos)USB_OTG_GCCFG_VBDEN_PosUSB_OTG_GCCFG_PWRDWNUSB_OTG_GCCFG_PWRDWN_Msk(0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)USB_OTG_GCCFG_PWRDWN_PosUSB_OTG_DEACHINT_OEP1INTUSB_OTG_DEACHINT_OEP1INT_Msk(0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)USB_OTG_DEACHINT_OEP1INT_PosUSB_OTG_DEACHINT_IEP1INTUSB_OTG_DEACHINT_IEP1INT_Msk(0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)USB_OTG_DEACHINT_IEP1INT_PosUSB_OTG_DIEPEMPMSK_INEPTXFEMUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk(0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)USB_OTG_DIEPEMPMSK_INEPTXFEM_PosUSB_OTG_DTHRCTL_ARPENUSB_OTG_DTHRCTL_ARPEN_Msk(0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)USB_OTG_DTHRCTL_ARPEN_PosUSB_OTG_DTHRCTL_RXTHRLEN_8(0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_7(0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_6(0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_5(0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_4(0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_3(0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_2(0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_1(0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_0(0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLENUSB_OTG_DTHRCTL_RXTHRLEN_Msk(0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)USB_OTG_DTHRCTL_RXTHRLEN_PosUSB_OTG_DTHRCTL_RXTHRENUSB_OTG_DTHRCTL_RXTHREN_Msk(0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)USB_OTG_DTHRCTL_RXTHREN_PosUSB_OTG_DTHRCTL_TXTHRLEN_8(0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_7(0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_6(0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_5(0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_4(0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_3(0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_2(0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_1(0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_0(0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLENUSB_OTG_DTHRCTL_TXTHRLEN_Msk(0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)USB_OTG_DTHRCTL_TXTHRLEN_PosUSB_OTG_DTHRCTL_ISOTHRENUSB_OTG_DTHRCTL_ISOTHREN_Msk(0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)USB_OTG_DTHRCTL_ISOTHREN_PosUSB_OTG_DTHRCTL_NONISOTHRENUSB_OTG_DTHRCTL_NONISOTHREN_Msk(0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)USB_OTG_DTHRCTL_NONISOTHREN_PosUSB_OTG_GNPTXSTS_NPTXQTOP_6(0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_5(0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_4(0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_3(0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_2(0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_1(0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_0(0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOPUSB_OTG_GNPTXSTS_NPTXQTOP_Msk(0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)USB_OTG_GNPTXSTS_NPTXQTOP_PosUSB_OTG_GNPTXSTS_NPTQXSAV_7(0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_6(0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_5(0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_4(0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_3(0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_2(0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_1(0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_0(0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAVUSB_OTG_GNPTXSTS_NPTQXSAV_Msk(0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)USB_OTG_GNPTXSTS_NPTQXSAV_PosUSB_OTG_GNPTXSTS_NPTXFSAVUSB_OTG_GNPTXSTS_NPTXFSAV_Msk(0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)USB_OTG_GNPTXSTS_NPTXFSAV_PosUSB_OTG_DVBUSPULSE_DVBUSPUSB_OTG_DVBUSPULSE_DVBUSP_Msk(0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)USB_OTG_DVBUSPULSE_DVBUSP_PosUSB_OTG_TX0FDUSB_OTG_TX0FD_Msk(0xFFFFUL << USB_OTG_TX0FD_Pos)USB_OTG_TX0FD_PosUSB_OTG_TX0FSAUSB_OTG_TX0FSA_Msk(0xFFFFUL << USB_OTG_TX0FSA_Pos)USB_OTG_TX0FSA_PosUSB_OTG_NPTXFDUSB_OTG_NPTXFD_Msk(0xFFFFUL << USB_OTG_NPTXFD_Pos)USB_OTG_NPTXFD_PosUSB_OTG_NPTXFSAUSB_OTG_NPTXFSA_Msk(0xFFFFUL << USB_OTG_NPTXFSA_Pos)USB_OTG_NPTXFSA_PosUSB_OTG_DVBUSDIS_VBUSDTUSB_OTG_DVBUSDIS_VBUSDT_Msk(0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)USB_OTG_DVBUSDIS_VBUSDT_PosUSB_OTG_GRXFSIZ_RXFDUSB_OTG_GRXFSIZ_RXFD_Msk(0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)USB_OTG_GRXFSIZ_RXFD_PosUSB_OTG_FRMNUM_3(0x8UL << USB_OTG_FRMNUM_Pos)USB_OTG_FRMNUM_2(0x4UL << USB_OTG_FRMNUM_Pos)USB_OTG_FRMNUM_1(0x2UL << USB_OTG_FRMNUM_Pos)USB_OTG_FRMNUM_0(0x1UL << USB_OTG_FRMNUM_Pos)USB_OTG_FRMNUMUSB_OTG_FRMNUM_Msk(0xFUL << USB_OTG_FRMNUM_Pos)USB_OTG_FRMNUM_PosUSB_OTG_EPNUM_3(0x8UL << USB_OTG_EPNUM_Pos)USB_OTG_EPNUM_2(0x4UL << USB_OTG_EPNUM_Pos)USB_OTG_EPNUM_1(0x2UL << USB_OTG_EPNUM_Pos)USB_OTG_EPNUM_0(0x1UL << USB_OTG_EPNUM_Pos)USB_OTG_EPNUMUSB_OTG_EPNUM_Msk(0xFUL << USB_OTG_EPNUM_Pos)USB_OTG_EPNUM_PosUSB_OTG_PKTSTS_3(0x8UL << USB_OTG_PKTSTS_Pos)USB_OTG_PKTSTS_2(0x4UL << USB_OTG_PKTSTS_Pos)USB_OTG_PKTSTS_1(0x2UL << USB_OTG_PKTSTS_Pos)USB_OTG_PKTSTS_0(0x1UL << USB_OTG_PKTSTS_Pos)USB_OTG_PKTSTSUSB_OTG_PKTSTS_Msk(0xFUL << USB_OTG_PKTSTS_Pos)USB_OTG_PKTSTS_PosUSB_OTG_DPID_1(0x2UL << USB_OTG_DPID_Pos)USB_OTG_DPID_0(0x1UL << USB_OTG_DPID_Pos)USB_OTG_DPIDUSB_OTG_DPID_Msk(0x3UL << USB_OTG_DPID_Pos)USB_OTG_DPID_PosUSB_OTG_BCNTUSB_OTG_BCNT_Msk(0x7FFUL << USB_OTG_BCNT_Pos)USB_OTG_BCNT_PosUSB_OTG_CHNUM_3(0x8UL << USB_OTG_CHNUM_Pos)USB_OTG_CHNUM_2(0x4UL << USB_OTG_CHNUM_Pos)USB_OTG_CHNUM_1(0x2UL << USB_OTG_CHNUM_Pos)USB_OTG_CHNUM_0(0x1UL << USB_OTG_CHNUM_Pos)USB_OTG_CHNUMUSB_OTG_CHNUM_Msk(0xFUL << USB_OTG_CHNUM_Pos)USB_OTG_CHNUM_PosUSB_OTG_DAINTMSK_OEPMUSB_OTG_DAINTMSK_OEPM_Msk(0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)USB_OTG_DAINTMSK_OEPM_PosUSB_OTG_DAINTMSK_IEPMUSB_OTG_DAINTMSK_IEPM_Msk(0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)USB_OTG_DAINTMSK_IEPM_PosUSB_OTG_GRXSTSP_PKTSTSUSB_OTG_GRXSTSP_PKTSTS_Msk(0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)USB_OTG_GRXSTSP_PKTSTS_PosUSB_OTG_GRXSTSP_DPIDUSB_OTG_GRXSTSP_DPID_Msk(0x3UL << USB_OTG_GRXSTSP_DPID_Pos)USB_OTG_GRXSTSP_DPID_PosUSB_OTG_GRXSTSP_BCNTUSB_OTG_GRXSTSP_BCNT_Msk(0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)USB_OTG_GRXSTSP_BCNT_PosUSB_OTG_GRXSTSP_EPNUMUSB_OTG_GRXSTSP_EPNUM_Msk(0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)USB_OTG_GRXSTSP_EPNUM_PosUSB_OTG_HAINTMSK_HAINTMUSB_OTG_HAINTMSK_HAINTM_Msk(0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)USB_OTG_HAINTMSK_HAINTM_PosUSB_OTG_DAINT_OEPINTUSB_OTG_DAINT_OEPINT_Msk(0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)USB_OTG_DAINT_OEPINT_PosUSB_OTG_DAINT_IEPINTUSB_OTG_DAINT_IEPINT_Msk(0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)USB_OTG_DAINT_IEPINT_PosUSB_OTG_GINTMSK_WUIMUSB_OTG_GINTMSK_WUIM_Msk(0x1UL << USB_OTG_GINTMSK_WUIM_Pos)USB_OTG_GINTMSK_WUIM_PosUSB_OTG_GINTMSK_SRQIMUSB_OTG_GINTMSK_SRQIM_Msk(0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)USB_OTG_GINTMSK_SRQIM_PosUSB_OTG_GINTMSK_DISCINTUSB_OTG_GINTMSK_DISCINT_Msk(0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)USB_OTG_GINTMSK_DISCINT_PosUSB_OTG_GINTMSK_CIDSCHGMUSB_OTG_GINTMSK_CIDSCHGM_Msk(0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)USB_OTG_GINTMSK_CIDSCHGM_PosUSB_OTG_GINTMSK_LPMINTMUSB_OTG_GINTMSK_LPMINTM_Msk(0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)USB_OTG_GINTMSK_LPMINTM_PosUSB_OTG_GINTMSK_PTXFEMUSB_OTG_GINTMSK_PTXFEM_Msk(0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)USB_OTG_GINTMSK_PTXFEM_PosUSB_OTG_GINTMSK_HCIMUSB_OTG_GINTMSK_HCIM_Msk(0x1UL << USB_OTG_GINTMSK_HCIM_Pos)USB_OTG_GINTMSK_HCIM_PosUSB_OTG_GINTMSK_PRTIMUSB_OTG_GINTMSK_PRTIM_Msk(0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)USB_OTG_GINTMSK_PRTIM_PosUSB_OTG_GINTMSK_RSTDEMUSB_OTG_GINTMSK_RSTDEM_Msk(0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)USB_OTG_GINTMSK_RSTDEM_PosUSB_OTG_GINTMSK_FSUSPMUSB_OTG_GINTMSK_FSUSPM_Msk(0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)USB_OTG_GINTMSK_FSUSPM_PosUSB_OTG_GINTMSK_PXFRM_IISOOXFRMUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk(0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)USB_OTG_GINTMSK_PXFRM_IISOOXFRM_PosUSB_OTG_GINTMSK_IISOIXFRMUSB_OTG_GINTMSK_IISOIXFRM_Msk(0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)USB_OTG_GINTMSK_IISOIXFRM_PosUSB_OTG_GINTMSK_OEPINTUSB_OTG_GINTMSK_OEPINT_Msk(0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)USB_OTG_GINTMSK_OEPINT_PosUSB_OTG_GINTMSK_IEPINTUSB_OTG_GINTMSK_IEPINT_Msk(0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)USB_OTG_GINTMSK_IEPINT_PosUSB_OTG_GINTMSK_EPMISMUSB_OTG_GINTMSK_EPMISM_Msk(0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)USB_OTG_GINTMSK_EPMISM_PosUSB_OTG_GINTMSK_EOPFMUSB_OTG_GINTMSK_EOPFM_Msk(0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)USB_OTG_GINTMSK_EOPFM_PosUSB_OTG_GINTMSK_ISOODRPMUSB_OTG_GINTMSK_ISOODRPM_Msk(0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)USB_OTG_GINTMSK_ISOODRPM_PosUSB_OTG_GINTMSK_ENUMDNEMUSB_OTG_GINTMSK_ENUMDNEM_Msk(0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)USB_OTG_GINTMSK_ENUMDNEM_PosUSB_OTG_GINTMSK_USBRSTUSB_OTG_GINTMSK_USBRST_Msk(0x1UL << USB_OTG_GINTMSK_USBRST_Pos)USB_OTG_GINTMSK_USBRST_PosUSB_OTG_GINTMSK_USBSUSPMUSB_OTG_GINTMSK_USBSUSPM_Msk(0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)USB_OTG_GINTMSK_USBSUSPM_PosUSB_OTG_GINTMSK_ESUSPMUSB_OTG_GINTMSK_ESUSPM_Msk(0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)USB_OTG_GINTMSK_ESUSPM_PosUSB_OTG_GINTMSK_GONAKEFFMUSB_OTG_GINTMSK_GONAKEFFM_Msk(0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)USB_OTG_GINTMSK_GONAKEFFM_PosUSB_OTG_GINTMSK_GINAKEFFMUSB_OTG_GINTMSK_GINAKEFFM_Msk(0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)USB_OTG_GINTMSK_GINAKEFFM_PosUSB_OTG_GINTMSK_NPTXFEMUSB_OTG_GINTMSK_NPTXFEM_Msk(0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)USB_OTG_GINTMSK_NPTXFEM_PosUSB_OTG_GINTMSK_RXFLVLMUSB_OTG_GINTMSK_RXFLVLM_Msk(0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)USB_OTG_GINTMSK_RXFLVLM_PosUSB_OTG_GINTMSK_SOFMUSB_OTG_GINTMSK_SOFM_Msk(0x1UL << USB_OTG_GINTMSK_SOFM_Pos)USB_OTG_GINTMSK_SOFM_PosUSB_OTG_GINTMSK_OTGINTUSB_OTG_GINTMSK_OTGINT_Msk(0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)USB_OTG_GINTMSK_OTGINT_PosUSB_OTG_GINTMSK_MMISMUSB_OTG_GINTMSK_MMISM_Msk(0x1UL << USB_OTG_GINTMSK_MMISM_Pos)USB_OTG_GINTMSK_MMISM_PosUSB_OTG_GINTSTS_WKUINTUSB_OTG_GINTSTS_WKUINT_Msk(0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)USB_OTG_GINTSTS_WKUINT_PosUSB_OTG_GINTSTS_SRQINTUSB_OTG_GINTSTS_SRQINT_Msk(0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)USB_OTG_GINTSTS_SRQINT_PosUSB_OTG_GINTSTS_DISCINTUSB_OTG_GINTSTS_DISCINT_Msk(0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)USB_OTG_GINTSTS_DISCINT_PosUSB_OTG_GINTSTS_CIDSCHGUSB_OTG_GINTSTS_CIDSCHG_Msk(0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)USB_OTG_GINTSTS_CIDSCHG_PosUSB_OTG_GINTSTS_LPMINTUSB_OTG_GINTSTS_LPMINT_Msk(0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)USB_OTG_GINTSTS_LPMINT_PosUSB_OTG_GINTSTS_PTXFEUSB_OTG_GINTSTS_PTXFE_Msk(0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)USB_OTG_GINTSTS_PTXFE_PosUSB_OTG_GINTSTS_HCINTUSB_OTG_GINTSTS_HCINT_Msk(0x1UL << USB_OTG_GINTSTS_HCINT_Pos)USB_OTG_GINTSTS_HCINT_PosUSB_OTG_GINTSTS_HPRTINTUSB_OTG_GINTSTS_HPRTINT_Msk(0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)USB_OTG_GINTSTS_HPRTINT_PosUSB_OTG_GINTSTS_RSTDETUSB_OTG_GINTSTS_RSTDET_Msk(0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)USB_OTG_GINTSTS_RSTDET_PosUSB_OTG_GINTSTS_DATAFSUSPUSB_OTG_GINTSTS_DATAFSUSP_Msk(0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)USB_OTG_GINTSTS_DATAFSUSP_PosUSB_OTG_GINTSTS_PXFR_INCOMPISOOUTUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk(0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_PosUSB_OTG_GINTSTS_IISOIXFRUSB_OTG_GINTSTS_IISOIXFR_Msk(0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)USB_OTG_GINTSTS_IISOIXFR_PosUSB_OTG_GINTSTS_OEPINTUSB_OTG_GINTSTS_OEPINT_Msk(0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)USB_OTG_GINTSTS_OEPINT_PosUSB_OTG_GINTSTS_IEPINTUSB_OTG_GINTSTS_IEPINT_Msk(0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)USB_OTG_GINTSTS_IEPINT_PosUSB_OTG_GINTSTS_EOPFUSB_OTG_GINTSTS_EOPF_Msk(0x1UL << USB_OTG_GINTSTS_EOPF_Pos)USB_OTG_GINTSTS_EOPF_PosUSB_OTG_GINTSTS_ISOODRPUSB_OTG_GINTSTS_ISOODRP_Msk(0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)USB_OTG_GINTSTS_ISOODRP_PosUSB_OTG_GINTSTS_ENUMDNEUSB_OTG_GINTSTS_ENUMDNE_Msk(0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)USB_OTG_GINTSTS_ENUMDNE_PosUSB_OTG_GINTSTS_USBRSTUSB_OTG_GINTSTS_USBRST_Msk(0x1UL << USB_OTG_GINTSTS_USBRST_Pos)USB_OTG_GINTSTS_USBRST_PosUSB_OTG_GINTSTS_USBSUSPUSB_OTG_GINTSTS_USBSUSP_Msk(0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)USB_OTG_GINTSTS_USBSUSP_PosUSB_OTG_GINTSTS_ESUSPUSB_OTG_GINTSTS_ESUSP_Msk(0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)USB_OTG_GINTSTS_ESUSP_PosUSB_OTG_GINTSTS_BOUTNAKEFFUSB_OTG_GINTSTS_BOUTNAKEFF_Msk(0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)USB_OTG_GINTSTS_BOUTNAKEFF_PosUSB_OTG_GINTSTS_GINAKEFFUSB_OTG_GINTSTS_GINAKEFF_Msk(0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)USB_OTG_GINTSTS_GINAKEFF_PosUSB_OTG_GINTSTS_NPTXFEUSB_OTG_GINTSTS_NPTXFE_Msk(0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)USB_OTG_GINTSTS_NPTXFE_PosUSB_OTG_GINTSTS_RXFLVLUSB_OTG_GINTSTS_RXFLVL_Msk(0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)USB_OTG_GINTSTS_RXFLVL_PosUSB_OTG_GINTSTS_SOFUSB_OTG_GINTSTS_SOF_Msk(0x1UL << USB_OTG_GINTSTS_SOF_Pos)USB_OTG_GINTSTS_SOF_PosUSB_OTG_GINTSTS_OTGINTUSB_OTG_GINTSTS_OTGINT_Msk(0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)USB_OTG_GINTSTS_OTGINT_PosUSB_OTG_GINTSTS_MMISUSB_OTG_GINTSTS_MMIS_Msk(0x1UL << USB_OTG_GINTSTS_MMIS_Pos)USB_OTG_GINTSTS_MMIS_PosUSB_OTG_GINTSTS_CMODUSB_OTG_GINTSTS_CMOD_Msk(0x1UL << USB_OTG_GINTSTS_CMOD_Pos)USB_OTG_GINTSTS_CMOD_PosUSB_OTG_DOEPMSK_NYETMUSB_OTG_DOEPMSK_NYETM_Msk(0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)USB_OTG_DOEPMSK_NYETM_PosUSB_OTG_DOEPMSK_NAKMUSB_OTG_DOEPMSK_NAKM_Msk(0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)USB_OTG_DOEPMSK_NAKM_PosUSB_OTG_DOEPMSK_BERRMUSB_OTG_DOEPMSK_BERRM_Msk(0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)USB_OTG_DOEPMSK_BERRM_PosUSB_OTG_DOEPMSK_BOIMUSB_OTG_DOEPMSK_BOIM_Msk(0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)USB_OTG_DOEPMSK_BOIM_PosUSB_OTG_DOEPMSK_OPEMUSB_OTG_DOEPMSK_OPEM_Msk(0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)USB_OTG_DOEPMSK_OPEM_PosUSB_OTG_DOEPMSK_B2BSTUPUSB_OTG_DOEPMSK_B2BSTUP_Msk(0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)USB_OTG_DOEPMSK_B2BSTUP_PosUSB_OTG_DOEPMSK_OTEPSPRMUSB_OTG_DOEPMSK_OTEPSPRM_Msk(0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)USB_OTG_DOEPMSK_OTEPSPRM_PosUSB_OTG_DOEPMSK_OTEPDMUSB_OTG_DOEPMSK_OTEPDM_Msk(0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)USB_OTG_DOEPMSK_OTEPDM_PosUSB_OTG_DOEPMSK_STUPMUSB_OTG_DOEPMSK_STUPM_Msk(0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)USB_OTG_DOEPMSK_STUPM_PosUSB_OTG_DOEPMSK_AHBERRMUSB_OTG_DOEPMSK_AHBERRM_Msk(0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)USB_OTG_DOEPMSK_AHBERRM_PosUSB_OTG_DOEPMSK_EPDMUSB_OTG_DOEPMSK_EPDM_Msk(0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)USB_OTG_DOEPMSK_EPDM_PosUSB_OTG_DOEPMSK_XFRCMUSB_OTG_DOEPMSK_XFRCM_Msk(0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)USB_OTG_DOEPMSK_XFRCM_PosUSB_OTG_HAINT_HAINTUSB_OTG_HAINT_HAINT_Msk(0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)USB_OTG_HAINT_HAINT_PosUSB_OTG_HPTXSTS_PTXQTOP_7(0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_6(0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_5(0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_4(0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_3(0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_2(0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_1(0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_0(0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOPUSB_OTG_HPTXSTS_PTXQTOP_Msk(0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)USB_OTG_HPTXSTS_PTXQTOP_PosUSB_OTG_HPTXSTS_PTXQSAV_7(0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_6(0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_5(0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_4(0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_3(0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_2(0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_1(0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_0(0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAVUSB_OTG_HPTXSTS_PTXQSAV_Msk(0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)USB_OTG_HPTXSTS_PTXQSAV_PosUSB_OTG_HPTXSTS_PTXFSAVLUSB_OTG_HPTXSTS_PTXFSAVL_Msk(0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)USB_OTG_HPTXSTS_PTXFSAVL_PosUSB_OTG_DIEPMSK_BIMUSB_OTG_DIEPMSK_BIM_Msk(0x1UL << USB_OTG_DIEPMSK_BIM_Pos)USB_OTG_DIEPMSK_BIM_PosUSB_OTG_DIEPMSK_TXFURMUSB_OTG_DIEPMSK_TXFURM_Msk(0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)USB_OTG_DIEPMSK_TXFURM_PosUSB_OTG_DIEPMSK_INEPNEMUSB_OTG_DIEPMSK_INEPNEM_Msk(0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)USB_OTG_DIEPMSK_INEPNEM_PosUSB_OTG_DIEPMSK_INEPNMMUSB_OTG_DIEPMSK_INEPNMM_Msk(0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)USB_OTG_DIEPMSK_INEPNMM_PosUSB_OTG_DIEPMSK_ITTXFEMSKUSB_OTG_DIEPMSK_ITTXFEMSK_Msk(0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)USB_OTG_DIEPMSK_ITTXFEMSK_PosUSB_OTG_DIEPMSK_TOMUSB_OTG_DIEPMSK_TOM_Msk(0x1UL << USB_OTG_DIEPMSK_TOM_Pos)USB_OTG_DIEPMSK_TOM_PosUSB_OTG_DIEPMSK_EPDMUSB_OTG_DIEPMSK_EPDM_Msk(0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)USB_OTG_DIEPMSK_EPDM_PosUSB_OTG_DIEPMSK_XFRCMUSB_OTG_DIEPMSK_XFRCM_Msk(0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)USB_OTG_DIEPMSK_XFRCM_PosUSB_OTG_GRSTCTL_AHBIDLUSB_OTG_GRSTCTL_AHBIDL_Msk(0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)USB_OTG_GRSTCTL_AHBIDL_PosUSB_OTG_GRSTCTL_DMAREQUSB_OTG_GRSTCTL_DMAREQ_Msk(0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)USB_OTG_GRSTCTL_DMAREQ_PosUSB_OTG_GRSTCTL_TXFNUM_4(0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)USB_OTG_GRSTCTL_TXFNUM_3(0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)USB_OTG_GRSTCTL_TXFNUM_2(0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)USB_OTG_GRSTCTL_TXFNUM_1(0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)USB_OTG_GRSTCTL_TXFNUM_0(0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)USB_OTG_GRSTCTL_TXFNUMUSB_OTG_GRSTCTL_TXFNUM_Msk(0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)USB_OTG_GRSTCTL_TXFNUM_PosUSB_OTG_GRSTCTL_TXFFLSHUSB_OTG_GRSTCTL_TXFFLSH_Msk(0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)USB_OTG_GRSTCTL_TXFFLSH_PosUSB_OTG_GRSTCTL_RXFFLSHUSB_OTG_GRSTCTL_RXFFLSH_Msk(0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)USB_OTG_GRSTCTL_RXFFLSH_PosUSB_OTG_GRSTCTL_FCRSTUSB_OTG_GRSTCTL_FCRST_Msk(0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)USB_OTG_GRSTCTL_FCRST_PosUSB_OTG_GRSTCTL_HSRSTUSB_OTG_GRSTCTL_HSRST_Msk(0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)USB_OTG_GRSTCTL_HSRST_PosUSB_OTG_GRSTCTL_CSRSTUSB_OTG_GRSTCTL_CSRST_Msk(0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)USB_OTG_GRSTCTL_CSRST_PosUSB_OTG_GUSBCFG_CTXPKTUSB_OTG_GUSBCFG_CTXPKT_Msk(0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)USB_OTG_GUSBCFG_CTXPKT_PosUSB_OTG_GUSBCFG_FDMODUSB_OTG_GUSBCFG_FDMOD_Msk(0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)USB_OTG_GUSBCFG_FDMOD_PosUSB_OTG_GUSBCFG_FHMODUSB_OTG_GUSBCFG_FHMOD_Msk(0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)USB_OTG_GUSBCFG_FHMOD_PosUSB_OTG_GUSBCFG_ULPIIPDUSB_OTG_GUSBCFG_ULPIIPD_Msk(0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)USB_OTG_GUSBCFG_ULPIIPD_PosUSB_OTG_GUSBCFG_PTCIUSB_OTG_GUSBCFG_PTCI_Msk(0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)USB_OTG_GUSBCFG_PTCI_PosUSB_OTG_GUSBCFG_PCCIUSB_OTG_GUSBCFG_PCCI_Msk(0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)USB_OTG_GUSBCFG_PCCI_PosUSB_OTG_GUSBCFG_TSDPSUSB_OTG_GUSBCFG_TSDPS_Msk(0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)USB_OTG_GUSBCFG_TSDPS_PosUSB_OTG_GUSBCFG_ULPIEVBUSIUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk(0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)USB_OTG_GUSBCFG_ULPIEVBUSI_PosUSB_OTG_GUSBCFG_ULPIEVBUSDUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk(0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)USB_OTG_GUSBCFG_ULPIEVBUSD_PosUSB_OTG_GUSBCFG_ULPICSMUSB_OTG_GUSBCFG_ULPICSM_Msk(0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)USB_OTG_GUSBCFG_ULPICSM_PosUSB_OTG_GUSBCFG_ULPIARUSB_OTG_GUSBCFG_ULPIAR_Msk(0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)USB_OTG_GUSBCFG_ULPIAR_PosUSB_OTG_GUSBCFG_ULPIFSLSUSB_OTG_GUSBCFG_ULPIFSLS_Msk(0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)USB_OTG_GUSBCFG_ULPIFSLS_PosUSB_OTG_GUSBCFG_PHYLPCSUSB_OTG_GUSBCFG_PHYLPCS_Msk(0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)USB_OTG_GUSBCFG_PHYLPCS_PosUSB_OTG_GUSBCFG_TRDT_3(0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)USB_OTG_GUSBCFG_TRDT_2(0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)USB_OTG_GUSBCFG_TRDT_1(0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)USB_OTG_GUSBCFG_TRDT_0(0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)USB_OTG_GUSBCFG_TRDTUSB_OTG_GUSBCFG_TRDT_Msk(0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)USB_OTG_GUSBCFG_TRDT_PosUSB_OTG_GUSBCFG_HNPCAPUSB_OTG_GUSBCFG_HNPCAP_Msk(0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)USB_OTG_GUSBCFG_HNPCAP_PosUSB_OTG_GUSBCFG_SRPCAPUSB_OTG_GUSBCFG_SRPCAP_Msk(0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)USB_OTG_GUSBCFG_SRPCAP_PosUSB_OTG_GUSBCFG_PHYSELUSB_OTG_GUSBCFG_PHYSEL_Msk(0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)USB_OTG_GUSBCFG_PHYSEL_PosUSB_OTG_GUSBCFG_TOCAL_2(0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)USB_OTG_GUSBCFG_TOCAL_1(0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)USB_OTG_GUSBCFG_TOCAL_0(0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)USB_OTG_GUSBCFG_TOCALUSB_OTG_GUSBCFG_TOCAL_Msk(0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)USB_OTG_GUSBCFG_TOCAL_PosUSB_OTG_GAHBCFG_PTXFELVLUSB_OTG_GAHBCFG_PTXFELVL_Msk(0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)USB_OTG_GAHBCFG_PTXFELVL_PosUSB_OTG_GAHBCFG_TXFELVLUSB_OTG_GAHBCFG_TXFELVL_Msk(0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)USB_OTG_GAHBCFG_TXFELVL_PosUSB_OTG_GAHBCFG_DMAENUSB_OTG_GAHBCFG_DMAEN_Msk(0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)USB_OTG_GAHBCFG_DMAEN_PosUSB_OTG_GAHBCFG_HBSTLEN_4(0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)USB_OTG_GAHBCFG_HBSTLEN_3(0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)USB_OTG_GAHBCFG_HBSTLEN_2(0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)USB_OTG_GAHBCFG_HBSTLEN_1(0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)USB_OTG_GAHBCFG_HBSTLEN_0(0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)USB_OTG_GAHBCFG_HBSTLENUSB_OTG_GAHBCFG_HBSTLEN_Msk(0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)USB_OTG_GAHBCFG_HBSTLEN_PosUSB_OTG_GAHBCFG_GINTUSB_OTG_GAHBCFG_GINT_Msk(0x1UL << USB_OTG_GAHBCFG_GINT_Pos)USB_OTG_GAHBCFG_GINT_PosUSB_OTG_DSTS_FNSOFUSB_OTG_DSTS_FNSOF_Msk(0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)USB_OTG_DSTS_FNSOF_PosUSB_OTG_DSTS_EERRUSB_OTG_DSTS_EERR_Msk(0x1UL << USB_OTG_DSTS_EERR_Pos)USB_OTG_DSTS_EERR_PosUSB_OTG_DSTS_ENUMSPD_1(0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)USB_OTG_DSTS_ENUMSPD_0(0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)USB_OTG_DSTS_ENUMSPDUSB_OTG_DSTS_ENUMSPD_Msk(0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)USB_OTG_DSTS_ENUMSPD_PosUSB_OTG_DSTS_SUSPSTSUSB_OTG_DSTS_SUSPSTS_Msk(0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)USB_OTG_DSTS_SUSPSTS_PosUSB_OTG_HFNUM_FTREMUSB_OTG_HFNUM_FTREM_Msk(0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)USB_OTG_HFNUM_FTREM_PosUSB_OTG_HFNUM_FRNUMUSB_OTG_HFNUM_FRNUM_Msk(0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)USB_OTG_HFNUM_FRNUM_PosUSB_OTG_HFIR_FRIVLUSB_OTG_HFIR_FRIVL_Msk(0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)USB_OTG_HFIR_FRIVL_PosUSB_OTG_DCTL_POPRGDNEUSB_OTG_DCTL_POPRGDNE_Msk(0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)USB_OTG_DCTL_POPRGDNE_PosUSB_OTG_DCTL_CGONAKUSB_OTG_DCTL_CGONAK_Msk(0x1UL << USB_OTG_DCTL_CGONAK_Pos)USB_OTG_DCTL_CGONAK_PosUSB_OTG_DCTL_SGONAKUSB_OTG_DCTL_SGONAK_Msk(0x1UL << USB_OTG_DCTL_SGONAK_Pos)USB_OTG_DCTL_SGONAK_PosUSB_OTG_DCTL_CGINAKUSB_OTG_DCTL_CGINAK_Msk(0x1UL << USB_OTG_DCTL_CGINAK_Pos)USB_OTG_DCTL_CGINAK_PosUSB_OTG_DCTL_SGINAKUSB_OTG_DCTL_SGINAK_Msk(0x1UL << USB_OTG_DCTL_SGINAK_Pos)USB_OTG_DCTL_SGINAK_PosUSB_OTG_DCTL_TCTL_2(0x4UL << USB_OTG_DCTL_TCTL_Pos)USB_OTG_DCTL_TCTL_1(0x2UL << USB_OTG_DCTL_TCTL_Pos)USB_OTG_DCTL_TCTL_0(0x1UL << USB_OTG_DCTL_TCTL_Pos)USB_OTG_DCTL_TCTLUSB_OTG_DCTL_TCTL_Msk(0x7UL << USB_OTG_DCTL_TCTL_Pos)USB_OTG_DCTL_TCTL_PosUSB_OTG_DCTL_GONSTSUSB_OTG_DCTL_GONSTS_Msk(0x1UL << USB_OTG_DCTL_GONSTS_Pos)USB_OTG_DCTL_GONSTS_PosUSB_OTG_DCTL_GINSTSUSB_OTG_DCTL_GINSTS_Msk(0x1UL << USB_OTG_DCTL_GINSTS_Pos)USB_OTG_DCTL_GINSTS_PosUSB_OTG_DCTL_SDISUSB_OTG_DCTL_SDIS_Msk(0x1UL << USB_OTG_DCTL_SDIS_Pos)USB_OTG_DCTL_SDIS_PosUSB_OTG_DCTL_RWUSIGUSB_OTG_DCTL_RWUSIG_Msk(0x1UL << USB_OTG_DCTL_RWUSIG_Pos)USB_OTG_DCTL_RWUSIG_PosUSB_OTG_GOTGINT_IDCHNGUSB_OTG_GOTGINT_IDCHNG_Msk(0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)USB_OTG_GOTGINT_IDCHNG_PosUSB_OTG_GOTGINT_DBCDNEUSB_OTG_GOTGINT_DBCDNE_Msk(0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)USB_OTG_GOTGINT_DBCDNE_PosUSB_OTG_GOTGINT_ADTOCHGUSB_OTG_GOTGINT_ADTOCHG_Msk(0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)USB_OTG_GOTGINT_ADTOCHG_PosUSB_OTG_GOTGINT_HNGDETUSB_OTG_GOTGINT_HNGDET_Msk(0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)USB_OTG_GOTGINT_HNGDET_PosUSB_OTG_GOTGINT_HNSSCHGUSB_OTG_GOTGINT_HNSSCHG_Msk(0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)USB_OTG_GOTGINT_HNSSCHG_PosUSB_OTG_GOTGINT_SRSSCHGUSB_OTG_GOTGINT_SRSSCHG_Msk(0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)USB_OTG_GOTGINT_SRSSCHG_PosUSB_OTG_GOTGINT_SEDETUSB_OTG_GOTGINT_SEDET_Msk(0x1UL << USB_OTG_GOTGINT_SEDET_Pos)USB_OTG_GOTGINT_SEDET_PosUSB_OTG_PCGCR_PHYSUSPUSB_OTG_PCGCR_PHYSUSP_Msk(0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)USB_OTG_PCGCR_PHYSUSP_PosUSB_OTG_PCGCR_GATEHCLKUSB_OTG_PCGCR_GATEHCLK_Msk(0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)USB_OTG_PCGCR_GATEHCLK_PosUSB_OTG_PCGCR_STPPCLKUSB_OTG_PCGCR_STPPCLK_Msk(0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)USB_OTG_PCGCR_STPPCLK_PosUSB_OTG_DCFG_PERSCHIVL_1(0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)USB_OTG_DCFG_PERSCHIVL_0(0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)USB_OTG_DCFG_PERSCHIVLUSB_OTG_DCFG_PERSCHIVL_Msk(0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)USB_OTG_DCFG_PERSCHIVL_PosUSB_OTG_DCFG_PFIVL_1(0x2UL << USB_OTG_DCFG_PFIVL_Pos)USB_OTG_DCFG_PFIVL_0(0x1UL << USB_OTG_DCFG_PFIVL_Pos)USB_OTG_DCFG_PFIVLUSB_OTG_DCFG_PFIVL_Msk(0x3UL << USB_OTG_DCFG_PFIVL_Pos)USB_OTG_DCFG_PFIVL_PosUSB_OTG_DCFG_DAD_6(0x40UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_5(0x20UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_4(0x10UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_3(0x08UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_2(0x04UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_1(0x02UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_0(0x01UL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DADUSB_OTG_DCFG_DAD_Msk(0x7FUL << USB_OTG_DCFG_DAD_Pos)USB_OTG_DCFG_DAD_PosUSB_OTG_DCFG_NZLSOHSKUSB_OTG_DCFG_NZLSOHSK_Msk(0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)USB_OTG_DCFG_NZLSOHSK_PosUSB_OTG_DCFG_DSPD_1(0x2UL << USB_OTG_DCFG_DSPD_Pos)USB_OTG_DCFG_DSPD_0(0x1UL << USB_OTG_DCFG_DSPD_Pos)USB_OTG_DCFG_DSPDUSB_OTG_DCFG_DSPD_Msk(0x3UL << USB_OTG_DCFG_DSPD_Pos)USB_OTG_DCFG_DSPD_PosUSB_OTG_HCFG_FSLSSUSB_OTG_HCFG_FSLSS_Msk(0x1UL << USB_OTG_HCFG_FSLSS_Pos)USB_OTG_HCFG_FSLSS_PosUSB_OTG_HCFG_FSLSPCS_1(0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)USB_OTG_HCFG_FSLSPCS_0(0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)USB_OTG_HCFG_FSLSPCSUSB_OTG_HCFG_FSLSPCS_Msk(0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)USB_OTG_HCFG_FSLSPCS_PosUSB_OTG_GOTGCTL_OTGVERUSB_OTG_GOTGCTL_OTGVER_Msk(0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)USB_OTG_GOTGCTL_OTGVER_PosUSB_OTG_GOTGCTL_BSESVLDUSB_OTG_GOTGCTL_BSESVLD_Msk(0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)USB_OTG_GOTGCTL_BSESVLD_PosUSB_OTG_GOTGCTL_ASVLDUSB_OTG_GOTGCTL_ASVLD_Msk(0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)USB_OTG_GOTGCTL_ASVLD_PosUSB_OTG_GOTGCTL_DBCTUSB_OTG_GOTGCTL_DBCT_Msk(0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)USB_OTG_GOTGCTL_DBCT_PosUSB_OTG_GOTGCTL_CIDSTSUSB_OTG_GOTGCTL_CIDSTS_Msk(0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)USB_OTG_GOTGCTL_CIDSTS_PosUSB_OTG_GOTGCTL_EHENUSB_OTG_GOTGCTL_EHEN_Msk(0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)USB_OTG_GOTGCTL_EHEN_PosUSB_OTG_GOTGCTL_DHNPENUSB_OTG_GOTGCTL_DHNPEN_Msk(0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)USB_OTG_GOTGCTL_DHNPEN_PosUSB_OTG_GOTGCTL_HSHNPENUSB_OTG_GOTGCTL_HSHNPEN_Msk(0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)USB_OTG_GOTGCTL_HSHNPEN_PosUSB_OTG_GOTGCTL_HNPRQUSB_OTG_GOTGCTL_HNPRQ_Msk(0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)USB_OTG_GOTGCTL_HNPRQ_PosUSB_OTG_GOTGCTL_HNGSCSUSB_OTG_GOTGCTL_HNGSCS_Msk(0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)USB_OTG_GOTGCTL_HNGSCS_PosUSB_OTG_GOTGCTL_BVALOVALUSB_OTG_GOTGCTL_BVALOVAL_Msk(0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)USB_OTG_GOTGCTL_BVALOVAL_PosUSB_OTG_GOTGCTL_BVALOENUSB_OTG_GOTGCTL_BVALOEN_Msk(0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)USB_OTG_GOTGCTL_BVALOEN_PosUSB_OTG_GOTGCTL_AVALOVALUSB_OTG_GOTGCTL_AVALOVAL_Msk(0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)USB_OTG_GOTGCTL_AVALOVAL_PosUSB_OTG_GOTGCTL_AVALOENUSB_OTG_GOTGCTL_AVALOEN_Msk(0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)USB_OTG_GOTGCTL_AVALOEN_PosUSB_OTG_GOTGCTL_VBVALOVALUSB_OTG_GOTGCTL_VBVALOVAL_Msk(0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)USB_OTG_GOTGCTL_VBVALOVAL_PosUSB_OTG_GOTGCTL_VBVALOENUSB_OTG_GOTGCTL_VBVALOEN_Msk(0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)USB_OTG_GOTGCTL_VBVALOEN_PosUSB_OTG_GOTGCTL_SRQUSB_OTG_GOTGCTL_SRQ_Msk(0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)USB_OTG_GOTGCTL_SRQ_PosUSB_OTG_GOTGCTL_SRQSCSUSB_OTG_GOTGCTL_SRQSCS_Msk(0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)USB_OTG_GOTGCTL_SRQSCS_PosETH_DMACHRBAR_HRBAPETH_DMACHRBAR_HRBAP_Msk(0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)ETH_DMACHRBAR_HRBAP_PosETH_DMACHTBAR_HTBAPETH_DMACHTBAR_HTBAP_Msk(0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)ETH_DMACHTBAR_HTBAP_PosETH_DMACHRDR_HRDAPETH_DMACHRDR_HRDAP_Msk(0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)ETH_DMACHRDR_HRDAP_PosETH_DMACHTDR_HTDAPETH_DMACHTDR_HTDAP_Msk(0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)ETH_DMACHTDR_HTDAP_PosETH_DMAMFBOCR_MFCETH_DMAMFBOCR_MFC_Msk(0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)ETH_DMAMFBOCR_MFC_PosETH_DMAMFBOCR_OMFCETH_DMAMFBOCR_OMFC_Msk(0x1UL << ETH_DMAMFBOCR_OMFC_Pos)ETH_DMAMFBOCR_OMFC_PosETH_DMAMFBOCR_MFAETH_DMAMFBOCR_MFA_Msk(0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)ETH_DMAMFBOCR_MFA_PosETH_DMAMFBOCR_OFOCETH_DMAMFBOCR_OFOC_Msk(0x1UL << ETH_DMAMFBOCR_OFOC_Pos)ETH_DMAMFBOCR_OFOC_PosETH_DMAIER_TIEETH_DMAIER_TIE_Msk(0x1UL << ETH_DMAIER_TIE_Pos)ETH_DMAIER_TIE_PosETH_DMAIER_TPSIEETH_DMAIER_TPSIE_Msk(0x1UL << ETH_DMAIER_TPSIE_Pos)ETH_DMAIER_TPSIE_PosETH_DMAIER_TBUIEETH_DMAIER_TBUIE_Msk(0x1UL << ETH_DMAIER_TBUIE_Pos)ETH_DMAIER_TBUIE_PosETH_DMAIER_TJTIEETH_DMAIER_TJTIE_Msk(0x1UL << ETH_DMAIER_TJTIE_Pos)ETH_DMAIER_TJTIE_PosETH_DMAIER_ROIEETH_DMAIER_ROIE_Msk(0x1UL << ETH_DMAIER_ROIE_Pos)ETH_DMAIER_ROIE_PosETH_DMAIER_TUIEETH_DMAIER_TUIE_Msk(0x1UL << ETH_DMAIER_TUIE_Pos)ETH_DMAIER_TUIE_PosETH_DMAIER_RIEETH_DMAIER_RIE_Msk(0x1UL << ETH_DMAIER_RIE_Pos)ETH_DMAIER_RIE_PosETH_DMAIER_RBUIEETH_DMAIER_RBUIE_Msk(0x1UL << ETH_DMAIER_RBUIE_Pos)ETH_DMAIER_RBUIE_PosETH_DMAIER_RPSIEETH_DMAIER_RPSIE_Msk(0x1UL << ETH_DMAIER_RPSIE_Pos)ETH_DMAIER_RPSIE_PosETH_DMAIER_RWTIEETH_DMAIER_RWTIE_Msk(0x1UL << ETH_DMAIER_RWTIE_Pos)ETH_DMAIER_RWTIE_PosETH_DMAIER_ETIEETH_DMAIER_ETIE_Msk(0x1UL << ETH_DMAIER_ETIE_Pos)ETH_DMAIER_ETIE_PosETH_DMAIER_FBEIEETH_DMAIER_FBEIE_Msk(0x1UL << ETH_DMAIER_FBEIE_Pos)ETH_DMAIER_FBEIE_PosETH_DMAIER_ERIEETH_DMAIER_ERIE_Msk(0x1UL << ETH_DMAIER_ERIE_Pos)ETH_DMAIER_ERIE_PosETH_DMAIER_AISEETH_DMAIER_AISE_Msk(0x1UL << ETH_DMAIER_AISE_Pos)ETH_DMAIER_AISE_PosETH_DMAIER_NISEETH_DMAIER_NISE_Msk(0x1UL << ETH_DMAIER_NISE_Pos)ETH_DMAIER_NISE_PosETH_DMAOMR_SRETH_DMAOMR_SR_Msk(0x1UL << ETH_DMAOMR_SR_Pos)ETH_DMAOMR_SR_PosETH_DMAOMR_OSFETH_DMAOMR_OSF_Msk(0x1UL << ETH_DMAOMR_OSF_Pos)ETH_DMAOMR_OSF_PosETH_DMAOMR_RTC_128Bytes0x00000018UETH_DMAOMR_RTC_96Bytes0x00000010UETH_DMAOMR_RTC_32BytesETH_DMAOMR_RTC_64Bytes0x00000000UETH_DMAOMR_RTCETH_DMAOMR_RTC_Msk(0x3UL << ETH_DMAOMR_RTC_Pos)ETH_DMAOMR_RTC_PosETH_DMAOMR_FUGFETH_DMAOMR_FUGF_Msk(0x1UL << ETH_DMAOMR_FUGF_Pos)ETH_DMAOMR_FUGF_PosETH_DMAOMR_FEFETH_DMAOMR_FEF_Msk(0x1UL << ETH_DMAOMR_FEF_Pos)ETH_DMAOMR_FEF_PosETH_DMAOMR_STETH_DMAOMR_ST_Msk(0x1UL << ETH_DMAOMR_ST_Pos)ETH_DMAOMR_ST_PosETH_DMAOMR_TTC_16Bytes0x0001C000UETH_DMAOMR_TTC_24Bytes0x00018000UETH_DMAOMR_TTC_32Bytes0x00014000UETH_DMAOMR_TTC_40Bytes0x00010000UETH_DMAOMR_TTC_256Bytes0x0000C000UETH_DMAOMR_TTC_192Bytes0x00008000UETH_DMAOMR_TTC_128Bytes0x00004000UETH_DMAOMR_TTC_64BytesETH_DMAOMR_TTCETH_DMAOMR_TTC_Msk(0x7UL << ETH_DMAOMR_TTC_Pos)ETH_DMAOMR_TTC_PosETH_DMAOMR_FTFETH_DMAOMR_FTF_Msk(0x1UL << ETH_DMAOMR_FTF_Pos)ETH_DMAOMR_FTF_PosETH_DMAOMR_TSFETH_DMAOMR_TSF_Msk(0x1UL << ETH_DMAOMR_TSF_Pos)ETH_DMAOMR_TSF_PosETH_DMAOMR_DFRFETH_DMAOMR_DFRF_Msk(0x1UL << ETH_DMAOMR_DFRF_Pos)ETH_DMAOMR_DFRF_PosETH_DMAOMR_RSFETH_DMAOMR_RSF_Msk(0x1UL << ETH_DMAOMR_RSF_Pos)ETH_DMAOMR_RSF_PosETH_DMAOMR_DTCEFDETH_DMAOMR_DTCEFD_Msk(0x1UL << ETH_DMAOMR_DTCEFD_Pos)ETH_DMAOMR_DTCEFD_PosETH_DMASR_TSETH_DMASR_TS_Msk(0x1UL << ETH_DMASR_TS_Pos)ETH_DMASR_TS_PosETH_DMASR_TPSSETH_DMASR_TPSS_Msk(0x1UL << ETH_DMASR_TPSS_Pos)ETH_DMASR_TPSS_PosETH_DMASR_TBUSETH_DMASR_TBUS_Msk(0x1UL << ETH_DMASR_TBUS_Pos)ETH_DMASR_TBUS_PosETH_DMASR_TJTSETH_DMASR_TJTS_Msk(0x1UL << ETH_DMASR_TJTS_Pos)ETH_DMASR_TJTS_PosETH_DMASR_ROSETH_DMASR_ROS_Msk(0x1UL << ETH_DMASR_ROS_Pos)ETH_DMASR_ROS_PosETH_DMASR_TUSETH_DMASR_TUS_Msk(0x1UL << ETH_DMASR_TUS_Pos)ETH_DMASR_TUS_PosETH_DMASR_RSETH_DMASR_RS_Msk(0x1UL << ETH_DMASR_RS_Pos)ETH_DMASR_RS_PosETH_DMASR_RBUSETH_DMASR_RBUS_Msk(0x1UL << ETH_DMASR_RBUS_Pos)ETH_DMASR_RBUS_PosETH_DMASR_RPSSETH_DMASR_RPSS_Msk(0x1UL << ETH_DMASR_RPSS_Pos)ETH_DMASR_RPSS_PosETH_DMASR_RWTSETH_DMASR_RWTS_Msk(0x1UL << ETH_DMASR_RWTS_Pos)ETH_DMASR_RWTS_PosETH_DMASR_ETSETH_DMASR_ETS_Msk(0x1UL << ETH_DMASR_ETS_Pos)ETH_DMASR_ETS_PosETH_DMASR_FBESETH_DMASR_FBES_Msk(0x1UL << ETH_DMASR_FBES_Pos)ETH_DMASR_FBES_PosETH_DMASR_ERSETH_DMASR_ERS_Msk(0x1UL << ETH_DMASR_ERS_Pos)ETH_DMASR_ERS_PosETH_DMASR_AISETH_DMASR_AIS_Msk(0x1UL << ETH_DMASR_AIS_Pos)ETH_DMASR_AIS_PosETH_DMASR_NISETH_DMASR_NIS_Msk(0x1UL << ETH_DMASR_NIS_Pos)ETH_DMASR_NIS_PosETH_DMASR_RPS_QueuingETH_DMASR_RPS_Queuing_Msk(0x7UL << ETH_DMASR_RPS_Queuing_Pos)ETH_DMASR_RPS_Queuing_PosETH_DMASR_RPS_ClosingETH_DMASR_RPS_Closing_Msk(0x5UL << ETH_DMASR_RPS_Closing_Pos)ETH_DMASR_RPS_Closing_PosETH_DMASR_RPS_SuspendedETH_DMASR_RPS_Suspended_Msk(0x1UL << ETH_DMASR_RPS_Suspended_Pos)ETH_DMASR_RPS_Suspended_PosETH_DMASR_RPS_WaitingETH_DMASR_RPS_Waiting_Msk(0x3UL << ETH_DMASR_RPS_Waiting_Pos)ETH_DMASR_RPS_Waiting_PosETH_DMASR_RPS_FetchingETH_DMASR_RPS_Fetching_Msk(0x1UL << ETH_DMASR_RPS_Fetching_Pos)ETH_DMASR_RPS_Fetching_PosETH_DMASR_RPS_StoppedETH_DMASR_RPSETH_DMASR_RPS_Msk(0x7UL << ETH_DMASR_RPS_Pos)ETH_DMASR_RPS_PosETH_DMASR_TPS_ClosingETH_DMASR_TPS_Closing_Msk(0x7UL << ETH_DMASR_TPS_Closing_Pos)ETH_DMASR_TPS_Closing_PosETH_DMASR_TPS_SuspendedETH_DMASR_TPS_Suspended_Msk(0x3UL << ETH_DMASR_TPS_Suspended_Pos)ETH_DMASR_TPS_Suspended_PosETH_DMASR_TPS_ReadingETH_DMASR_TPS_Reading_Msk(0x3UL << ETH_DMASR_TPS_Reading_Pos)ETH_DMASR_TPS_Reading_PosETH_DMASR_TPS_WaitingETH_DMASR_TPS_Waiting_Msk(0x1UL << ETH_DMASR_TPS_Waiting_Pos)ETH_DMASR_TPS_Waiting_PosETH_DMASR_TPS_FetchingETH_DMASR_TPS_Fetching_Msk(0x1UL << ETH_DMASR_TPS_Fetching_Pos)ETH_DMASR_TPS_Fetching_PosETH_DMASR_TPS_StoppedETH_DMASR_TPSETH_DMASR_TPS_Msk(0x7UL << ETH_DMASR_TPS_Pos)ETH_DMASR_TPS_PosETH_DMASR_EBS_DataTransfTxETH_DMASR_EBS_DataTransfTx_Msk(0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)ETH_DMASR_EBS_DataTransfTx_PosETH_DMASR_EBS_ReadTransfETH_DMASR_EBS_ReadTransf_Msk(0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)ETH_DMASR_EBS_ReadTransf_PosETH_DMASR_EBS_DescAccessETH_DMASR_EBS_DescAccess_Msk(0x1UL << ETH_DMASR_EBS_DescAccess_Pos)ETH_DMASR_EBS_DescAccess_PosETH_DMASR_EBSETH_DMASR_EBS_Msk(0x7UL << ETH_DMASR_EBS_Pos)ETH_DMASR_EBS_PosETH_DMASR_MMCSETH_DMASR_MMCS_Msk(0x1UL << ETH_DMASR_MMCS_Pos)ETH_DMASR_MMCS_PosETH_DMASR_PMTSETH_DMASR_PMTS_Msk(0x1UL << ETH_DMASR_PMTS_Pos)ETH_DMASR_PMTS_PosETH_DMASR_TSTSETH_DMASR_TSTS_Msk(0x1UL << ETH_DMASR_TSTS_Pos)ETH_DMASR_TSTS_PosETH_DMATDLAR_STLETH_DMATDLAR_STL_Msk(0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)ETH_DMATDLAR_STL_PosETH_DMARDLAR_SRLETH_DMARDLAR_SRL_Msk(0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)ETH_DMARDLAR_SRL_PosETH_DMARPDR_RPDETH_DMARPDR_RPD_Msk(0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)ETH_DMARPDR_RPD_PosETH_DMATPDR_TPDETH_DMATPDR_TPD_Msk(0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)ETH_DMATPDR_TPD_PosETH_DMABMR_SRETH_DMABMR_SR_Msk(0x1UL << ETH_DMABMR_SR_Pos)ETH_DMABMR_SR_PosETH_DMABMR_DAETH_DMABMR_DA_Msk(0x1UL << ETH_DMABMR_DA_Pos)ETH_DMABMR_DA_PosETH_DMABMR_DSLETH_DMABMR_DSL_Msk(0x1FUL << ETH_DMABMR_DSL_Pos)ETH_DMABMR_DSL_PosETH_DMABMR_EDEETH_DMABMR_EDE_Msk(0x1UL << ETH_DMABMR_EDE_Pos)ETH_DMABMR_EDE_PosETH_DMABMR_PBL_4xPBL_128Beat0x01002000UETH_DMABMR_PBL_4xPBL_64Beat0x01001000UETH_DMABMR_PBL_4xPBL_32Beat0x01000800UETH_DMABMR_PBL_4xPBL_16Beat0x01000400UETH_DMABMR_PBL_4xPBL_8Beat0x01000200UETH_DMABMR_PBL_4xPBL_4Beat0x01000100UETH_DMABMR_PBL_32Beat0x00002000UETH_DMABMR_PBL_16Beat0x00001000UETH_DMABMR_PBL_8Beat0x00000800UETH_DMABMR_PBL_4Beat0x00000400UETH_DMABMR_PBL_2Beat0x00000200UETH_DMABMR_PBL_1Beat0x00000100UETH_DMABMR_PBLETH_DMABMR_PBL_Msk(0x3FUL << ETH_DMABMR_PBL_Pos)ETH_DMABMR_PBL_PosETH_DMABMR_RTPR_4_1ETH_DMABMR_RTPR_3_1ETH_DMABMR_RTPR_2_1ETH_DMABMR_RTPR_1_1ETH_DMABMR_RTPRETH_DMABMR_RTPR_Msk(0x3UL << ETH_DMABMR_RTPR_Pos)ETH_DMABMR_RTPR_PosETH_DMABMR_FBETH_DMABMR_FB_Msk(0x1UL << ETH_DMABMR_FB_Pos)ETH_DMABMR_FB_PosETH_DMABMR_RDP_4xPBL_128Beat0x01400000UETH_DMABMR_RDP_4xPBL_64Beat0x01200000UETH_DMABMR_RDP_4xPBL_32Beat0x01100000UETH_DMABMR_RDP_4xPBL_16Beat0x01080000UETH_DMABMR_RDP_4xPBL_8Beat0x01040000UETH_DMABMR_RDP_4xPBL_4Beat0x01020000UETH_DMABMR_RDP_32Beat0x00400000UETH_DMABMR_RDP_16Beat0x00200000UETH_DMABMR_RDP_8Beat0x00100000UETH_DMABMR_RDP_4Beat0x00080000UETH_DMABMR_RDP_2Beat0x00040000UETH_DMABMR_RDP_1Beat0x00020000UETH_DMABMR_RDPETH_DMABMR_RDP_Msk(0x3FUL << ETH_DMABMR_RDP_Pos)ETH_DMABMR_RDP_PosETH_DMABMR_USPETH_DMABMR_USP_Msk(0x1UL << ETH_DMABMR_USP_Pos)ETH_DMABMR_USP_PosETH_DMABMR_FPMETH_DMABMR_FPM_Msk(0x1UL << ETH_DMABMR_FPM_Pos)ETH_DMABMR_FPM_PosETH_DMABMR_AABETH_DMABMR_AAB_Msk(0x1UL << ETH_DMABMR_AAB_Pos)ETH_DMABMR_AAB_PosETH_DMABMR_MBETH_DMABMR_MB_Msk(0x1UL << ETH_DMABMR_MB_Pos)ETH_DMABMR_MB_PosETH_PTPPPSCR_PPSFREQETH_PTPPPSCR_PPSFREQ_Msk(0x0FUL << ETH_PTPPPSCR_PPSFREQ_Pos)ETH_PTPPPSCR_PPSFREQ_PosETH_PTPTSSR_TSSOETH_PTPTSSR_TSSO_Msk(0x1UL << ETH_PTPTSSR_TSSO_Pos)ETH_PTPTSSR_TSSO_PosETH_PTPTSSR_TSTTRETH_PTPTSSR_TSTTR_Msk(0x1UL << ETH_PTPTSSR_TSTTR_Pos)ETH_PTPTSSR_TSTTR_PosETH_PTPTTLR_TTSLETH_PTPTTLR_TTSL_Msk(0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)ETH_PTPTTLR_TTSL_PosETH_PTPTTHR_TTSHETH_PTPTTHR_TTSH_Msk(0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)ETH_PTPTTHR_TTSH_PosETH_PTPTSAR_TSAETH_PTPTSAR_TSA_Msk(0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)ETH_PTPTSAR_TSA_PosETH_PTPTSLUR_TSUSSETH_PTPTSLUR_TSUSS_Msk(0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)ETH_PTPTSLUR_TSUSS_PosETH_PTPTSLUR_TSUPNSETH_PTPTSLUR_TSUPNS_Msk(0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)ETH_PTPTSLUR_TSUPNS_PosETH_PTPTSHUR_TSUSETH_PTPTSHUR_TSUS_Msk(0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)ETH_PTPTSHUR_TSUS_PosETH_PTPTSLR_STSSETH_PTPTSLR_STSS_Msk(0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)ETH_PTPTSLR_STSS_PosETH_PTPTSLR_STPNSETH_PTPTSLR_STPNS_Msk(0x1UL << ETH_PTPTSLR_STPNS_Pos)ETH_PTPTSLR_STPNS_PosETH_PTPTSHR_STSETH_PTPTSHR_STS_Msk(0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)ETH_PTPTSHR_STS_PosETH_PTPSSIR_STSSIETH_PTPSSIR_STSSI_Msk(0xFFUL << ETH_PTPSSIR_STSSI_Pos)ETH_PTPSSIR_STSSI_PosETH_PTPTSCR_TSEETH_PTPTSCR_TSE_Msk(0x1UL << ETH_PTPTSCR_TSE_Pos)ETH_PTPTSCR_TSE_PosETH_PTPTSCR_TSFCUETH_PTPTSCR_TSFCU_Msk(0x1UL << ETH_PTPTSCR_TSFCU_Pos)ETH_PTPTSCR_TSFCU_PosETH_PTPTSCR_TSSTIETH_PTPTSCR_TSSTI_Msk(0x1UL << ETH_PTPTSCR_TSSTI_Pos)ETH_PTPTSCR_TSSTI_PosETH_PTPTSCR_TSSTUETH_PTPTSCR_TSSTU_Msk(0x1UL << ETH_PTPTSCR_TSSTU_Pos)ETH_PTPTSCR_TSSTU_PosETH_PTPTSCR_TSITEETH_PTPTSCR_TSITE_Msk(0x1UL << ETH_PTPTSCR_TSITE_Pos)ETH_PTPTSCR_TSITE_PosETH_PTPTSCR_TSARUETH_PTPTSCR_TSARU_Msk(0x1UL << ETH_PTPTSCR_TSARU_Pos)ETH_PTPTSCR_TSARU_PosETH_PTPTSCR_TSSARFEETH_PTPTSCR_TSSARFE_Msk(0x1UL << ETH_PTPTSCR_TSSARFE_Pos)ETH_PTPTSCR_TSSARFE_PosETH_PTPTSCR_TSSSRETH_PTPTSCR_TSSSR_Msk(0x1UL << ETH_PTPTSCR_TSSSR_Pos)ETH_PTPTSCR_TSSSR_PosETH_PTPTSCR_TSPTPPSV2EETH_PTPTSCR_TSPTPPSV2E_Msk(0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)ETH_PTPTSCR_TSPTPPSV2E_PosETH_PTPTSCR_TSSPTPOEFEETH_PTPTSCR_TSSPTPOEFE_Msk(0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)ETH_PTPTSCR_TSSPTPOEFE_PosETH_PTPTSCR_TSSIPV6FEETH_PTPTSCR_TSSIPV6FE_Msk(0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)ETH_PTPTSCR_TSSIPV6FE_PosETH_PTPTSCR_TSSIPV4FEETH_PTPTSCR_TSSIPV4FE_Msk(0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)ETH_PTPTSCR_TSSIPV4FE_PosETH_PTPTSCR_TSSEMEETH_PTPTSCR_TSSEME_Msk(0x1UL << ETH_PTPTSCR_TSSEME_Pos)ETH_PTPTSCR_TSSEME_PosETH_PTPTSCR_TSSMRMEETH_PTPTSCR_TSSMRME_Msk(0x1UL << ETH_PTPTSCR_TSSMRME_Pos)ETH_PTPTSCR_TSSMRME_PosETH_PTPTSCR_TSCNTETH_PTPTSCR_TSCNT_Msk(0x3UL << ETH_PTPTSCR_TSCNT_Pos)ETH_PTPTSCR_TSCNT_PosETH_PTPTSCR_TSPFFMAEETH_PTPTSCR_TSPFFMAE_Msk(0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)ETH_PTPTSCR_TSPFFMAE_PosETH_MMCRGUFCR_RGUFCETH_MMCRGUFCR_RGUFC_Msk(0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)ETH_MMCRGUFCR_RGUFC_PosETH_MMCRFAECR_RFAECETH_MMCRFAECR_RFAEC_Msk(0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)ETH_MMCRFAECR_RFAEC_PosETH_MMCRFCECR_RFCECETH_MMCRFCECR_RFCEC_Msk(0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)ETH_MMCRFCECR_RFCEC_PosETH_MMCTGFCR_TGFCETH_MMCTGFCR_TGFC_Msk(0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)ETH_MMCTGFCR_TGFC_PosETH_MMCTGFMSCCR_TGFMSCCETH_MMCTGFMSCCR_TGFMSCC_Msk(0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)ETH_MMCTGFMSCCR_TGFMSCC_PosETH_MMCTGFSCCR_TGFSCCETH_MMCTGFSCCR_TGFSCC_Msk(0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)ETH_MMCTGFSCCR_TGFSCC_PosETH_MMCTIMR_TGFSCMETH_MMCTIMR_TGFSCM_Msk(0x1UL << ETH_MMCTIMR_TGFSCM_Pos)ETH_MMCTIMR_TGFSCM_PosETH_MMCTIMR_TGFMSCMETH_MMCTIMR_TGFMSCM_Msk(0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)ETH_MMCTIMR_TGFMSCM_PosETH_MMCTIMR_TGFMETH_MMCTIMR_TGFM_Msk(0x1UL << ETH_MMCTIMR_TGFM_Pos)ETH_MMCTIMR_TGFM_PosETH_MMCRIMR_RFCEMETH_MMCRIMR_RFCEM_Msk(0x1UL << ETH_MMCRIMR_RFCEM_Pos)ETH_MMCRIMR_RFCEM_PosETH_MMCRIMR_RFAEMETH_MMCRIMR_RFAEM_Msk(0x1UL << ETH_MMCRIMR_RFAEM_Pos)ETH_MMCRIMR_RFAEM_PosETH_MMCRIMR_RGUFMETH_MMCRIMR_RGUFM_Msk(0x1UL << ETH_MMCRIMR_RGUFM_Pos)ETH_MMCRIMR_RGUFM_PosETH_MMCTIR_TGFSCSETH_MMCTIR_TGFSCS_Msk(0x1UL << ETH_MMCTIR_TGFSCS_Pos)ETH_MMCTIR_TGFSCS_PosETH_MMCTIR_TGFMSCSETH_MMCTIR_TGFMSCS_Msk(0x1UL << ETH_MMCTIR_TGFMSCS_Pos)ETH_MMCTIR_TGFMSCS_PosETH_MMCTIR_TGFSETH_MMCTIR_TGFS_Msk(0x1UL << ETH_MMCTIR_TGFS_Pos)ETH_MMCTIR_TGFS_PosETH_MMCRIR_RFCESETH_MMCRIR_RFCES_Msk(0x1UL << ETH_MMCRIR_RFCES_Pos)ETH_MMCRIR_RFCES_PosETH_MMCRIR_RFAESETH_MMCRIR_RFAES_Msk(0x1UL << ETH_MMCRIR_RFAES_Pos)ETH_MMCRIR_RFAES_PosETH_MMCRIR_RGUFSETH_MMCRIR_RGUFS_Msk(0x1UL << ETH_MMCRIR_RGUFS_Pos)ETH_MMCRIR_RGUFS_PosETH_MMCCR_CRETH_MMCCR_CR_Msk(0x1UL << ETH_MMCCR_CR_Pos)ETH_MMCCR_CR_PosETH_MMCCR_CSRETH_MMCCR_CSR_Msk(0x1UL << ETH_MMCCR_CSR_Pos)ETH_MMCCR_CSR_PosETH_MMCCR_RORETH_MMCCR_ROR_Msk(0x1UL << ETH_MMCCR_ROR_Pos)ETH_MMCCR_ROR_PosETH_MMCCR_MCFETH_MMCCR_MCF_Msk(0x1UL << ETH_MMCCR_MCF_Pos)ETH_MMCCR_MCF_PosETH_MMCCR_MCPETH_MMCCR_MCP_Msk(0x1UL << ETH_MMCCR_MCP_Pos)ETH_MMCCR_MCP_PosETH_MMCCR_MCFHPETH_MMCCR_MCFHP_Msk(0x1UL << ETH_MMCCR_MCFHP_Pos)ETH_MMCCR_MCFHP_PosETH_MACA3LR_MACA3LETH_MACA3LR_MACA3L_Msk(0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)ETH_MACA3LR_MACA3L_PosETH_MACA3HR_MACA3HETH_MACA3HR_MACA3H_Msk(0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)ETH_MACA3HR_MACA3H_PosETH_MACA3HR_MBC_LBits7_00x01000000UETH_MACA3HR_MBC_LBits15_80x02000000UETH_MACA3HR_MBC_LBits23_160x04000000UETH_MACA3HR_MBC_LBits31_240x08000000UETH_MACA3HR_MBC_HBits7_00x10000000UETH_MACA3HR_MBC_HBits15_80x20000000UETH_MACA3HR_MBCETH_MACA3HR_MBC_Msk(0x3FUL << ETH_MACA3HR_MBC_Pos)ETH_MACA3HR_MBC_PosETH_MACA3HR_SAETH_MACA3HR_SA_Msk(0x1UL << ETH_MACA3HR_SA_Pos)ETH_MACA3HR_SA_PosETH_MACA3HR_AEETH_MACA3HR_AE_Msk(0x1UL << ETH_MACA3HR_AE_Pos)ETH_MACA3HR_AE_PosETH_MACA2LR_MACA2LETH_MACA2LR_MACA2L_Msk(0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)ETH_MACA2LR_MACA2L_PosETH_MACA2HR_MACA2HETH_MACA2HR_MACA2H_Msk(0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)ETH_MACA2HR_MACA2H_PosETH_MACA2HR_MBC_LBits7_0ETH_MACA2HR_MBC_LBits15_8ETH_MACA2HR_MBC_LBits23_16ETH_MACA2HR_MBC_LBits31_24ETH_MACA2HR_MBC_HBits7_0ETH_MACA2HR_MBC_HBits15_8ETH_MACA2HR_MBCETH_MACA2HR_MBC_Msk(0x3FUL << ETH_MACA2HR_MBC_Pos)ETH_MACA2HR_MBC_PosETH_MACA2HR_SAETH_MACA2HR_SA_Msk(0x1UL << ETH_MACA2HR_SA_Pos)ETH_MACA2HR_SA_PosETH_MACA2HR_AEETH_MACA2HR_AE_Msk(0x1UL << ETH_MACA2HR_AE_Pos)ETH_MACA2HR_AE_PosETH_MACA1LR_MACA1LETH_MACA1LR_MACA1L_Msk(0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)ETH_MACA1LR_MACA1L_PosETH_MACA1HR_MACA1HETH_MACA1HR_MACA1H_Msk(0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)ETH_MACA1HR_MACA1H_PosETH_MACA1HR_MBC_LBits7_0ETH_MACA1HR_MBC_LBits15_8ETH_MACA1HR_MBC_LBits23_16ETH_MACA1HR_MBC_LBits31_24ETH_MACA1HR_MBC_HBits7_0ETH_MACA1HR_MBC_HBits15_8ETH_MACA1HR_MBCETH_MACA1HR_MBC_Msk(0x3FUL << ETH_MACA1HR_MBC_Pos)ETH_MACA1HR_MBC_PosETH_MACA1HR_SAETH_MACA1HR_SA_Msk(0x1UL << ETH_MACA1HR_SA_Pos)ETH_MACA1HR_SA_PosETH_MACA1HR_AEETH_MACA1HR_AE_Msk(0x1UL << ETH_MACA1HR_AE_Pos)ETH_MACA1HR_AE_PosETH_MACA0LR_MACA0LETH_MACA0LR_MACA0L_Msk(0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)ETH_MACA0LR_MACA0L_PosETH_MACA0HR_MACA0HETH_MACA0HR_MACA0H_Msk(0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)ETH_MACA0HR_MACA0H_PosETH_MACIMR_PMTIMETH_MACIMR_PMTIM_Msk(0x1UL << ETH_MACIMR_PMTIM_Pos)ETH_MACIMR_PMTIM_PosETH_MACIMR_TSTIMETH_MACIMR_TSTIM_Msk(0x1UL << ETH_MACIMR_TSTIM_Pos)ETH_MACIMR_TSTIM_PosETH_MACSR_PMTSETH_MACSR_PMTS_Msk(0x1UL << ETH_MACSR_PMTS_Pos)ETH_MACSR_PMTS_PosETH_MACSR_MMCSETH_MACSR_MMCS_Msk(0x1UL << ETH_MACSR_MMCS_Pos)ETH_MACSR_MMCS_PosETH_MACSR_MMMCRSETH_MACSR_MMMCRS_Msk(0x1UL << ETH_MACSR_MMMCRS_Pos)ETH_MACSR_MMMCRS_PosETH_MACSR_MMCTSETH_MACSR_MMCTS_Msk(0x1UL << ETH_MACSR_MMCTS_Pos)ETH_MACSR_MMCTS_PosETH_MACSR_TSTSETH_MACSR_TSTS_Msk(0x1UL << ETH_MACSR_TSTS_Pos)ETH_MACSR_TSTS_PosETH_MACDBGR_MMRPEAETH_MACDBGR_MMRPEA_Msk(0x1UL << ETH_MACDBGR_MMRPEA_Pos)ETH_MACDBGR_MMRPEA_PosETH_MACDBGR_MSFRWCS_0(0x1UL << ETH_MACDBGR_MSFRWCS_Pos)ETH_MACDBGR_MSFRWCS_1(0x2UL << ETH_MACDBGR_MSFRWCS_Pos)ETH_MACDBGR_MSFRWCSETH_MACDBGR_MSFRWCS_Msk(0x3UL << ETH_MACDBGR_MSFRWCS_Pos)ETH_MACDBGR_MSFRWCS_PosETH_MACDBGR_RFWRAETH_MACDBGR_RFWRA_Msk(0x1UL << ETH_MACDBGR_RFWRA_Pos)ETH_MACDBGR_RFWRA_PosETH_MACDBGR_RFRCS_IDLEETH_MACDBGR_RFRCS_DATAREADINGETH_MACDBGR_RFRCS_DATAREADING_Msk(0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)ETH_MACDBGR_RFRCS_DATAREADING_PosETH_MACDBGR_RFRCS_STATUSREADINGETH_MACDBGR_RFRCS_STATUSREADING_Msk(0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)ETH_MACDBGR_RFRCS_STATUSREADING_PosETH_MACDBGR_RFRCS_FLUSHINGETH_MACDBGR_RFRCS_FLUSHING_Msk(0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)ETH_MACDBGR_RFRCS_FLUSHING_PosETH_MACDBGR_RFRCSETH_MACDBGR_RFRCS_Msk(0x3UL << ETH_MACDBGR_RFRCS_Pos)ETH_MACDBGR_RFRCS_PosETH_MACDBGR_RFFL_EMPTYETH_MACDBGR_RFFL_BELOWFCTETH_MACDBGR_RFFL_BELOWFCT_Msk(0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)ETH_MACDBGR_RFFL_BELOWFCT_PosETH_MACDBGR_RFFL_ABOVEFCTETH_MACDBGR_RFFL_ABOVEFCT_Msk(0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)ETH_MACDBGR_RFFL_ABOVEFCT_PosETH_MACDBGR_RFFL_FULLETH_MACDBGR_RFFL_FULL_Msk(0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)ETH_MACDBGR_RFFL_FULL_PosETH_MACDBGR_RFFLETH_MACDBGR_RFFL_Msk(0x3UL << ETH_MACDBGR_RFFL_Pos)ETH_MACDBGR_RFFL_PosETH_MACDBGR_MMTEAETH_MACDBGR_MMTEA_Msk(0x1UL << ETH_MACDBGR_MMTEA_Pos)ETH_MACDBGR_MMTEA_PosETH_MACDBGR_MTFCS_IDLEETH_MACDBGR_MTFCS_WAITINGETH_MACDBGR_MTFCS_WAITING_Msk(0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)ETH_MACDBGR_MTFCS_WAITING_PosETH_MACDBGR_MTFCS_GENERATINGPCFETH_MACDBGR_MTFCS_GENERATINGPCF_Msk(0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)ETH_MACDBGR_MTFCS_GENERATINGPCF_PosETH_MACDBGR_MTFCS_TRANSFERRINGETH_MACDBGR_MTFCS_TRANSFERRING_Msk(0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)ETH_MACDBGR_MTFCS_TRANSFERRING_PosETH_MACDBGR_MTFCSETH_MACDBGR_MTFCS_Msk(0x3UL << ETH_MACDBGR_MTFCS_Pos)ETH_MACDBGR_MTFCS_PosETH_MACDBGR_MTPETH_MACDBGR_MTP_Msk(0x1UL << ETH_MACDBGR_MTP_Pos)ETH_MACDBGR_MTP_PosETH_MACDBGR_TFRS_IDLEETH_MACDBGR_TFRS_READETH_MACDBGR_TFRS_READ_Msk(0x1UL << ETH_MACDBGR_TFRS_READ_Pos)ETH_MACDBGR_TFRS_READ_PosETH_MACDBGR_TFRS_WAITINGETH_MACDBGR_TFRS_WAITING_Msk(0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)ETH_MACDBGR_TFRS_WAITING_PosETH_MACDBGR_TFRS_WRITINGETH_MACDBGR_TFRS_WRITING_Msk(0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)ETH_MACDBGR_TFRS_WRITING_PosETH_MACDBGR_TFRSETH_MACDBGR_TFRS_Msk(0x3UL << ETH_MACDBGR_TFRS_Pos)ETH_MACDBGR_TFRS_PosETH_MACDBGR_TPWAETH_MACDBGR_TPWA_Msk(0x1UL << ETH_MACDBGR_TPWA_Pos)ETH_MACDBGR_TPWA_PosETH_MACDBGR_TFNEETH_MACDBGR_TFNE_Msk(0x1UL << ETH_MACDBGR_TFNE_Pos)ETH_MACDBGR_TFNE_PosETH_MACDBGR_TFFETH_MACDBGR_TFF_Msk(0x1UL << ETH_MACDBGR_TFF_Pos)ETH_MACDBGR_TFF_PosETH_MACPMTCSR_PDETH_MACPMTCSR_PD_Msk(0x1UL << ETH_MACPMTCSR_PD_Pos)ETH_MACPMTCSR_PD_PosETH_MACPMTCSR_MPEETH_MACPMTCSR_MPE_Msk(0x1UL << ETH_MACPMTCSR_MPE_Pos)ETH_MACPMTCSR_MPE_PosETH_MACPMTCSR_WFEETH_MACPMTCSR_WFE_Msk(0x1UL << ETH_MACPMTCSR_WFE_Pos)ETH_MACPMTCSR_WFE_PosETH_MACPMTCSR_MPRETH_MACPMTCSR_MPR_Msk(0x1UL << ETH_MACPMTCSR_MPR_Pos)ETH_MACPMTCSR_MPR_PosETH_MACPMTCSR_WFRETH_MACPMTCSR_WFR_Msk(0x1UL << ETH_MACPMTCSR_WFR_Pos)ETH_MACPMTCSR_WFR_PosETH_MACPMTCSR_GUETH_MACPMTCSR_GU_Msk(0x1UL << ETH_MACPMTCSR_GU_Pos)ETH_MACPMTCSR_GU_PosETH_MACPMTCSR_WFFRPRETH_MACPMTCSR_WFFRPR_Msk(0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)ETH_MACPMTCSR_WFFRPR_PosETH_MACRWUFFR_DETH_MACRWUFFR_D_Msk(0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)ETH_MACRWUFFR_D_PosETH_MACVLANTR_VLANTIETH_MACVLANTR_VLANTI_Msk(0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)ETH_MACVLANTR_VLANTI_PosETH_MACVLANTR_VLANTCETH_MACVLANTR_VLANTC_Msk(0x1UL << ETH_MACVLANTR_VLANTC_Pos)ETH_MACVLANTR_VLANTC_PosETH_MACFCR_FCBBPAETH_MACFCR_FCBBPA_Msk(0x1UL << ETH_MACFCR_FCBBPA_Pos)ETH_MACFCR_FCBBPA_PosETH_MACFCR_TFCEETH_MACFCR_TFCE_Msk(0x1UL << ETH_MACFCR_TFCE_Pos)ETH_MACFCR_TFCE_PosETH_MACFCR_RFCEETH_MACFCR_RFCE_Msk(0x1UL << ETH_MACFCR_RFCE_Pos)ETH_MACFCR_RFCE_PosETH_MACFCR_UPFDETH_MACFCR_UPFD_Msk(0x1UL << ETH_MACFCR_UPFD_Pos)ETH_MACFCR_UPFD_PosETH_MACFCR_PLT_Minus256ETH_MACFCR_PLT_Minus256_Msk(0x3UL << ETH_MACFCR_PLT_Minus256_Pos)ETH_MACFCR_PLT_Minus256_PosETH_MACFCR_PLT_Minus144ETH_MACFCR_PLT_Minus144_Msk(0x1UL << ETH_MACFCR_PLT_Minus144_Pos)ETH_MACFCR_PLT_Minus144_PosETH_MACFCR_PLT_Minus28ETH_MACFCR_PLT_Minus28_Msk(0x1UL << ETH_MACFCR_PLT_Minus28_Pos)ETH_MACFCR_PLT_Minus28_PosETH_MACFCR_PLT_Minus4ETH_MACFCR_PLTETH_MACFCR_PLT_Msk(0x3UL << ETH_MACFCR_PLT_Pos)ETH_MACFCR_PLT_PosETH_MACFCR_ZQPDETH_MACFCR_ZQPD_Msk(0x1UL << ETH_MACFCR_ZQPD_Pos)ETH_MACFCR_ZQPD_PosETH_MACFCR_PTETH_MACFCR_PT_Msk(0xFFFFUL << ETH_MACFCR_PT_Pos)ETH_MACFCR_PT_PosETH_MACMIIDR_MDETH_MACMIIDR_MD_Msk(0xFFFFUL << ETH_MACMIIDR_MD_Pos)ETH_MACMIIDR_MD_PosETH_MACMIIAR_MBETH_MACMIIAR_MB_Msk(0x1UL << ETH_MACMIIAR_MB_Pos)ETH_MACMIIAR_MB_PosETH_MACMIIAR_MWETH_MACMIIAR_MW_Msk(0x1UL << ETH_MACMIIAR_MW_Pos)ETH_MACMIIAR_MW_PosETH_MACMIIAR_CR_Div102ETH_MACMIIAR_CR_Div102_Msk(0x1UL << ETH_MACMIIAR_CR_Div102_Pos)ETH_MACMIIAR_CR_Div102_PosETH_MACMIIAR_CR_Div26ETH_MACMIIAR_CR_Div26_Msk(0x3UL << ETH_MACMIIAR_CR_Div26_Pos)ETH_MACMIIAR_CR_Div26_PosETH_MACMIIAR_CR_Div16ETH_MACMIIAR_CR_Div16_Msk(0x1UL << ETH_MACMIIAR_CR_Div16_Pos)ETH_MACMIIAR_CR_Div16_PosETH_MACMIIAR_CR_Div62ETH_MACMIIAR_CR_Div62_Msk(0x1UL << ETH_MACMIIAR_CR_Div62_Pos)ETH_MACMIIAR_CR_Div62_PosETH_MACMIIAR_CR_Div42ETH_MACMIIAR_CRETH_MACMIIAR_CR_Msk(0x7UL << ETH_MACMIIAR_CR_Pos)ETH_MACMIIAR_CR_PosETH_MACMIIAR_MRETH_MACMIIAR_MR_Msk(0x1FUL << ETH_MACMIIAR_MR_Pos)ETH_MACMIIAR_MR_PosETH_MACMIIAR_PAETH_MACMIIAR_PA_Msk(0x1FUL << ETH_MACMIIAR_PA_Pos)ETH_MACMIIAR_PA_PosETH_MACHTLR_HTLETH_MACHTLR_HTL_Msk(0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)ETH_MACHTLR_HTL_PosETH_MACHTHR_HTHETH_MACHTHR_HTH_Msk(0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)ETH_MACHTHR_HTH_PosETH_MACFFR_PMETH_MACFFR_PM_Msk(0x1UL << ETH_MACFFR_PM_Pos)ETH_MACFFR_PM_PosETH_MACFFR_HUETH_MACFFR_HU_Msk(0x1UL << ETH_MACFFR_HU_Pos)ETH_MACFFR_HU_PosETH_MACFFR_HMETH_MACFFR_HM_Msk(0x1UL << ETH_MACFFR_HM_Pos)ETH_MACFFR_HM_PosETH_MACFFR_DAIFETH_MACFFR_DAIF_Msk(0x1UL << ETH_MACFFR_DAIF_Pos)ETH_MACFFR_DAIF_PosETH_MACFFR_PAMETH_MACFFR_PAM_Msk(0x1UL << ETH_MACFFR_PAM_Pos)ETH_MACFFR_PAM_PosETH_MACFFR_BFDETH_MACFFR_BFD_Msk(0x1UL << ETH_MACFFR_BFD_Pos)ETH_MACFFR_BFD_PosETH_MACFFR_PCF_ForwardPassedAddrFilterETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk(0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)ETH_MACFFR_PCF_ForwardPassedAddrFilter_PosETH_MACFFR_PCF_ForwardAllETH_MACFFR_PCF_ForwardAll_Msk(0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)ETH_MACFFR_PCF_ForwardAll_PosETH_MACFFR_PCF_BlockAllETH_MACFFR_PCF_BlockAll_Msk(0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)ETH_MACFFR_PCF_BlockAll_PosETH_MACFFR_PCFETH_MACFFR_PCF_Msk(0x3UL << ETH_MACFFR_PCF_Pos)ETH_MACFFR_PCF_PosETH_MACFFR_SAIFETH_MACFFR_SAIF_Msk(0x1UL << ETH_MACFFR_SAIF_Pos)ETH_MACFFR_SAIF_PosETH_MACFFR_SAFETH_MACFFR_SAF_Msk(0x1UL << ETH_MACFFR_SAF_Pos)ETH_MACFFR_SAF_PosETH_MACFFR_HPFETH_MACFFR_HPF_Msk(0x1UL << ETH_MACFFR_HPF_Pos)ETH_MACFFR_HPF_PosETH_MACFFR_RAETH_MACFFR_RA_Msk(0x1UL << ETH_MACFFR_RA_Pos)ETH_MACFFR_RA_PosETH_MACCR_REETH_MACCR_RE_Msk(0x1UL << ETH_MACCR_RE_Pos)ETH_MACCR_RE_PosETH_MACCR_TEETH_MACCR_TE_Msk(0x1UL << ETH_MACCR_TE_Pos)ETH_MACCR_TE_PosETH_MACCR_DCETH_MACCR_DC_Msk(0x1UL << ETH_MACCR_DC_Pos)ETH_MACCR_DC_PosETH_MACCR_BL_10x00000060UETH_MACCR_BL_40x00000040UETH_MACCR_BL_80x00000020UETH_MACCR_BL_10ETH_MACCR_BLETH_MACCR_BL_Msk(0x3UL << ETH_MACCR_BL_Pos)ETH_MACCR_BL_PosETH_MACCR_APCSETH_MACCR_APCS_Msk(0x1UL << ETH_MACCR_APCS_Pos)ETH_MACCR_APCS_PosETH_MACCR_RDETH_MACCR_RD_Msk(0x1UL << ETH_MACCR_RD_Pos)ETH_MACCR_RD_PosETH_MACCR_IPCOETH_MACCR_IPCO_Msk(0x1UL << ETH_MACCR_IPCO_Pos)ETH_MACCR_IPCO_PosETH_MACCR_DMETH_MACCR_DM_Msk(0x1UL << ETH_MACCR_DM_Pos)ETH_MACCR_DM_PosETH_MACCR_LMETH_MACCR_LM_Msk(0x1UL << ETH_MACCR_LM_Pos)ETH_MACCR_LM_PosETH_MACCR_RODETH_MACCR_ROD_Msk(0x1UL << ETH_MACCR_ROD_Pos)ETH_MACCR_ROD_PosETH_MACCR_FESETH_MACCR_FES_Msk(0x1UL << ETH_MACCR_FES_Pos)ETH_MACCR_FES_PosETH_MACCR_CSDETH_MACCR_CSD_Msk(0x1UL << ETH_MACCR_CSD_Pos)ETH_MACCR_CSD_PosETH_MACCR_IFG_40Bit0x000E0000UETH_MACCR_IFG_48Bit0x000C0000UETH_MACCR_IFG_56Bit0x000A0000UETH_MACCR_IFG_64BitETH_MACCR_IFG_72Bit0x00060000UETH_MACCR_IFG_80BitETH_MACCR_IFG_88BitETH_MACCR_IFG_96BitETH_MACCR_IFGETH_MACCR_IFG_Msk(0x7UL << ETH_MACCR_IFG_Pos)ETH_MACCR_IFG_PosETH_MACCR_JDETH_MACCR_JD_Msk(0x1UL << ETH_MACCR_JD_Pos)ETH_MACCR_JD_PosETH_MACCR_WDETH_MACCR_WD_Msk(0x1UL << ETH_MACCR_WD_Pos)ETH_MACCR_WD_PosETH_MACCR_CSTFETH_MACCR_CSTF_Msk(0x1UL << ETH_MACCR_CSTF_Pos)ETH_MACCR_CSTF_PosDBGMCU_APB2_FZ_DBG_TIM11_STOPDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk(0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)DBGMCU_APB2_FZ_DBG_TIM11_STOP_PosDBGMCU_APB2_FZ_DBG_TIM10_STOPDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk(0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)DBGMCU_APB2_FZ_DBG_TIM10_STOP_PosDBGMCU_APB2_FZ_DBG_TIM9_STOPDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk(0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)DBGMCU_APB2_FZ_DBG_TIM9_STOP_PosDBGMCU_APB2_FZ_DBG_TIM8_STOPDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk(0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)DBGMCU_APB2_FZ_DBG_TIM8_STOP_PosDBGMCU_APB2_FZ_DBG_TIM1_STOPDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk(0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)DBGMCU_APB2_FZ_DBG_TIM1_STOP_PosDBGMCU_APB1_FZ_DBG_CAN2_STOPDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)DBGMCU_APB1_FZ_DBG_CAN2_STOP_PosDBGMCU_APB1_FZ_DBG_CAN1_STOPDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)DBGMCU_APB1_FZ_DBG_CAN1_STOP_PosDBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUTDBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_PosDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUTDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_PosDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUTDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_PosDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUTDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_PosDBGMCU_APB1_FZ_DBG_CAN3_STOPDBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)DBGMCU_APB1_FZ_DBG_CAN3_STOP_PosDBGMCU_APB1_FZ_DBG_IWDG_STOPDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)DBGMCU_APB1_FZ_DBG_IWDG_STOP_PosDBGMCU_APB1_FZ_DBG_WWDG_STOPDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)DBGMCU_APB1_FZ_DBG_WWDG_STOP_PosDBGMCU_APB1_FZ_DBG_RTC_STOPDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)DBGMCU_APB1_FZ_DBG_RTC_STOP_PosDBGMCU_APB1_FZ_DBG_LPTIM1_STOPDBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_PosDBGMCU_APB1_FZ_DBG_TIM14_STOPDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM14_STOP_PosDBGMCU_APB1_FZ_DBG_TIM13_STOPDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM13_STOP_PosDBGMCU_APB1_FZ_DBG_TIM12_STOPDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM12_STOP_PosDBGMCU_APB1_FZ_DBG_TIM7_STOPDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM7_STOP_PosDBGMCU_APB1_FZ_DBG_TIM6_STOPDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM6_STOP_PosDBGMCU_APB1_FZ_DBG_TIM5_STOPDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM5_STOP_PosDBGMCU_APB1_FZ_DBG_TIM4_STOPDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM4_STOP_PosDBGMCU_APB1_FZ_DBG_TIM3_STOPDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM3_STOP_PosDBGMCU_APB1_FZ_DBG_TIM2_STOPDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk(0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)DBGMCU_APB1_FZ_DBG_TIM2_STOP_PosDBGMCU_CR_TRACE_MODE_1(0x2UL << DBGMCU_CR_TRACE_MODE_Pos)DBGMCU_CR_TRACE_MODE_0(0x1UL << DBGMCU_CR_TRACE_MODE_Pos)DBGMCU_CR_TRACE_MODEDBGMCU_CR_TRACE_MODE_Msk(0x3UL << DBGMCU_CR_TRACE_MODE_Pos)DBGMCU_CR_TRACE_MODE_PosDBGMCU_CR_TRACE_IOENDBGMCU_CR_TRACE_IOEN_Msk(0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)DBGMCU_CR_TRACE_IOEN_PosDBGMCU_CR_DBG_STANDBYDBGMCU_CR_DBG_STANDBY_Msk(0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)DBGMCU_CR_DBG_STANDBY_PosDBGMCU_CR_DBG_STOPDBGMCU_CR_DBG_STOP_Msk(0x1UL << DBGMCU_CR_DBG_STOP_Pos)DBGMCU_CR_DBG_STOP_PosDBGMCU_CR_DBG_SLEEPDBGMCU_CR_DBG_SLEEP_Msk(0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)DBGMCU_CR_DBG_SLEEP_PosDBGMCU_IDCODE_REV_IDDBGMCU_IDCODE_REV_ID_Msk(0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)DBGMCU_IDCODE_REV_ID_PosDBGMCU_IDCODE_DEV_IDDBGMCU_IDCODE_DEV_ID_Msk(0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)DBGMCU_IDCODE_DEV_ID_PosWWDG_SR_EWIFWWDG_SR_EWIF_Msk(0x1UL << WWDG_SR_EWIF_Pos)WWDG_SR_EWIF_PosWWDG_CFR_EWIWWDG_CFR_EWI_Msk(0x1UL << WWDG_CFR_EWI_Pos)WWDG_CFR_EWI_PosWWDG_CFR_WDGTB_1(0x2UL << WWDG_CFR_WDGTB_Pos)WWDG_CFR_WDGTB_0(0x1UL << WWDG_CFR_WDGTB_Pos)WWDG_CFR_WDGTBWWDG_CFR_WDGTB_Msk(0x3UL << WWDG_CFR_WDGTB_Pos)WWDG_CFR_WDGTB_PosWWDG_CFR_W_6(0x40UL << WWDG_CFR_W_Pos)WWDG_CFR_W_5(0x20UL << WWDG_CFR_W_Pos)WWDG_CFR_W_4(0x10UL << WWDG_CFR_W_Pos)WWDG_CFR_W_3(0x08UL << WWDG_CFR_W_Pos)WWDG_CFR_W_2(0x04UL << WWDG_CFR_W_Pos)WWDG_CFR_W_1(0x02UL << WWDG_CFR_W_Pos)WWDG_CFR_W_0(0x01UL << WWDG_CFR_W_Pos)WWDG_CFR_WWWDG_CFR_W_Msk(0x7FUL << WWDG_CFR_W_Pos)WWDG_CFR_W_PosWWDG_CR_WDGAWWDG_CR_WDGA_Msk(0x1UL << WWDG_CR_WDGA_Pos)WWDG_CR_WDGA_PosWWDG_CR_T_6(0x40UL << WWDG_CR_T_Pos)WWDG_CR_T_5(0x20UL << WWDG_CR_T_Pos)WWDG_CR_T_4(0x10UL << WWDG_CR_T_Pos)WWDG_CR_T_3(0x08UL << WWDG_CR_T_Pos)WWDG_CR_T_2(0x04UL << WWDG_CR_T_Pos)WWDG_CR_T_1(0x02UL << WWDG_CR_T_Pos)WWDG_CR_T_0(0x01UL << WWDG_CR_T_Pos)WWDG_CR_TWWDG_CR_T_Msk(0x7FUL << WWDG_CR_T_Pos)WWDG_CR_T_PosUSART_TDR_TDRUSART_TDR_TDR_Msk(0x1FFUL << USART_TDR_TDR_Pos)USART_TDR_TDR_PosUSART_RDR_RDRUSART_RDR_RDR_Msk(0x1FFUL << USART_RDR_RDR_Pos)USART_RDR_RDR_PosUSART_ICR_WUCFUSART_ICR_WUCF_Msk(0x1UL << USART_ICR_WUCF_Pos)USART_ICR_WUCF_PosUSART_ICR_CMCFUSART_ICR_CMCF_Msk(0x1UL << USART_ICR_CMCF_Pos)USART_ICR_CMCF_PosUSART_ICR_EOBCFUSART_ICR_EOBCF_Msk(0x1UL << USART_ICR_EOBCF_Pos)USART_ICR_EOBCF_PosUSART_ICR_RTOCFUSART_ICR_RTOCF_Msk(0x1UL << USART_ICR_RTOCF_Pos)USART_ICR_RTOCF_PosUSART_ICR_CTSCFUSART_ICR_CTSCF_Msk(0x1UL << USART_ICR_CTSCF_Pos)USART_ICR_CTSCF_PosUSART_ICR_LBDCFUSART_ICR_LBDCF_Msk(0x1UL << USART_ICR_LBDCF_Pos)USART_ICR_LBDCF_PosUSART_ICR_TCCFUSART_ICR_TCCF_Msk(0x1UL << USART_ICR_TCCF_Pos)USART_ICR_TCCF_PosUSART_ICR_IDLECFUSART_ICR_IDLECF_Msk(0x1UL << USART_ICR_IDLECF_Pos)USART_ICR_IDLECF_PosUSART_ICR_ORECFUSART_ICR_ORECF_Msk(0x1UL << USART_ICR_ORECF_Pos)USART_ICR_ORECF_PosUSART_ICR_NCFUSART_ICR_NCF_Msk(0x1UL << USART_ICR_NCF_Pos)USART_ICR_NCF_PosUSART_ICR_FECFUSART_ICR_FECF_Msk(0x1UL << USART_ICR_FECF_Pos)USART_ICR_FECF_PosUSART_ICR_PECFUSART_ICR_PECF_Msk(0x1UL << USART_ICR_PECF_Pos)USART_ICR_PECF_PosUSART_ISR_REACKUSART_ISR_REACK_Msk(0x1UL << USART_ISR_REACK_Pos)USART_ISR_REACK_PosUSART_ISR_TEACKUSART_ISR_TEACK_Msk(0x1UL << USART_ISR_TEACK_Pos)USART_ISR_TEACK_PosUSART_ISR_WUFUSART_ISR_WUF_Msk(0x1UL << USART_ISR_WUF_Pos)USART_ISR_WUF_PosUSART_ISR_RWUUSART_ISR_RWU_Msk(0x1UL << USART_ISR_RWU_Pos)USART_ISR_RWU_PosUSART_ISR_SBKFUSART_ISR_SBKF_Msk(0x1UL << USART_ISR_SBKF_Pos)USART_ISR_SBKF_PosUSART_ISR_CMFUSART_ISR_CMF_Msk(0x1UL << USART_ISR_CMF_Pos)USART_ISR_CMF_PosUSART_ISR_BUSYUSART_ISR_BUSY_Msk(0x1UL << USART_ISR_BUSY_Pos)USART_ISR_BUSY_PosUSART_ISR_ABRFUSART_ISR_ABRF_Msk(0x1UL << USART_ISR_ABRF_Pos)USART_ISR_ABRF_PosUSART_ISR_ABREUSART_ISR_ABRE_Msk(0x1UL << USART_ISR_ABRE_Pos)USART_ISR_ABRE_PosUSART_ISR_EOBFUSART_ISR_EOBF_Msk(0x1UL << USART_ISR_EOBF_Pos)USART_ISR_EOBF_PosUSART_ISR_RTOFUSART_ISR_RTOF_Msk(0x1UL << USART_ISR_RTOF_Pos)USART_ISR_RTOF_PosUSART_ISR_CTSUSART_ISR_CTS_Msk(0x1UL << USART_ISR_CTS_Pos)USART_ISR_CTS_PosUSART_ISR_CTSIFUSART_ISR_CTSIF_Msk(0x1UL << USART_ISR_CTSIF_Pos)USART_ISR_CTSIF_PosUSART_ISR_LBDFUSART_ISR_LBDF_Msk(0x1UL << USART_ISR_LBDF_Pos)USART_ISR_LBDF_PosUSART_ISR_TXEUSART_ISR_TXE_Msk(0x1UL << USART_ISR_TXE_Pos)USART_ISR_TXE_PosUSART_ISR_TCUSART_ISR_TC_Msk(0x1UL << USART_ISR_TC_Pos)USART_ISR_TC_PosUSART_ISR_RXNEUSART_ISR_RXNE_Msk(0x1UL << USART_ISR_RXNE_Pos)USART_ISR_RXNE_PosUSART_ISR_IDLEUSART_ISR_IDLE_Msk(0x1UL << USART_ISR_IDLE_Pos)USART_ISR_IDLE_PosUSART_ISR_OREUSART_ISR_ORE_Msk(0x1UL << USART_ISR_ORE_Pos)USART_ISR_ORE_PosUSART_ISR_NEUSART_ISR_NE_Msk(0x1UL << USART_ISR_NE_Pos)USART_ISR_NE_PosUSART_ISR_FEUSART_ISR_FE_Msk(0x1UL << USART_ISR_FE_Pos)USART_ISR_FE_PosUSART_ISR_PEUSART_ISR_PE_Msk(0x1UL << USART_ISR_PE_Pos)USART_ISR_PE_PosUSART_RQR_TXFRQUSART_RQR_TXFRQ_Msk(0x1UL << USART_RQR_TXFRQ_Pos)USART_RQR_TXFRQ_PosUSART_RQR_RXFRQUSART_RQR_RXFRQ_Msk(0x1UL << USART_RQR_RXFRQ_Pos)USART_RQR_RXFRQ_PosUSART_RQR_MMRQUSART_RQR_MMRQ_Msk(0x1UL << USART_RQR_MMRQ_Pos)USART_RQR_MMRQ_PosUSART_RQR_SBKRQUSART_RQR_SBKRQ_Msk(0x1UL << USART_RQR_SBKRQ_Pos)USART_RQR_SBKRQ_PosUSART_RQR_ABRRQUSART_RQR_ABRRQ_Msk(0x1UL << USART_RQR_ABRRQ_Pos)USART_RQR_ABRRQ_PosUSART_RTOR_BLENUSART_RTOR_BLEN_Msk(0xFFUL << USART_RTOR_BLEN_Pos)USART_RTOR_BLEN_PosUSART_RTOR_RTOUSART_RTOR_RTO_Msk(0xFFFFFFUL << USART_RTOR_RTO_Pos)USART_RTOR_RTO_PosUSART_GTPR_GTUSART_GTPR_GT_Msk(0xFFUL << USART_GTPR_GT_Pos)USART_GTPR_GT_PosUSART_GTPR_PSCUSART_GTPR_PSC_Msk(0xFFUL << USART_GTPR_PSC_Pos)USART_GTPR_PSC_PosUSART_BRR_DIV_MANTISSAUSART_BRR_DIV_MANTISSA_Msk(0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)USART_BRR_DIV_MANTISSA_PosUSART_BRR_DIV_FRACTIONUSART_BRR_DIV_FRACTION_Msk(0xFUL << USART_BRR_DIV_FRACTION_Pos)USART_BRR_DIV_FRACTION_PosUSART_CR3_UCESMUSART_CR3_UCESM_Msk(0x1UL << USART_CR3_UCESM_Pos)USART_CR3_UCESM_PosUSART_CR3_WUFIEUSART_CR3_WUFIE_Msk(0x1UL << USART_CR3_WUFIE_Pos)USART_CR3_WUFIE_PosUSART_CR3_WUS_1(0x2UL << USART_CR3_WUS_Pos)USART_CR3_WUS_0(0x1UL << USART_CR3_WUS_Pos)USART_CR3_WUSUSART_CR3_WUS_Msk(0x3UL << USART_CR3_WUS_Pos)USART_CR3_WUS_PosUSART_CR3_SCARCNT_2(0x4UL << USART_CR3_SCARCNT_Pos)USART_CR3_SCARCNT_1(0x2UL << USART_CR3_SCARCNT_Pos)USART_CR3_SCARCNT_0(0x1UL << USART_CR3_SCARCNT_Pos)USART_CR3_SCARCNTUSART_CR3_SCARCNT_Msk(0x7UL << USART_CR3_SCARCNT_Pos)USART_CR3_SCARCNT_PosUSART_CR3_DEPUSART_CR3_DEP_Msk(0x1UL << USART_CR3_DEP_Pos)USART_CR3_DEP_PosUSART_CR3_DEMUSART_CR3_DEM_Msk(0x1UL << USART_CR3_DEM_Pos)USART_CR3_DEM_PosUSART_CR3_DDREUSART_CR3_DDRE_Msk(0x1UL << USART_CR3_DDRE_Pos)USART_CR3_DDRE_PosUSART_CR3_OVRDISUSART_CR3_OVRDIS_Msk(0x1UL << USART_CR3_OVRDIS_Pos)USART_CR3_OVRDIS_PosUSART_CR3_ONEBITUSART_CR3_ONEBIT_Msk(0x1UL << USART_CR3_ONEBIT_Pos)USART_CR3_ONEBIT_PosUSART_CR3_CTSIEUSART_CR3_CTSIE_Msk(0x1UL << USART_CR3_CTSIE_Pos)USART_CR3_CTSIE_PosUSART_CR3_CTSEUSART_CR3_CTSE_Msk(0x1UL << USART_CR3_CTSE_Pos)USART_CR3_CTSE_PosUSART_CR3_RTSEUSART_CR3_RTSE_Msk(0x1UL << USART_CR3_RTSE_Pos)USART_CR3_RTSE_PosUSART_CR3_DMATUSART_CR3_DMAT_Msk(0x1UL << USART_CR3_DMAT_Pos)USART_CR3_DMAT_PosUSART_CR3_DMARUSART_CR3_DMAR_Msk(0x1UL << USART_CR3_DMAR_Pos)USART_CR3_DMAR_PosUSART_CR3_SCENUSART_CR3_SCEN_Msk(0x1UL << USART_CR3_SCEN_Pos)USART_CR3_SCEN_PosUSART_CR3_NACKUSART_CR3_NACK_Msk(0x1UL << USART_CR3_NACK_Pos)USART_CR3_NACK_PosUSART_CR3_HDSELUSART_CR3_HDSEL_Msk(0x1UL << USART_CR3_HDSEL_Pos)USART_CR3_HDSEL_PosUSART_CR3_IRLPUSART_CR3_IRLP_Msk(0x1UL << USART_CR3_IRLP_Pos)USART_CR3_IRLP_PosUSART_CR3_IRENUSART_CR3_IREN_Msk(0x1UL << USART_CR3_IREN_Pos)USART_CR3_IREN_PosUSART_CR3_EIEUSART_CR3_EIE_Msk(0x1UL << USART_CR3_EIE_Pos)USART_CR3_EIE_PosUSART_CR2_ADDUSART_CR2_ADD_Msk(0xFFUL << USART_CR2_ADD_Pos)USART_CR2_ADD_PosUSART_CR2_RTOENUSART_CR2_RTOEN_Msk(0x1UL << USART_CR2_RTOEN_Pos)USART_CR2_RTOEN_PosUSART_CR2_ABRMODE_1(0x2UL << USART_CR2_ABRMODE_Pos)USART_CR2_ABRMODE_0(0x1UL << USART_CR2_ABRMODE_Pos)USART_CR2_ABRMODEUSART_CR2_ABRMODE_Msk(0x3UL << USART_CR2_ABRMODE_Pos)USART_CR2_ABRMODE_PosUSART_CR2_ABRENUSART_CR2_ABREN_Msk(0x1UL << USART_CR2_ABREN_Pos)USART_CR2_ABREN_PosUSART_CR2_MSBFIRSTUSART_CR2_MSBFIRST_Msk(0x1UL << USART_CR2_MSBFIRST_Pos)USART_CR2_MSBFIRST_PosUSART_CR2_DATAINVUSART_CR2_DATAINV_Msk(0x1UL << USART_CR2_DATAINV_Pos)USART_CR2_DATAINV_PosUSART_CR2_TXINVUSART_CR2_TXINV_Msk(0x1UL << USART_CR2_TXINV_Pos)USART_CR2_TXINV_PosUSART_CR2_RXINVUSART_CR2_RXINV_Msk(0x1UL << USART_CR2_RXINV_Pos)USART_CR2_RXINV_PosUSART_CR2_SWAPUSART_CR2_SWAP_Msk(0x1UL << USART_CR2_SWAP_Pos)USART_CR2_SWAP_PosUSART_CR2_LINENUSART_CR2_LINEN_Msk(0x1UL << USART_CR2_LINEN_Pos)USART_CR2_LINEN_PosUSART_CR2_STOP_1(0x2UL << USART_CR2_STOP_Pos)USART_CR2_STOP_0(0x1UL << USART_CR2_STOP_Pos)USART_CR2_STOPUSART_CR2_STOP_Msk(0x3UL << USART_CR2_STOP_Pos)USART_CR2_STOP_PosUSART_CR2_CLKENUSART_CR2_CLKEN_Msk(0x1UL << USART_CR2_CLKEN_Pos)USART_CR2_CLKEN_PosUSART_CR2_CPOLUSART_CR2_CPOL_Msk(0x1UL << USART_CR2_CPOL_Pos)USART_CR2_CPOL_PosUSART_CR2_CPHAUSART_CR2_CPHA_Msk(0x1UL << USART_CR2_CPHA_Pos)USART_CR2_CPHA_PosUSART_CR2_LBCLUSART_CR2_LBCL_Msk(0x1UL << USART_CR2_LBCL_Pos)USART_CR2_LBCL_PosUSART_CR2_LBDIEUSART_CR2_LBDIE_Msk(0x1UL << USART_CR2_LBDIE_Pos)USART_CR2_LBDIE_PosUSART_CR2_LBDLUSART_CR2_LBDL_Msk(0x1UL << USART_CR2_LBDL_Pos)USART_CR2_LBDL_PosUSART_CR2_ADDM7USART_CR2_ADDM7_Msk(0x1UL << USART_CR2_ADDM7_Pos)USART_CR2_ADDM7_PosUSART_CR1_M_1USART_CR1_M1USART_CR1_M_0USART_CR1_M0USART_CR1_EOBIEUSART_CR1_EOBIE_Msk(0x1UL << USART_CR1_EOBIE_Pos)USART_CR1_EOBIE_PosUSART_CR1_RTOIEUSART_CR1_RTOIE_Msk(0x1UL << USART_CR1_RTOIE_Pos)USART_CR1_RTOIE_PosUSART_CR1_DEAT_4(0x10UL << USART_CR1_DEAT_Pos)USART_CR1_DEAT_3(0x08UL << USART_CR1_DEAT_Pos)USART_CR1_DEAT_2(0x04UL << USART_CR1_DEAT_Pos)USART_CR1_DEAT_1(0x02UL << USART_CR1_DEAT_Pos)USART_CR1_DEAT_0(0x01UL << USART_CR1_DEAT_Pos)USART_CR1_DEATUSART_CR1_DEAT_Msk(0x1FUL << USART_CR1_DEAT_Pos)USART_CR1_DEAT_PosUSART_CR1_DEDT_4(0x10UL << USART_CR1_DEDT_Pos)USART_CR1_DEDT_3(0x08UL << USART_CR1_DEDT_Pos)USART_CR1_DEDT_2(0x04UL << USART_CR1_DEDT_Pos)USART_CR1_DEDT_1(0x02UL << USART_CR1_DEDT_Pos)USART_CR1_DEDT_0(0x01UL << USART_CR1_DEDT_Pos)USART_CR1_DEDTUSART_CR1_DEDT_Msk(0x1FUL << USART_CR1_DEDT_Pos)USART_CR1_DEDT_PosUSART_CR1_OVER8USART_CR1_OVER8_Msk(0x1UL << USART_CR1_OVER8_Pos)USART_CR1_OVER8_PosUSART_CR1_CMIEUSART_CR1_CMIE_Msk(0x1UL << USART_CR1_CMIE_Pos)USART_CR1_CMIE_PosUSART_CR1_MMEUSART_CR1_MME_Msk(0x1UL << USART_CR1_MME_Pos)USART_CR1_MME_Pos(0x00001UL << USART_CR1_M_Pos)USART_CR1_MUSART_CR1_M_Msk(0x10001UL << USART_CR1_M_Pos)USART_CR1_M_PosUSART_CR1_WAKEUSART_CR1_WAKE_Msk(0x1UL << USART_CR1_WAKE_Pos)USART_CR1_WAKE_PosUSART_CR1_PCEUSART_CR1_PCE_Msk(0x1UL << USART_CR1_PCE_Pos)USART_CR1_PCE_PosUSART_CR1_PSUSART_CR1_PS_Msk(0x1UL << USART_CR1_PS_Pos)USART_CR1_PS_PosUSART_CR1_PEIEUSART_CR1_PEIE_Msk(0x1UL << USART_CR1_PEIE_Pos)USART_CR1_PEIE_PosUSART_CR1_TXEIEUSART_CR1_TXEIE_Msk(0x1UL << USART_CR1_TXEIE_Pos)USART_CR1_TXEIE_PosUSART_CR1_TCIEUSART_CR1_TCIE_Msk(0x1UL << USART_CR1_TCIE_Pos)USART_CR1_TCIE_PosUSART_CR1_RXNEIEUSART_CR1_RXNEIE_Msk(0x1UL << USART_CR1_RXNEIE_Pos)USART_CR1_RXNEIE_PosUSART_CR1_IDLEIEUSART_CR1_IDLEIE_Msk(0x1UL << USART_CR1_IDLEIE_Pos)USART_CR1_IDLEIE_PosUSART_CR1_TEUSART_CR1_TE_Msk(0x1UL << USART_CR1_TE_Pos)USART_CR1_TE_PosUSART_CR1_REUSART_CR1_RE_Msk(0x1UL << USART_CR1_RE_Pos)USART_CR1_RE_PosUSART_CR1_UESMUSART_CR1_UESM_Msk(0x1UL << USART_CR1_UESM_Pos)USART_CR1_UESM_PosUSART_CR1_UEUSART_CR1_UE_Msk(0x1UL << USART_CR1_UE_Pos)USART_CR1_UE_PosLPTIM_CNT_CNTLPTIM_CNT_CNT_Msk(0xFFFFUL << LPTIM_CNT_CNT_Pos)LPTIM_CNT_CNT_PosLPTIM_ARR_ARRLPTIM_ARR_ARR_Msk(0xFFFFUL << LPTIM_ARR_ARR_Pos)LPTIM_ARR_ARR_PosLPTIM_CMP_CMPLPTIM_CMP_CMP_Msk(0xFFFFUL << LPTIM_CMP_CMP_Pos)LPTIM_CMP_CMP_PosLPTIM_CR_CNTSTRTLPTIM_CR_CNTSTRT_Msk(0x1UL << LPTIM_CR_CNTSTRT_Pos)LPTIM_CR_CNTSTRT_PosLPTIM_CR_SNGSTRTLPTIM_CR_SNGSTRT_Msk(0x1UL << LPTIM_CR_SNGSTRT_Pos)LPTIM_CR_SNGSTRT_PosLPTIM_CR_ENABLELPTIM_CR_ENABLE_Msk(0x1UL << LPTIM_CR_ENABLE_Pos)LPTIM_CR_ENABLE_PosLPTIM_CFGR_ENCLPTIM_CFGR_ENC_Msk(0x1UL << LPTIM_CFGR_ENC_Pos)LPTIM_CFGR_ENC_PosLPTIM_CFGR_COUNTMODELPTIM_CFGR_COUNTMODE_Msk(0x1UL << LPTIM_CFGR_COUNTMODE_Pos)LPTIM_CFGR_COUNTMODE_PosLPTIM_CFGR_PRELOADLPTIM_CFGR_PRELOAD_Msk(0x1UL << LPTIM_CFGR_PRELOAD_Pos)LPTIM_CFGR_PRELOAD_PosLPTIM_CFGR_WAVPOLLPTIM_CFGR_WAVPOL_Msk(0x1UL << LPTIM_CFGR_WAVPOL_Pos)LPTIM_CFGR_WAVPOL_PosLPTIM_CFGR_WAVELPTIM_CFGR_WAVE_Msk(0x1UL << LPTIM_CFGR_WAVE_Pos)LPTIM_CFGR_WAVE_PosLPTIM_CFGR_TIMOUTLPTIM_CFGR_TIMOUT_Msk(0x1UL << LPTIM_CFGR_TIMOUT_Pos)LPTIM_CFGR_TIMOUT_PosLPTIM_CFGR_TRIGEN_1(0x2UL << LPTIM_CFGR_TRIGEN_Pos)LPTIM_CFGR_TRIGEN_0(0x1UL << LPTIM_CFGR_TRIGEN_Pos)LPTIM_CFGR_TRIGENLPTIM_CFGR_TRIGEN_Msk(0x3UL << LPTIM_CFGR_TRIGEN_Pos)LPTIM_CFGR_TRIGEN_PosLPTIM_CFGR_TRIGSEL_2(0x4UL << LPTIM_CFGR_TRIGSEL_Pos)LPTIM_CFGR_TRIGSEL_1(0x2UL << LPTIM_CFGR_TRIGSEL_Pos)LPTIM_CFGR_TRIGSEL_0(0x1UL << LPTIM_CFGR_TRIGSEL_Pos)LPTIM_CFGR_TRIGSELLPTIM_CFGR_TRIGSEL_Msk(0x7UL << LPTIM_CFGR_TRIGSEL_Pos)LPTIM_CFGR_TRIGSEL_PosLPTIM_CFGR_PRESC_2(0x4UL << LPTIM_CFGR_PRESC_Pos)LPTIM_CFGR_PRESC_1(0x2UL << LPTIM_CFGR_PRESC_Pos)LPTIM_CFGR_PRESC_0(0x1UL << LPTIM_CFGR_PRESC_Pos)LPTIM_CFGR_PRESCLPTIM_CFGR_PRESC_Msk(0x7UL << LPTIM_CFGR_PRESC_Pos)LPTIM_CFGR_PRESC_PosLPTIM_CFGR_TRGFLT_1(0x2UL << LPTIM_CFGR_TRGFLT_Pos)LPTIM_CFGR_TRGFLT_0(0x1UL << LPTIM_CFGR_TRGFLT_Pos)LPTIM_CFGR_TRGFLTLPTIM_CFGR_TRGFLT_Msk(0x3UL << LPTIM_CFGR_TRGFLT_Pos)LPTIM_CFGR_TRGFLT_PosLPTIM_CFGR_CKFLT_1(0x2UL << LPTIM_CFGR_CKFLT_Pos)LPTIM_CFGR_CKFLT_0(0x1UL << LPTIM_CFGR_CKFLT_Pos)LPTIM_CFGR_CKFLTLPTIM_CFGR_CKFLT_Msk(0x3UL << LPTIM_CFGR_CKFLT_Pos)LPTIM_CFGR_CKFLT_PosLPTIM_CFGR_CKPOL_1(0x2UL << LPTIM_CFGR_CKPOL_Pos)LPTIM_CFGR_CKPOL_0(0x1UL << LPTIM_CFGR_CKPOL_Pos)LPTIM_CFGR_CKPOLLPTIM_CFGR_CKPOL_Msk(0x3UL << LPTIM_CFGR_CKPOL_Pos)LPTIM_CFGR_CKPOL_PosLPTIM_CFGR_CKSELLPTIM_CFGR_CKSEL_Msk(0x1UL << LPTIM_CFGR_CKSEL_Pos)LPTIM_CFGR_CKSEL_PosLPTIM_IER_DOWNIELPTIM_IER_DOWNIE_Msk(0x1UL << LPTIM_IER_DOWNIE_Pos)LPTIM_IER_DOWNIE_PosLPTIM_IER_UPIELPTIM_IER_UPIE_Msk(0x1UL << LPTIM_IER_UPIE_Pos)LPTIM_IER_UPIE_PosLPTIM_IER_ARROKIELPTIM_IER_ARROKIE_Msk(0x1UL << LPTIM_IER_ARROKIE_Pos)LPTIM_IER_ARROKIE_PosLPTIM_IER_CMPOKIELPTIM_IER_CMPOKIE_Msk(0x1UL << LPTIM_IER_CMPOKIE_Pos)LPTIM_IER_CMPOKIE_PosLPTIM_IER_EXTTRIGIELPTIM_IER_EXTTRIGIE_Msk(0x1UL << LPTIM_IER_EXTTRIGIE_Pos)LPTIM_IER_EXTTRIGIE_PosLPTIM_IER_ARRMIELPTIM_IER_ARRMIE_Msk(0x1UL << LPTIM_IER_ARRMIE_Pos)LPTIM_IER_ARRMIE_PosLPTIM_IER_CMPMIELPTIM_IER_CMPMIE_Msk(0x1UL << LPTIM_IER_CMPMIE_Pos)LPTIM_IER_CMPMIE_PosLPTIM_ICR_DOWNCFLPTIM_ICR_DOWNCF_Msk(0x1UL << LPTIM_ICR_DOWNCF_Pos)LPTIM_ICR_DOWNCF_PosLPTIM_ICR_UPCFLPTIM_ICR_UPCF_Msk(0x1UL << LPTIM_ICR_UPCF_Pos)LPTIM_ICR_UPCF_PosLPTIM_ICR_ARROKCFLPTIM_ICR_ARROKCF_Msk(0x1UL << LPTIM_ICR_ARROKCF_Pos)LPTIM_ICR_ARROKCF_PosLPTIM_ICR_CMPOKCFLPTIM_ICR_CMPOKCF_Msk(0x1UL << LPTIM_ICR_CMPOKCF_Pos)LPTIM_ICR_CMPOKCF_PosLPTIM_ICR_EXTTRIGCFLPTIM_ICR_EXTTRIGCF_Msk(0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)LPTIM_ICR_EXTTRIGCF_PosLPTIM_ICR_ARRMCFLPTIM_ICR_ARRMCF_Msk(0x1UL << LPTIM_ICR_ARRMCF_Pos)LPTIM_ICR_ARRMCF_PosLPTIM_ICR_CMPMCFLPTIM_ICR_CMPMCF_Msk(0x1UL << LPTIM_ICR_CMPMCF_Pos)LPTIM_ICR_CMPMCF_PosLPTIM_ISR_DOWNLPTIM_ISR_DOWN_Msk(0x1UL << LPTIM_ISR_DOWN_Pos)LPTIM_ISR_DOWN_PosLPTIM_ISR_UPLPTIM_ISR_UP_Msk(0x1UL << LPTIM_ISR_UP_Pos)LPTIM_ISR_UP_PosLPTIM_ISR_ARROKLPTIM_ISR_ARROK_Msk(0x1UL << LPTIM_ISR_ARROK_Pos)LPTIM_ISR_ARROK_PosLPTIM_ISR_CMPOKLPTIM_ISR_CMPOK_Msk(0x1UL << LPTIM_ISR_CMPOK_Pos)LPTIM_ISR_CMPOK_PosLPTIM_ISR_EXTTRIGLPTIM_ISR_EXTTRIG_Msk(0x1UL << LPTIM_ISR_EXTTRIG_Pos)LPTIM_ISR_EXTTRIG_PosLPTIM_ISR_ARRMLPTIM_ISR_ARRM_Msk(0x1UL << LPTIM_ISR_ARRM_Pos)LPTIM_ISR_ARRM_PosLPTIM_ISR_CMPMLPTIM_ISR_CMPM_Msk(0x1UL << LPTIM_ISR_CMPM_Pos)LPTIM_ISR_CMPM_PosTIM8_AF2_BK2INPTIM8_AF2_BK2INP_Msk(0x1UL << TIM8_AF2_BK2INP_Pos)TIM8_AF2_BK2INP_PosTIM8_AF2_BK2DF1BKETIM8_AF2_BK2DF1BKE_Msk(0x1UL << TIM8_AF2_BK2DF1BKE_Pos)TIM8_AF2_BK2DF1BKE_PosTIM8_AF2_BK2INETIM8_AF2_BK2INE_Msk(0x1UL << TIM8_AF2_BK2INE_Pos)TIM8_AF2_BK2INE_PosTIM8_AF1_BKINPTIM8_AF1_BKINP_Msk(0x1UL << TIM8_AF1_BKINP_Pos)TIM8_AF1_BKINP_PosTIM8_AF1_BKDF1BKETIM8_AF1_BKDF1BKE_Msk(0x1UL << TIM8_AF1_BKDF1BKE_Pos)TIM8_AF1_BKDF1BKE_PosTIM8_AF1_BKINETIM8_AF1_BKINE_Msk(0x1UL << TIM8_AF1_BKINE_Pos)TIM8_AF1_BKINE_PosTIM1_AF2_BK2INPTIM1_AF2_BK2INP_Msk(0x1UL << TIM1_AF2_BK2INP_Pos)TIM1_AF2_BK2INP_PosTIM1_AF2_BK2DF1BKETIM1_AF2_BK2DF1BKE_Msk(0x1UL << TIM1_AF2_BK2DF1BKE_Pos)TIM1_AF2_BK2DF1BKE_PosTIM1_AF2_BK2INETIM1_AF2_BK2INE_Msk(0x1UL << TIM1_AF2_BK2INE_Pos)TIM1_AF2_BK2INE_PosTIM1_AF1_BKINPTIM1_AF1_BKINP_Msk(0x1UL << TIM1_AF1_BKINP_Pos)TIM1_AF1_BKINP_PosTIM1_AF1_BKDF1BKETIM1_AF1_BKDF1BKE_Msk(0x1UL << TIM1_AF1_BKDF1BKE_Pos)TIM1_AF1_BKDF1BKE_PosTIM1_AF1_BKINETIM1_AF1_BKINE_Msk(0x1UL << TIM1_AF1_BKINE_Pos)TIM1_AF1_BKINE_PosTIM_CCR6_CCR6TIM_CCR5_GC5C3TIM_CCR5_GC5C3_Msk(0x1UL << TIM_CCR5_GC5C3_Pos)TIM_CCR5_GC5C3_PosTIM_CCR5_GC5C2TIM_CCR5_GC5C2_Msk(0x1UL << TIM_CCR5_GC5C2_Pos)TIM_CCR5_GC5C2_PosTIM_CCR5_GC5C1TIM_CCR5_GC5C1_Msk(0x1UL << TIM_CCR5_GC5C1_Pos)TIM_CCR5_GC5C1_PosTIM_CCR5_CCR5TIM_CCR5_CCR5_Msk(0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)TIM_CCR5_CCR5_PosTIM_CCMR3_OC6CETIM_CCMR3_OC6CE_Msk(0x1UL << TIM_CCMR3_OC6CE_Pos)TIM_CCMR3_OC6CE_PosTIM_CCMR3_OC6M_3(0x1000UL << TIM_CCMR3_OC6M_Pos)TIM_CCMR3_OC6M_2(0x0004UL << TIM_CCMR3_OC6M_Pos)TIM_CCMR3_OC6M_1(0x0002UL << TIM_CCMR3_OC6M_Pos)TIM_CCMR3_OC6M_0(0x0001UL << TIM_CCMR3_OC6M_Pos)TIM_CCMR3_OC6MTIM_CCMR3_OC6M_Msk(0x1007UL << TIM_CCMR3_OC6M_Pos)TIM_CCMR3_OC6M_PosTIM_CCMR3_OC6PETIM_CCMR3_OC6PE_Msk(0x1UL << TIM_CCMR3_OC6PE_Pos)TIM_CCMR3_OC6PE_PosTIM_CCMR3_OC6FETIM_CCMR3_OC6FE_Msk(0x1UL << TIM_CCMR3_OC6FE_Pos)TIM_CCMR3_OC6FE_PosTIM_CCMR3_OC5CETIM_CCMR3_OC5CE_Msk(0x1UL << TIM_CCMR3_OC5CE_Pos)TIM_CCMR3_OC5CE_PosTIM_CCMR3_OC5M_3(0x1000UL << TIM_CCMR3_OC5M_Pos)TIM_CCMR3_OC5M_2(0x0004UL << TIM_CCMR3_OC5M_Pos)TIM_CCMR3_OC5M_1(0x0002UL << TIM_CCMR3_OC5M_Pos)TIM_CCMR3_OC5M_0(0x0001UL << TIM_CCMR3_OC5M_Pos)TIM_CCMR3_OC5MTIM_CCMR3_OC5M_Msk(0x1007UL << TIM_CCMR3_OC5M_Pos)TIM_CCMR3_OC5M_PosTIM_CCMR3_OC5PETIM_CCMR3_OC5PE_Msk(0x1UL << TIM_CCMR3_OC5PE_Pos)TIM_CCMR3_OC5PE_PosTIM_CCMR3_OC5FETIM_CCMR3_OC5FE_Msk(0x1UL << TIM_CCMR3_OC5FE_Pos)TIM_CCMR3_OC5FE_PosTIM11_OR_TI1_RMP_1(0x2UL << TIM11_OR_TI1_RMP_Pos)TIM11_OR_TI1_RMP_0(0x1UL << TIM11_OR_TI1_RMP_Pos)TIM11_OR_TI1_RMPTIM11_OR_TI1_RMP_Msk(0x3UL << TIM11_OR_TI1_RMP_Pos)TIM11_OR_TI1_RMP_PosTIM5_OR_TI4_RMP_1(0x2UL << TIM5_OR_TI4_RMP_Pos)TIM5_OR_TI4_RMP_0(0x1UL << TIM5_OR_TI4_RMP_Pos)TIM5_OR_TI4_RMPTIM5_OR_TI4_RMP_Msk(0x3UL << TIM5_OR_TI4_RMP_Pos)TIM5_OR_TI4_RMP_PosTIM2_OR_ITR1_RMP_1(0x2UL << TIM2_OR_ITR1_RMP_Pos)TIM2_OR_ITR1_RMP_0(0x1UL << TIM2_OR_ITR1_RMP_Pos)TIM2_OR_ITR1_RMPTIM2_OR_ITR1_RMP_Msk(0x3UL << TIM2_OR_ITR1_RMP_Pos)TIM2_OR_ITR1_RMP_PosTIM_OR_ITR1_RMP_1(0x2UL << TIM_OR_ITR1_RMP_Pos)TIM_OR_ITR1_RMP_0(0x1UL << TIM_OR_ITR1_RMP_Pos)TIM_OR_ITR1_RMPTIM_OR_ITR1_RMP_Msk(0x3UL << TIM_OR_ITR1_RMP_Pos)TIM_OR_ITR1_RMP_PosTIM_OR_TI4_RMP_1(0x2UL << TIM_OR_TI4_RMP_Pos)TIM_OR_TI4_RMP_0(0x1UL << TIM_OR_TI4_RMP_Pos)TIM_OR_TI4_RMPTIM_OR_TI4_RMP_Msk(0x3UL << TIM_OR_TI4_RMP_Pos)TIM_OR_TI4_RMP_PosTIM_DMAR_DMABTIM_DMAR_DMAB_Msk(0xFFFFUL << TIM_DMAR_DMAB_Pos)TIM_DMAR_DMAB_PosTIM_DCR_DBL_4(0x10UL << TIM_DCR_DBL_Pos)TIM_DCR_DBL_3(0x08UL << TIM_DCR_DBL_Pos)TIM_DCR_DBL_2(0x04UL << TIM_DCR_DBL_Pos)TIM_DCR_DBL_1(0x02UL << TIM_DCR_DBL_Pos)TIM_DCR_DBL_0(0x01UL << TIM_DCR_DBL_Pos)TIM_DCR_DBLTIM_DCR_DBL_Msk(0x1FUL << TIM_DCR_DBL_Pos)TIM_DCR_DBL_PosTIM_DCR_DBA_4(0x10UL << TIM_DCR_DBA_Pos)TIM_DCR_DBA_3(0x08UL << TIM_DCR_DBA_Pos)TIM_DCR_DBA_2(0x04UL << TIM_DCR_DBA_Pos)TIM_DCR_DBA_1(0x02UL << TIM_DCR_DBA_Pos)TIM_DCR_DBA_0(0x01UL << TIM_DCR_DBA_Pos)TIM_DCR_DBATIM_DCR_DBA_Msk(0x1FUL << TIM_DCR_DBA_Pos)TIM_DCR_DBA_PosTIM_BDTR_BK2PTIM_BDTR_BK2P_Msk(0x1UL << TIM_BDTR_BK2P_Pos)TIM_BDTR_BK2P_PosTIM_BDTR_BK2ETIM_BDTR_BK2E_Msk(0x1UL << TIM_BDTR_BK2E_Pos)TIM_BDTR_BK2E_PosTIM_BDTR_BK2FTIM_BDTR_BK2F_Msk(0xFUL << TIM_BDTR_BK2F_Pos)TIM_BDTR_BK2F_PosTIM_BDTR_BKFTIM_BDTR_BKF_Msk(0xFUL << TIM_BDTR_BKF_Pos)TIM_BDTR_BKF_PosTIM_BDTR_MOETIM_BDTR_MOE_Msk(0x1UL << TIM_BDTR_MOE_Pos)TIM_BDTR_MOE_PosTIM_BDTR_AOETIM_BDTR_AOE_Msk(0x1UL << TIM_BDTR_AOE_Pos)TIM_BDTR_AOE_PosTIM_BDTR_BKPTIM_BDTR_BKP_Msk(0x1UL << TIM_BDTR_BKP_Pos)TIM_BDTR_BKP_PosTIM_BDTR_BKETIM_BDTR_BKE_Msk(0x1UL << TIM_BDTR_BKE_Pos)TIM_BDTR_BKE_PosTIM_BDTR_OSSRTIM_BDTR_OSSR_Msk(0x1UL << TIM_BDTR_OSSR_Pos)TIM_BDTR_OSSR_PosTIM_BDTR_OSSITIM_BDTR_OSSI_Msk(0x1UL << TIM_BDTR_OSSI_Pos)TIM_BDTR_OSSI_PosTIM_BDTR_LOCK_1(0x2UL << TIM_BDTR_LOCK_Pos)TIM_BDTR_LOCK_0(0x1UL << TIM_BDTR_LOCK_Pos)TIM_BDTR_LOCKTIM_BDTR_LOCK_Msk(0x3UL << TIM_BDTR_LOCK_Pos)TIM_BDTR_LOCK_PosTIM_BDTR_DTG_7(0x80UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_6(0x40UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_5(0x20UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_4(0x10UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_3(0x08UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_2(0x04UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_1(0x02UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_0(0x01UL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTGTIM_BDTR_DTG_Msk(0xFFUL << TIM_BDTR_DTG_Pos)TIM_BDTR_DTG_PosTIM_CCR4_CCR4TIM_CCR4_CCR4_Msk(0xFFFFUL << TIM_CCR4_CCR4_Pos)TIM_CCR4_CCR4_PosTIM_CCR3_CCR3TIM_CCR3_CCR3_Msk(0xFFFFUL << TIM_CCR3_CCR3_Pos)TIM_CCR3_CCR3_PosTIM_CCR2_CCR2TIM_CCR2_CCR2_Msk(0xFFFFUL << TIM_CCR2_CCR2_Pos)TIM_CCR2_CCR2_PosTIM_CCR1_CCR1TIM_CCR1_CCR1_Msk(0xFFFFUL << TIM_CCR1_CCR1_Pos)TIM_CCR1_CCR1_PosTIM_RCR_REPTIM_RCR_REP_Msk(0xFFFFUL << TIM_RCR_REP_Pos)TIM_RCR_REP_PosTIM_ARR_ARRTIM_ARR_ARR_Msk(0xFFFFFFFFUL << TIM_ARR_ARR_Pos)TIM_ARR_ARR_PosTIM_PSC_PSCTIM_PSC_PSC_Msk(0xFFFFUL << TIM_PSC_PSC_Pos)TIM_PSC_PSC_PosTIM_CNT_UIFCPYTIM_CNT_UIFCPY_Msk(0x1UL << TIM_CNT_UIFCPY_Pos)TIM_CNT_UIFCPY_PosTIM_CNT_CNTTIM_CNT_CNT_Msk(0xFFFFFFFFUL << TIM_CNT_CNT_Pos)TIM_CNT_CNT_PosTIM_CCER_CC6PTIM_CCER_CC6P_Msk(0x1UL << TIM_CCER_CC6P_Pos)TIM_CCER_CC6P_PosTIM_CCER_CC6ETIM_CCER_CC6E_Msk(0x1UL << TIM_CCER_CC6E_Pos)TIM_CCER_CC6E_PosTIM_CCER_CC5PTIM_CCER_CC5P_Msk(0x1UL << TIM_CCER_CC5P_Pos)TIM_CCER_CC5P_PosTIM_CCER_CC5ETIM_CCER_CC5E_Msk(0x1UL << TIM_CCER_CC5E_Pos)TIM_CCER_CC5E_PosTIM_CCER_CC4NPTIM_CCER_CC4NP_Msk(0x1UL << TIM_CCER_CC4NP_Pos)TIM_CCER_CC4NP_PosTIM_CCER_CC4PTIM_CCER_CC4P_Msk(0x1UL << TIM_CCER_CC4P_Pos)TIM_CCER_CC4P_PosTIM_CCER_CC4ETIM_CCER_CC4E_Msk(0x1UL << TIM_CCER_CC4E_Pos)TIM_CCER_CC4E_PosTIM_CCER_CC3NPTIM_CCER_CC3NP_Msk(0x1UL << TIM_CCER_CC3NP_Pos)TIM_CCER_CC3NP_PosTIM_CCER_CC3NETIM_CCER_CC3NE_Msk(0x1UL << TIM_CCER_CC3NE_Pos)TIM_CCER_CC3NE_PosTIM_CCER_CC3PTIM_CCER_CC3P_Msk(0x1UL << TIM_CCER_CC3P_Pos)TIM_CCER_CC3P_PosTIM_CCER_CC3ETIM_CCER_CC3E_Msk(0x1UL << TIM_CCER_CC3E_Pos)TIM_CCER_CC3E_PosTIM_CCER_CC2NPTIM_CCER_CC2NP_Msk(0x1UL << TIM_CCER_CC2NP_Pos)TIM_CCER_CC2NP_PosTIM_CCER_CC2NETIM_CCER_CC2NE_Msk(0x1UL << TIM_CCER_CC2NE_Pos)TIM_CCER_CC2NE_PosTIM_CCER_CC2PTIM_CCER_CC2P_Msk(0x1UL << TIM_CCER_CC2P_Pos)TIM_CCER_CC2P_PosTIM_CCER_CC2ETIM_CCER_CC2E_Msk(0x1UL << TIM_CCER_CC2E_Pos)TIM_CCER_CC2E_PosTIM_CCER_CC1NPTIM_CCER_CC1NP_Msk(0x1UL << TIM_CCER_CC1NP_Pos)TIM_CCER_CC1NP_PosTIM_CCER_CC1NETIM_CCER_CC1NE_Msk(0x1UL << TIM_CCER_CC1NE_Pos)TIM_CCER_CC1NE_PosTIM_CCER_CC1PTIM_CCER_CC1P_Msk(0x1UL << TIM_CCER_CC1P_Pos)TIM_CCER_CC1P_PosTIM_CCER_CC1ETIM_CCER_CC1E_Msk(0x1UL << TIM_CCER_CC1E_Pos)TIM_CCER_CC1E_PosTIM_CCMR2_IC4F_3(0x8UL << TIM_CCMR2_IC4F_Pos)TIM_CCMR2_IC4F_2(0x4UL << TIM_CCMR2_IC4F_Pos)TIM_CCMR2_IC4F_1(0x2UL << TIM_CCMR2_IC4F_Pos)TIM_CCMR2_IC4F_0(0x1UL << TIM_CCMR2_IC4F_Pos)TIM_CCMR2_IC4FTIM_CCMR2_IC4F_Msk(0xFUL << TIM_CCMR2_IC4F_Pos)TIM_CCMR2_IC4F_PosTIM_CCMR2_IC4PSC_1(0x2UL << TIM_CCMR2_IC4PSC_Pos)TIM_CCMR2_IC4PSC_0(0x1UL << TIM_CCMR2_IC4PSC_Pos)TIM_CCMR2_IC4PSCTIM_CCMR2_IC4PSC_Msk(0x3UL << TIM_CCMR2_IC4PSC_Pos)TIM_CCMR2_IC4PSC_PosTIM_CCMR2_IC3F_3(0x8UL << TIM_CCMR2_IC3F_Pos)TIM_CCMR2_IC3F_2(0x4UL << TIM_CCMR2_IC3F_Pos)TIM_CCMR2_IC3F_1(0x2UL << TIM_CCMR2_IC3F_Pos)TIM_CCMR2_IC3F_0(0x1UL << TIM_CCMR2_IC3F_Pos)TIM_CCMR2_IC3FTIM_CCMR2_IC3F_Msk(0xFUL << TIM_CCMR2_IC3F_Pos)TIM_CCMR2_IC3F_PosTIM_CCMR2_IC3PSC_1(0x2UL << TIM_CCMR2_IC3PSC_Pos)TIM_CCMR2_IC3PSC_0(0x1UL << TIM_CCMR2_IC3PSC_Pos)TIM_CCMR2_IC3PSCTIM_CCMR2_IC3PSC_Msk(0x3UL << TIM_CCMR2_IC3PSC_Pos)TIM_CCMR2_IC3PSC_PosTIM_CCMR2_OC4CETIM_CCMR2_OC4CE_Msk(0x1UL << TIM_CCMR2_OC4CE_Pos)TIM_CCMR2_OC4CE_PosTIM_CCMR2_OC4M_3(0x1000UL << TIM_CCMR2_OC4M_Pos)TIM_CCMR2_OC4M_2(0x0004UL << TIM_CCMR2_OC4M_Pos)TIM_CCMR2_OC4M_1(0x0002UL << TIM_CCMR2_OC4M_Pos)TIM_CCMR2_OC4M_0(0x0001UL << TIM_CCMR2_OC4M_Pos)TIM_CCMR2_OC4MTIM_CCMR2_OC4M_Msk(0x1007UL << TIM_CCMR2_OC4M_Pos)TIM_CCMR2_OC4M_PosTIM_CCMR2_OC4PETIM_CCMR2_OC4PE_Msk(0x1UL << TIM_CCMR2_OC4PE_Pos)TIM_CCMR2_OC4PE_PosTIM_CCMR2_OC4FETIM_CCMR2_OC4FE_Msk(0x1UL << TIM_CCMR2_OC4FE_Pos)TIM_CCMR2_OC4FE_PosTIM_CCMR2_CC4S_1(0x2UL << TIM_CCMR2_CC4S_Pos)TIM_CCMR2_CC4S_0(0x1UL << TIM_CCMR2_CC4S_Pos)TIM_CCMR2_CC4STIM_CCMR2_CC4S_Msk(0x3UL << TIM_CCMR2_CC4S_Pos)TIM_CCMR2_CC4S_PosTIM_CCMR2_OC3CETIM_CCMR2_OC3CE_Msk(0x1UL << TIM_CCMR2_OC3CE_Pos)TIM_CCMR2_OC3CE_PosTIM_CCMR2_OC3M_3(0x1000UL << TIM_CCMR2_OC3M_Pos)TIM_CCMR2_OC3M_2(0x0004UL << TIM_CCMR2_OC3M_Pos)TIM_CCMR2_OC3M_1(0x0002UL << TIM_CCMR2_OC3M_Pos)TIM_CCMR2_OC3M_0(0x0001UL << TIM_CCMR2_OC3M_Pos)TIM_CCMR2_OC3MTIM_CCMR2_OC3M_Msk(0x1007UL << TIM_CCMR2_OC3M_Pos)TIM_CCMR2_OC3M_PosTIM_CCMR2_OC3PETIM_CCMR2_OC3PE_Msk(0x1UL << TIM_CCMR2_OC3PE_Pos)TIM_CCMR2_OC3PE_PosTIM_CCMR2_OC3FETIM_CCMR2_OC3FE_Msk(0x1UL << TIM_CCMR2_OC3FE_Pos)TIM_CCMR2_OC3FE_PosTIM_CCMR2_CC3S_1(0x2UL << TIM_CCMR2_CC3S_Pos)TIM_CCMR2_CC3S_0(0x1UL << TIM_CCMR2_CC3S_Pos)TIM_CCMR2_CC3STIM_CCMR2_CC3S_Msk(0x3UL << TIM_CCMR2_CC3S_Pos)TIM_CCMR2_CC3S_PosTIM_CCMR1_IC2F_3(0x8UL << TIM_CCMR1_IC2F_Pos)TIM_CCMR1_IC2F_2(0x4UL << TIM_CCMR1_IC2F_Pos)TIM_CCMR1_IC2F_1(0x2UL << TIM_CCMR1_IC2F_Pos)TIM_CCMR1_IC2F_0(0x1UL << TIM_CCMR1_IC2F_Pos)TIM_CCMR1_IC2FTIM_CCMR1_IC2F_Msk(0xFUL << TIM_CCMR1_IC2F_Pos)TIM_CCMR1_IC2F_PosTIM_CCMR1_IC2PSC_1(0x2UL << TIM_CCMR1_IC2PSC_Pos)TIM_CCMR1_IC2PSC_0(0x1UL << TIM_CCMR1_IC2PSC_Pos)TIM_CCMR1_IC2PSCTIM_CCMR1_IC2PSC_Msk(0x3UL << TIM_CCMR1_IC2PSC_Pos)TIM_CCMR1_IC2PSC_PosTIM_CCMR1_IC1F_3(0x8UL << TIM_CCMR1_IC1F_Pos)TIM_CCMR1_IC1F_2(0x4UL << TIM_CCMR1_IC1F_Pos)TIM_CCMR1_IC1F_1(0x2UL << TIM_CCMR1_IC1F_Pos)TIM_CCMR1_IC1F_0(0x1UL << TIM_CCMR1_IC1F_Pos)TIM_CCMR1_IC1FTIM_CCMR1_IC1F_Msk(0xFUL << TIM_CCMR1_IC1F_Pos)TIM_CCMR1_IC1F_PosTIM_CCMR1_IC1PSC_1(0x2UL << TIM_CCMR1_IC1PSC_Pos)TIM_CCMR1_IC1PSC_0(0x1UL << TIM_CCMR1_IC1PSC_Pos)TIM_CCMR1_IC1PSCTIM_CCMR1_IC1PSC_Msk(0x3UL << TIM_CCMR1_IC1PSC_Pos)TIM_CCMR1_IC1PSC_PosTIM_CCMR1_OC2CETIM_CCMR1_OC2CE_Msk(0x1UL << TIM_CCMR1_OC2CE_Pos)TIM_CCMR1_OC2CE_PosTIM_CCMR1_OC2M_3(0x1000UL << TIM_CCMR1_OC2M_Pos)TIM_CCMR1_OC2M_2(0x0004UL << TIM_CCMR1_OC2M_Pos)TIM_CCMR1_OC2M_1(0x0002UL << TIM_CCMR1_OC2M_Pos)TIM_CCMR1_OC2M_0(0x0001UL << TIM_CCMR1_OC2M_Pos)TIM_CCMR1_OC2MTIM_CCMR1_OC2M_Msk(0x1007UL << TIM_CCMR1_OC2M_Pos)TIM_CCMR1_OC2M_PosTIM_CCMR1_OC2PETIM_CCMR1_OC2PE_Msk(0x1UL << TIM_CCMR1_OC2PE_Pos)TIM_CCMR1_OC2PE_PosTIM_CCMR1_OC2FETIM_CCMR1_OC2FE_Msk(0x1UL << TIM_CCMR1_OC2FE_Pos)TIM_CCMR1_OC2FE_PosTIM_CCMR1_CC2S_1(0x2UL << TIM_CCMR1_CC2S_Pos)TIM_CCMR1_CC2S_0(0x1UL << TIM_CCMR1_CC2S_Pos)TIM_CCMR1_CC2STIM_CCMR1_CC2S_Msk(0x3UL << TIM_CCMR1_CC2S_Pos)TIM_CCMR1_CC2S_PosTIM_CCMR1_OC1CETIM_CCMR1_OC1CE_Msk(0x1UL << TIM_CCMR1_OC1CE_Pos)TIM_CCMR1_OC1CE_PosTIM_CCMR1_OC1M_3(0x1000UL << TIM_CCMR1_OC1M_Pos)TIM_CCMR1_OC1M_2(0x0004UL << TIM_CCMR1_OC1M_Pos)TIM_CCMR1_OC1M_1(0x0002UL << TIM_CCMR1_OC1M_Pos)TIM_CCMR1_OC1M_0(0x0001UL << TIM_CCMR1_OC1M_Pos)TIM_CCMR1_OC1MTIM_CCMR1_OC1M_Msk(0x1007UL << TIM_CCMR1_OC1M_Pos)TIM_CCMR1_OC1M_PosTIM_CCMR1_OC1PETIM_CCMR1_OC1PE_Msk(0x1UL << TIM_CCMR1_OC1PE_Pos)TIM_CCMR1_OC1PE_PosTIM_CCMR1_OC1FETIM_CCMR1_OC1FE_Msk(0x1UL << TIM_CCMR1_OC1FE_Pos)TIM_CCMR1_OC1FE_PosTIM_CCMR1_CC1S_1(0x2UL << TIM_CCMR1_CC1S_Pos)TIM_CCMR1_CC1S_0(0x1UL << TIM_CCMR1_CC1S_Pos)TIM_CCMR1_CC1STIM_CCMR1_CC1S_Msk(0x3UL << TIM_CCMR1_CC1S_Pos)TIM_CCMR1_CC1S_PosTIM_EGR_B2GTIM_EGR_B2G_Msk(0x1UL << TIM_EGR_B2G_Pos)TIM_EGR_B2G_PosTIM_EGR_BGTIM_EGR_BG_Msk(0x1UL << TIM_EGR_BG_Pos)TIM_EGR_BG_PosTIM_EGR_TGTIM_EGR_TG_Msk(0x1UL << TIM_EGR_TG_Pos)TIM_EGR_TG_PosTIM_EGR_COMGTIM_EGR_COMG_Msk(0x1UL << TIM_EGR_COMG_Pos)TIM_EGR_COMG_PosTIM_EGR_CC4GTIM_EGR_CC4G_Msk(0x1UL << TIM_EGR_CC4G_Pos)TIM_EGR_CC4G_PosTIM_EGR_CC3GTIM_EGR_CC3G_Msk(0x1UL << TIM_EGR_CC3G_Pos)TIM_EGR_CC3G_PosTIM_EGR_CC2GTIM_EGR_CC2G_Msk(0x1UL << TIM_EGR_CC2G_Pos)TIM_EGR_CC2G_PosTIM_EGR_CC1GTIM_EGR_CC1G_Msk(0x1UL << TIM_EGR_CC1G_Pos)TIM_EGR_CC1G_PosTIM_EGR_UGTIM_EGR_UG_Msk(0x1UL << TIM_EGR_UG_Pos)TIM_EGR_UG_PosTIM_SR_CC6IFTIM_SR_CC6IF_Msk(0x1UL << TIM_SR_CC6IF_Pos)TIM_SR_CC6IF_PosTIM_SR_CC5IFTIM_SR_CC5IF_Msk(0x1UL << TIM_SR_CC5IF_Pos)TIM_SR_CC5IF_PosTIM_SR_SBIFTIM_SR_SBIF_Msk(0x1UL << TIM_SR_SBIF_Pos)TIM_SR_SBIF_PosTIM_SR_CC4OFTIM_SR_CC4OF_Msk(0x1UL << TIM_SR_CC4OF_Pos)TIM_SR_CC4OF_PosTIM_SR_CC3OFTIM_SR_CC3OF_Msk(0x1UL << TIM_SR_CC3OF_Pos)TIM_SR_CC3OF_PosTIM_SR_CC2OFTIM_SR_CC2OF_Msk(0x1UL << TIM_SR_CC2OF_Pos)TIM_SR_CC2OF_PosTIM_SR_CC1OFTIM_SR_CC1OF_Msk(0x1UL << TIM_SR_CC1OF_Pos)TIM_SR_CC1OF_PosTIM_SR_B2IFTIM_SR_B2IF_Msk(0x1UL << TIM_SR_B2IF_Pos)TIM_SR_B2IF_PosTIM_SR_BIFTIM_SR_BIF_Msk(0x1UL << TIM_SR_BIF_Pos)TIM_SR_BIF_PosTIM_SR_TIFTIM_SR_TIF_Msk(0x1UL << TIM_SR_TIF_Pos)TIM_SR_TIF_PosTIM_SR_COMIFTIM_SR_COMIF_Msk(0x1UL << TIM_SR_COMIF_Pos)TIM_SR_COMIF_PosTIM_SR_CC4IFTIM_SR_CC4IF_Msk(0x1UL << TIM_SR_CC4IF_Pos)TIM_SR_CC4IF_PosTIM_SR_CC3IFTIM_SR_CC3IF_Msk(0x1UL << TIM_SR_CC3IF_Pos)TIM_SR_CC3IF_PosTIM_SR_CC2IFTIM_SR_CC2IF_Msk(0x1UL << TIM_SR_CC2IF_Pos)TIM_SR_CC2IF_PosTIM_SR_CC1IFTIM_SR_CC1IF_Msk(0x1UL << TIM_SR_CC1IF_Pos)TIM_SR_CC1IF_PosTIM_SR_UIFTIM_SR_UIF_Msk(0x1UL << TIM_SR_UIF_Pos)TIM_SR_UIF_PosTIM_DIER_TDETIM_DIER_TDE_Msk(0x1UL << TIM_DIER_TDE_Pos)TIM_DIER_TDE_PosTIM_DIER_COMDETIM_DIER_COMDE_Msk(0x1UL << TIM_DIER_COMDE_Pos)TIM_DIER_COMDE_PosTIM_DIER_CC4DETIM_DIER_CC4DE_Msk(0x1UL << TIM_DIER_CC4DE_Pos)TIM_DIER_CC4DE_PosTIM_DIER_CC3DETIM_DIER_CC3DE_Msk(0x1UL << TIM_DIER_CC3DE_Pos)TIM_DIER_CC3DE_PosTIM_DIER_CC2DETIM_DIER_CC2DE_Msk(0x1UL << TIM_DIER_CC2DE_Pos)TIM_DIER_CC2DE_PosTIM_DIER_CC1DETIM_DIER_CC1DE_Msk(0x1UL << TIM_DIER_CC1DE_Pos)TIM_DIER_CC1DE_PosTIM_DIER_UDETIM_DIER_UDE_Msk(0x1UL << TIM_DIER_UDE_Pos)TIM_DIER_UDE_PosTIM_DIER_BIETIM_DIER_BIE_Msk(0x1UL << TIM_DIER_BIE_Pos)TIM_DIER_BIE_PosTIM_DIER_TIETIM_DIER_TIE_Msk(0x1UL << TIM_DIER_TIE_Pos)TIM_DIER_TIE_PosTIM_DIER_COMIETIM_DIER_COMIE_Msk(0x1UL << TIM_DIER_COMIE_Pos)TIM_DIER_COMIE_PosTIM_DIER_CC4IETIM_DIER_CC4IE_Msk(0x1UL << TIM_DIER_CC4IE_Pos)TIM_DIER_CC4IE_PosTIM_DIER_CC3IETIM_DIER_CC3IE_Msk(0x1UL << TIM_DIER_CC3IE_Pos)TIM_DIER_CC3IE_PosTIM_DIER_CC2IETIM_DIER_CC2IE_Msk(0x1UL << TIM_DIER_CC2IE_Pos)TIM_DIER_CC2IE_PosTIM_DIER_CC1IETIM_DIER_CC1IE_Msk(0x1UL << TIM_DIER_CC1IE_Pos)TIM_DIER_CC1IE_PosTIM_DIER_UIETIM_DIER_UIE_Msk(0x1UL << TIM_DIER_UIE_Pos)TIM_DIER_UIE_PosTIM_SMCR_ETPTIM_SMCR_ETP_Msk(0x1UL << TIM_SMCR_ETP_Pos)TIM_SMCR_ETP_PosTIM_SMCR_ECETIM_SMCR_ECE_Msk(0x1UL << TIM_SMCR_ECE_Pos)TIM_SMCR_ECE_PosTIM_SMCR_ETPS_1(0x2UL << TIM_SMCR_ETPS_Pos)TIM_SMCR_ETPS_0(0x1UL << TIM_SMCR_ETPS_Pos)TIM_SMCR_ETPSTIM_SMCR_ETPS_Msk(0x3UL << TIM_SMCR_ETPS_Pos)TIM_SMCR_ETPS_PosTIM_SMCR_ETF_3(0x8UL << TIM_SMCR_ETF_Pos)TIM_SMCR_ETF_2(0x4UL << TIM_SMCR_ETF_Pos)TIM_SMCR_ETF_1(0x2UL << TIM_SMCR_ETF_Pos)TIM_SMCR_ETF_0(0x1UL << TIM_SMCR_ETF_Pos)TIM_SMCR_ETFTIM_SMCR_ETF_Msk(0xFUL << TIM_SMCR_ETF_Pos)TIM_SMCR_ETF_PosTIM_SMCR_MSMTIM_SMCR_MSM_Msk(0x1UL << TIM_SMCR_MSM_Pos)TIM_SMCR_MSM_PosTIM_SMCR_TS_2(0x4UL << TIM_SMCR_TS_Pos)TIM_SMCR_TS_1(0x2UL << TIM_SMCR_TS_Pos)TIM_SMCR_TS_0(0x1UL << TIM_SMCR_TS_Pos)TIM_SMCR_TSTIM_SMCR_TS_Msk(0x7UL << TIM_SMCR_TS_Pos)TIM_SMCR_TS_PosTIM_SMCR_SMS_3(0x10000UL << TIM_SMCR_SMS_Pos)TIM_SMCR_SMS_2(0x00004UL << TIM_SMCR_SMS_Pos)TIM_SMCR_SMS_1(0x00002UL << TIM_SMCR_SMS_Pos)TIM_SMCR_SMS_0(0x00001UL << TIM_SMCR_SMS_Pos)TIM_SMCR_SMSTIM_SMCR_SMS_Msk(0x10007UL << TIM_SMCR_SMS_Pos)TIM_SMCR_SMS_PosTIM_CR2_OIS4TIM_CR2_OIS4_Msk(0x1UL << TIM_CR2_OIS4_Pos)TIM_CR2_OIS4_PosTIM_CR2_OIS3NTIM_CR2_OIS3N_Msk(0x1UL << TIM_CR2_OIS3N_Pos)TIM_CR2_OIS3N_PosTIM_CR2_OIS3TIM_CR2_OIS3_Msk(0x1UL << TIM_CR2_OIS3_Pos)TIM_CR2_OIS3_PosTIM_CR2_OIS2NTIM_CR2_OIS2N_Msk(0x1UL << TIM_CR2_OIS2N_Pos)TIM_CR2_OIS2N_PosTIM_CR2_OIS2TIM_CR2_OIS2_Msk(0x1UL << TIM_CR2_OIS2_Pos)TIM_CR2_OIS2_PosTIM_CR2_OIS1NTIM_CR2_OIS1N_Msk(0x1UL << TIM_CR2_OIS1N_Pos)TIM_CR2_OIS1N_PosTIM_CR2_OIS1TIM_CR2_OIS1_Msk(0x1UL << TIM_CR2_OIS1_Pos)TIM_CR2_OIS1_PosTIM_CR2_TI1STIM_CR2_TI1S_Msk(0x1UL << TIM_CR2_TI1S_Pos)TIM_CR2_TI1S_PosTIM_CR2_MMS2_3(0x8UL << TIM_CR2_MMS2_Pos)TIM_CR2_MMS2_2(0x4UL << TIM_CR2_MMS2_Pos)TIM_CR2_MMS2_1(0x2UL << TIM_CR2_MMS2_Pos)TIM_CR2_MMS2_0(0x1UL << TIM_CR2_MMS2_Pos)TIM_CR2_MMS2TIM_CR2_MMS2_Msk(0xFUL << TIM_CR2_MMS2_Pos)TIM_CR2_MMS2_PosTIM_CR2_MMS_2(0x4UL << TIM_CR2_MMS_Pos)TIM_CR2_MMS_1(0x2UL << TIM_CR2_MMS_Pos)TIM_CR2_MMS_0(0x1UL << TIM_CR2_MMS_Pos)TIM_CR2_MMSTIM_CR2_MMS_Msk(0x7UL << TIM_CR2_MMS_Pos)TIM_CR2_MMS_PosTIM_CR2_OIS6TIM_CR2_OIS6_Msk(0x1UL << TIM_CR2_OIS6_Pos)TIM_CR2_OIS6_PosTIM_CR2_OIS5TIM_CR2_OIS5_Msk(0x1UL << TIM_CR2_OIS5_Pos)TIM_CR2_OIS5_PosTIM_CR2_CCDSTIM_CR2_CCDS_Msk(0x1UL << TIM_CR2_CCDS_Pos)TIM_CR2_CCDS_PosTIM_CR2_CCUSTIM_CR2_CCUS_Msk(0x1UL << TIM_CR2_CCUS_Pos)TIM_CR2_CCUS_PosTIM_CR2_CCPCTIM_CR2_CCPC_Msk(0x1UL << TIM_CR2_CCPC_Pos)TIM_CR2_CCPC_PosTIM_CR1_UIFREMAPTIM_CR1_UIFREMAP_Msk(0x1UL << TIM_CR1_UIFREMAP_Pos)TIM_CR1_UIFREMAP_PosTIM_CR1_CKD_1(0x2UL << TIM_CR1_CKD_Pos)TIM_CR1_CKD_0(0x1UL << TIM_CR1_CKD_Pos)TIM_CR1_CKDTIM_CR1_CKD_Msk(0x3UL << TIM_CR1_CKD_Pos)TIM_CR1_CKD_PosTIM_CR1_ARPETIM_CR1_ARPE_Msk(0x1UL << TIM_CR1_ARPE_Pos)TIM_CR1_ARPE_PosTIM_CR1_CMS_1(0x2UL << TIM_CR1_CMS_Pos)TIM_CR1_CMS_0(0x1UL << TIM_CR1_CMS_Pos)TIM_CR1_CMSTIM_CR1_CMS_Msk(0x3UL << TIM_CR1_CMS_Pos)TIM_CR1_CMS_PosTIM_CR1_DIRTIM_CR1_DIR_Msk(0x1UL << TIM_CR1_DIR_Pos)TIM_CR1_DIR_PosTIM_CR1_OPMTIM_CR1_OPM_Msk(0x1UL << TIM_CR1_OPM_Pos)TIM_CR1_OPM_PosTIM_CR1_URSTIM_CR1_URS_Msk(0x1UL << TIM_CR1_URS_Pos)TIM_CR1_URS_PosTIM_CR1_UDISTIM_CR1_UDIS_Msk(0x1UL << TIM_CR1_UDIS_Pos)TIM_CR1_UDIS_PosTIM_CR1_CENTIM_CR1_CEN_Msk(0x1UL << TIM_CR1_CEN_Pos)TIM_CR1_CEN_PosTIM_BREAK_INPUT_SUPPORTSYSCFG_CMPCR_READYSYSCFG_CMPCR_READY_Msk(0x1UL << SYSCFG_CMPCR_READY_Pos)SYSCFG_CMPCR_READY_PosSYSCFG_CMPCR_CMP_PDSYSCFG_CMPCR_CMP_PD_Msk(0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)SYSCFG_CMPCR_CMP_PD_PosSYSCFG_CBR_PVDLSYSCFG_CBR_PVDL_Msk(0x1UL << SYSCFG_CBR_PVDL_Pos)SYSCFG_CBR_PVDL_PosSYSCFG_CBR_CLLSYSCFG_CBR_CLL_Msk(0x1UL << SYSCFG_CBR_CLL_Pos)SYSCFG_CBR_CLL_PosSYSCFG_EXTICR4_EXTI15_PJ0x9000USYSCFG_EXTICR4_EXTI15_PI0x8000USYSCFG_EXTICR4_EXTI15_PH0x7000USYSCFG_EXTICR4_EXTI15_PG0x6000USYSCFG_EXTICR4_EXTI15_PF0x5000USYSCFG_EXTICR4_EXTI15_PE0x4000USYSCFG_EXTICR4_EXTI15_PD0x3000USYSCFG_EXTICR4_EXTI15_PC0x2000USYSCFG_EXTICR4_EXTI15_PB0x1000USYSCFG_EXTICR4_EXTI15_PA0x0000USYSCFG_EXTICR4_EXTI14_PJ0x0900USYSCFG_EXTICR4_EXTI14_PI0x0800USYSCFG_EXTICR4_EXTI14_PH0x0700USYSCFG_EXTICR4_EXTI14_PG0x0600USYSCFG_EXTICR4_EXTI14_PF0x0500USYSCFG_EXTICR4_EXTI14_PE0x0400USYSCFG_EXTICR4_EXTI14_PD0x0300USYSCFG_EXTICR4_EXTI14_PC0x0200USYSCFG_EXTICR4_EXTI14_PB0x0100USYSCFG_EXTICR4_EXTI14_PASYSCFG_EXTICR4_EXTI13_PJ0x0090USYSCFG_EXTICR4_EXTI13_PI0x0080USYSCFG_EXTICR4_EXTI13_PH0x0070USYSCFG_EXTICR4_EXTI13_PG0x0060USYSCFG_EXTICR4_EXTI13_PF0x0050USYSCFG_EXTICR4_EXTI13_PE0x0040USYSCFG_EXTICR4_EXTI13_PD0x0030USYSCFG_EXTICR4_EXTI13_PC0x0020USYSCFG_EXTICR4_EXTI13_PB0x0010USYSCFG_EXTICR4_EXTI13_PASYSCFG_EXTICR4_EXTI12_PJ0x0009USYSCFG_EXTICR4_EXTI12_PI0x0008USYSCFG_EXTICR4_EXTI12_PH0x0007USYSCFG_EXTICR4_EXTI12_PG0x0006USYSCFG_EXTICR4_EXTI12_PF0x0005USYSCFG_EXTICR4_EXTI12_PE0x0004USYSCFG_EXTICR4_EXTI12_PD0x0003USYSCFG_EXTICR4_EXTI12_PC0x0002USYSCFG_EXTICR4_EXTI12_PB0x0001USYSCFG_EXTICR4_EXTI12_PASYSCFG_EXTICR4_EXTI15SYSCFG_EXTICR4_EXTI15_Msk(0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)SYSCFG_EXTICR4_EXTI15_PosSYSCFG_EXTICR4_EXTI14SYSCFG_EXTICR4_EXTI14_Msk(0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)SYSCFG_EXTICR4_EXTI14_PosSYSCFG_EXTICR4_EXTI13SYSCFG_EXTICR4_EXTI13_Msk(0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)SYSCFG_EXTICR4_EXTI13_PosSYSCFG_EXTICR4_EXTI12SYSCFG_EXTICR4_EXTI12_Msk(0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)SYSCFG_EXTICR4_EXTI12_PosSYSCFG_EXTICR3_EXTI11_PJSYSCFG_EXTICR3_EXTI11_PISYSCFG_EXTICR3_EXTI11_PHSYSCFG_EXTICR3_EXTI11_PGSYSCFG_EXTICR3_EXTI11_PFSYSCFG_EXTICR3_EXTI11_PESYSCFG_EXTICR3_EXTI11_PDSYSCFG_EXTICR3_EXTI11_PCSYSCFG_EXTICR3_EXTI11_PBSYSCFG_EXTICR3_EXTI11_PASYSCFG_EXTICR3_EXTI10_PJSYSCFG_EXTICR3_EXTI10_PISYSCFG_EXTICR3_EXTI10_PHSYSCFG_EXTICR3_EXTI10_PGSYSCFG_EXTICR3_EXTI10_PFSYSCFG_EXTICR3_EXTI10_PESYSCFG_EXTICR3_EXTI10_PDSYSCFG_EXTICR3_EXTI10_PCSYSCFG_EXTICR3_EXTI10_PBSYSCFG_EXTICR3_EXTI10_PASYSCFG_EXTICR3_EXTI9_PJSYSCFG_EXTICR3_EXTI9_PISYSCFG_EXTICR3_EXTI9_PHSYSCFG_EXTICR3_EXTI9_PGSYSCFG_EXTICR3_EXTI9_PFSYSCFG_EXTICR3_EXTI9_PESYSCFG_EXTICR3_EXTI9_PDSYSCFG_EXTICR3_EXTI9_PCSYSCFG_EXTICR3_EXTI9_PBSYSCFG_EXTICR3_EXTI9_PASYSCFG_EXTICR3_EXTI8_PJSYSCFG_EXTICR3_EXTI8_PISYSCFG_EXTICR3_EXTI8_PHSYSCFG_EXTICR3_EXTI8_PGSYSCFG_EXTICR3_EXTI8_PFSYSCFG_EXTICR3_EXTI8_PESYSCFG_EXTICR3_EXTI8_PDSYSCFG_EXTICR3_EXTI8_PCSYSCFG_EXTICR3_EXTI8_PBSYSCFG_EXTICR3_EXTI8_PASYSCFG_EXTICR3_EXTI11SYSCFG_EXTICR3_EXTI11_Msk(0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)SYSCFG_EXTICR3_EXTI11_PosSYSCFG_EXTICR3_EXTI10SYSCFG_EXTICR3_EXTI10_Msk(0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)SYSCFG_EXTICR3_EXTI10_PosSYSCFG_EXTICR3_EXTI9SYSCFG_EXTICR3_EXTI9_Msk(0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)SYSCFG_EXTICR3_EXTI9_PosSYSCFG_EXTICR3_EXTI8SYSCFG_EXTICR3_EXTI8_Msk(0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)SYSCFG_EXTICR3_EXTI8_PosSYSCFG_EXTICR2_EXTI7_PK0xA000USYSCFG_EXTICR2_EXTI7_PJSYSCFG_EXTICR2_EXTI7_PISYSCFG_EXTICR2_EXTI7_PHSYSCFG_EXTICR2_EXTI7_PGSYSCFG_EXTICR2_EXTI7_PFSYSCFG_EXTICR2_EXTI7_PESYSCFG_EXTICR2_EXTI7_PDSYSCFG_EXTICR2_EXTI7_PCSYSCFG_EXTICR2_EXTI7_PBSYSCFG_EXTICR2_EXTI7_PASYSCFG_EXTICR2_EXTI6_PK0x0A00USYSCFG_EXTICR2_EXTI6_PJSYSCFG_EXTICR2_EXTI6_PISYSCFG_EXTICR2_EXTI6_PHSYSCFG_EXTICR2_EXTI6_PGSYSCFG_EXTICR2_EXTI6_PFSYSCFG_EXTICR2_EXTI6_PESYSCFG_EXTICR2_EXTI6_PDSYSCFG_EXTICR2_EXTI6_PCSYSCFG_EXTICR2_EXTI6_PBSYSCFG_EXTICR2_EXTI6_PASYSCFG_EXTICR2_EXTI5_PK0x00A0USYSCFG_EXTICR2_EXTI5_PJSYSCFG_EXTICR2_EXTI5_PISYSCFG_EXTICR2_EXTI5_PHSYSCFG_EXTICR2_EXTI5_PGSYSCFG_EXTICR2_EXTI5_PFSYSCFG_EXTICR2_EXTI5_PESYSCFG_EXTICR2_EXTI5_PDSYSCFG_EXTICR2_EXTI5_PCSYSCFG_EXTICR2_EXTI5_PBSYSCFG_EXTICR2_EXTI5_PASYSCFG_EXTICR2_EXTI4_PK0x000AUSYSCFG_EXTICR2_EXTI4_PJSYSCFG_EXTICR2_EXTI4_PISYSCFG_EXTICR2_EXTI4_PHSYSCFG_EXTICR2_EXTI4_PGSYSCFG_EXTICR2_EXTI4_PFSYSCFG_EXTICR2_EXTI4_PESYSCFG_EXTICR2_EXTI4_PDSYSCFG_EXTICR2_EXTI4_PCSYSCFG_EXTICR2_EXTI4_PBSYSCFG_EXTICR2_EXTI4_PASYSCFG_EXTICR2_EXTI7SYSCFG_EXTICR2_EXTI7_Msk(0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)SYSCFG_EXTICR2_EXTI7_PosSYSCFG_EXTICR2_EXTI6SYSCFG_EXTICR2_EXTI6_Msk(0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)SYSCFG_EXTICR2_EXTI6_PosSYSCFG_EXTICR2_EXTI5SYSCFG_EXTICR2_EXTI5_Msk(0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)SYSCFG_EXTICR2_EXTI5_PosSYSCFG_EXTICR2_EXTI4SYSCFG_EXTICR2_EXTI4_Msk(0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)SYSCFG_EXTICR2_EXTI4_PosSYSCFG_EXTICR1_EXTI3_PKSYSCFG_EXTICR1_EXTI3_PJSYSCFG_EXTICR1_EXTI3_PISYSCFG_EXTICR1_EXTI3_PHSYSCFG_EXTICR1_EXTI3_PGSYSCFG_EXTICR1_EXTI3_PFSYSCFG_EXTICR1_EXTI3_PESYSCFG_EXTICR1_EXTI3_PDSYSCFG_EXTICR1_EXTI3_PCSYSCFG_EXTICR1_EXTI3_PBSYSCFG_EXTICR1_EXTI3_PASYSCFG_EXTICR1_EXTI2_PKSYSCFG_EXTICR1_EXTI2_PJSYSCFG_EXTICR1_EXTI2_PISYSCFG_EXTICR1_EXTI2_PHSYSCFG_EXTICR1_EXTI2_PGSYSCFG_EXTICR1_EXTI2_PFSYSCFG_EXTICR1_EXTI2_PESYSCFG_EXTICR1_EXTI2_PDSYSCFG_EXTICR1_EXTI2_PCSYSCFG_EXTICR1_EXTI2_PBSYSCFG_EXTICR1_EXTI2_PASYSCFG_EXTICR1_EXTI1_PKSYSCFG_EXTICR1_EXTI1_PJSYSCFG_EXTICR1_EXTI1_PISYSCFG_EXTICR1_EXTI1_PHSYSCFG_EXTICR1_EXTI1_PGSYSCFG_EXTICR1_EXTI1_PFSYSCFG_EXTICR1_EXTI1_PESYSCFG_EXTICR1_EXTI1_PDSYSCFG_EXTICR1_EXTI1_PCSYSCFG_EXTICR1_EXTI1_PBSYSCFG_EXTICR1_EXTI1_PASYSCFG_EXTICR1_EXTI0_PKSYSCFG_EXTICR1_EXTI0_PJSYSCFG_EXTICR1_EXTI0_PISYSCFG_EXTICR1_EXTI0_PHSYSCFG_EXTICR1_EXTI0_PGSYSCFG_EXTICR1_EXTI0_PFSYSCFG_EXTICR1_EXTI0_PESYSCFG_EXTICR1_EXTI0_PDSYSCFG_EXTICR1_EXTI0_PCSYSCFG_EXTICR1_EXTI0_PBSYSCFG_EXTICR1_EXTI0_PASYSCFG_EXTICR1_EXTI3SYSCFG_EXTICR1_EXTI3_Msk(0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)SYSCFG_EXTICR1_EXTI3_PosSYSCFG_EXTICR1_EXTI2SYSCFG_EXTICR1_EXTI2_Msk(0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)SYSCFG_EXTICR1_EXTI2_PosSYSCFG_EXTICR1_EXTI1SYSCFG_EXTICR1_EXTI1_Msk(0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)SYSCFG_EXTICR1_EXTI1_PosSYSCFG_EXTICR1_EXTI0SYSCFG_EXTICR1_EXTI0_Msk(0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)SYSCFG_EXTICR1_EXTI0_PosSYSCFG_PMC_MII_RMII_SELSYSCFG_PMC_MII_RMII_SEL_Msk(0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)SYSCFG_PMC_MII_RMII_SEL_PosSYSCFG_PMC_ADC3DC2SYSCFG_PMC_ADC3DC2_Msk(0x1UL << SYSCFG_PMC_ADC3DC2_Pos)SYSCFG_PMC_ADC3DC2_PosSYSCFG_PMC_ADC2DC2SYSCFG_PMC_ADC2DC2_Msk(0x1UL << SYSCFG_PMC_ADC2DC2_Pos)SYSCFG_PMC_ADC2DC2_PosSYSCFG_PMC_ADC1DC2SYSCFG_PMC_ADC1DC2_Msk(0x1UL << SYSCFG_PMC_ADC1DC2_Pos)SYSCFG_PMC_ADC1DC2_PosSYSCFG_PMC_ADCxDC2SYSCFG_PMC_ADCxDC2_Msk(0x7UL << SYSCFG_PMC_ADCxDC2_Pos)SYSCFG_PMC_ADCxDC2_PosSYSCFG_PMC_I2C_PB9_FMPSYSCFG_PMC_I2C_PB9_FMP_Msk(0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)SYSCFG_PMC_I2C_PB9_FMP_PosSYSCFG_PMC_I2C_PB8_FMPSYSCFG_PMC_I2C_PB8_FMP_Msk(0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)SYSCFG_PMC_I2C_PB8_FMP_PosSYSCFG_PMC_I2C_PB7_FMPSYSCFG_PMC_I2C_PB7_FMP_Msk(0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)SYSCFG_PMC_I2C_PB7_FMP_PosSYSCFG_PMC_I2C_PB6_FMPSYSCFG_PMC_I2C_PB6_FMP_Msk(0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)SYSCFG_PMC_I2C_PB6_FMP_PosSYSCFG_PMC_I2C4_FMPSYSCFG_PMC_I2C4_FMP_Msk(0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)SYSCFG_PMC_I2C4_FMP_PosSYSCFG_PMC_I2C3_FMPSYSCFG_PMC_I2C3_FMP_Msk(0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)SYSCFG_PMC_I2C3_FMP_PosSYSCFG_PMC_I2C2_FMPSYSCFG_PMC_I2C2_FMP_Msk(0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)SYSCFG_PMC_I2C2_FMP_PosSYSCFG_PMC_I2C1_FMPSYSCFG_PMC_I2C1_FMP_Msk(0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)SYSCFG_PMC_I2C1_FMP_PosSYSCFG_MEMRMP_SWP_FMC_1(0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)SYSCFG_MEMRMP_SWP_FMC_0(0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)SYSCFG_MEMRMP_SWP_FMCSYSCFG_MEMRMP_SWP_FMC_Msk(0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)SYSCFG_MEMRMP_SWP_FMC_PosSYSCFG_MEMRMP_SWP_FBSYSCFG_MEMRMP_SWP_FB_Msk(0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)SYSCFG_MEMRMP_SWP_FB_PosSYSCFG_MEMRMP_MEM_BOOTSYSCFG_MEMRMP_MEM_BOOT_Msk(0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)SYSCFG_MEMRMP_MEM_BOOT_PosSPI_I2SPR_MCKOESPI_I2SPR_MCKOE_Msk(0x1UL << SPI_I2SPR_MCKOE_Pos)SPI_I2SPR_MCKOE_PosSPI_I2SPR_ODDSPI_I2SPR_ODD_Msk(0x1UL << SPI_I2SPR_ODD_Pos)SPI_I2SPR_ODD_PosSPI_I2SPR_I2SDIVSPI_I2SPR_I2SDIV_Msk(0xFFUL << SPI_I2SPR_I2SDIV_Pos)SPI_I2SPR_I2SDIV_PosSPI_I2SCFGR_ASTRTENSPI_I2SCFGR_ASTRTEN_Msk(0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)SPI_I2SCFGR_ASTRTEN_PosSPI_I2SCFGR_I2SMODSPI_I2SCFGR_I2SMOD_Msk(0x1UL << SPI_I2SCFGR_I2SMOD_Pos)SPI_I2SCFGR_I2SMOD_PosSPI_I2SCFGR_I2SESPI_I2SCFGR_I2SE_Msk(0x1UL << SPI_I2SCFGR_I2SE_Pos)SPI_I2SCFGR_I2SE_PosSPI_I2SCFGR_I2SCFG_1(0x2UL << SPI_I2SCFGR_I2SCFG_Pos)SPI_I2SCFGR_I2SCFG_0(0x1UL << SPI_I2SCFGR_I2SCFG_Pos)SPI_I2SCFGR_I2SCFGSPI_I2SCFGR_I2SCFG_Msk(0x3UL << SPI_I2SCFGR_I2SCFG_Pos)SPI_I2SCFGR_I2SCFG_PosSPI_I2SCFGR_PCMSYNCSPI_I2SCFGR_PCMSYNC_Msk(0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)SPI_I2SCFGR_PCMSYNC_PosSPI_I2SCFGR_I2SSTD_1(0x2UL << SPI_I2SCFGR_I2SSTD_Pos)SPI_I2SCFGR_I2SSTD_0(0x1UL << SPI_I2SCFGR_I2SSTD_Pos)SPI_I2SCFGR_I2SSTDSPI_I2SCFGR_I2SSTD_Msk(0x3UL << SPI_I2SCFGR_I2SSTD_Pos)SPI_I2SCFGR_I2SSTD_PosSPI_I2SCFGR_CKPOLSPI_I2SCFGR_CKPOL_Msk(0x1UL << SPI_I2SCFGR_CKPOL_Pos)SPI_I2SCFGR_CKPOL_PosSPI_I2SCFGR_DATLEN_1(0x2UL << SPI_I2SCFGR_DATLEN_Pos)SPI_I2SCFGR_DATLEN_0(0x1UL << SPI_I2SCFGR_DATLEN_Pos)SPI_I2SCFGR_DATLENSPI_I2SCFGR_DATLEN_Msk(0x3UL << SPI_I2SCFGR_DATLEN_Pos)SPI_I2SCFGR_DATLEN_PosSPI_I2SCFGR_CHLENSPI_I2SCFGR_CHLEN_Msk(0x1UL << SPI_I2SCFGR_CHLEN_Pos)SPI_I2SCFGR_CHLEN_PosSPI_TXCRCR_TXCRCSPI_TXCRCR_TXCRC_Msk(0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)SPI_TXCRCR_TXCRC_PosSPI_RXCRCR_RXCRCSPI_RXCRCR_RXCRC_Msk(0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)SPI_RXCRCR_RXCRC_PosSPI_CRCPR_CRCPOLYSPI_CRCPR_CRCPOLY_Msk(0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)SPI_CRCPR_CRCPOLY_PosSPI_DR_DRSPI_DR_DR_Msk(0xFFFFUL << SPI_DR_DR_Pos)SPI_DR_DR_PosSPI_SR_FTLVL_1(0x2UL << SPI_SR_FTLVL_Pos)SPI_SR_FTLVL_0(0x1UL << SPI_SR_FTLVL_Pos)SPI_SR_FTLVLSPI_SR_FTLVL_Msk(0x3UL << SPI_SR_FTLVL_Pos)SPI_SR_FTLVL_PosSPI_SR_FRLVL_1(0x2UL << SPI_SR_FRLVL_Pos)SPI_SR_FRLVL_0(0x1UL << SPI_SR_FRLVL_Pos)SPI_SR_FRLVLSPI_SR_FRLVL_Msk(0x3UL << SPI_SR_FRLVL_Pos)SPI_SR_FRLVL_PosSPI_SR_FRESPI_SR_FRE_Msk(0x1UL << SPI_SR_FRE_Pos)SPI_SR_FRE_PosSPI_SR_BSYSPI_SR_BSY_Msk(0x1UL << SPI_SR_BSY_Pos)SPI_SR_BSY_PosSPI_SR_OVRSPI_SR_OVR_Msk(0x1UL << SPI_SR_OVR_Pos)SPI_SR_OVR_PosSPI_SR_MODFSPI_SR_MODF_Msk(0x1UL << SPI_SR_MODF_Pos)SPI_SR_MODF_PosSPI_SR_CRCERRSPI_SR_CRCERR_Msk(0x1UL << SPI_SR_CRCERR_Pos)SPI_SR_CRCERR_PosSPI_SR_UDRSPI_SR_UDR_Msk(0x1UL << SPI_SR_UDR_Pos)SPI_SR_UDR_PosSPI_SR_CHSIDESPI_SR_CHSIDE_Msk(0x1UL << SPI_SR_CHSIDE_Pos)SPI_SR_CHSIDE_PosSPI_SR_TXESPI_SR_TXE_Msk(0x1UL << SPI_SR_TXE_Pos)SPI_SR_TXE_PosSPI_SR_RXNESPI_SR_RXNE_Msk(0x1UL << SPI_SR_RXNE_Pos)SPI_SR_RXNE_PosSPI_CR2_LDMATXSPI_CR2_LDMATX_Msk(0x1UL << SPI_CR2_LDMATX_Pos)SPI_CR2_LDMATX_PosSPI_CR2_LDMARXSPI_CR2_LDMARX_Msk(0x1UL << SPI_CR2_LDMARX_Pos)SPI_CR2_LDMARX_PosSPI_CR2_FRXTHSPI_CR2_FRXTH_Msk(0x1UL << SPI_CR2_FRXTH_Pos)SPI_CR2_FRXTH_PosSPI_CR2_DS_3(0x8UL << SPI_CR2_DS_Pos)SPI_CR2_DS_2(0x4UL << SPI_CR2_DS_Pos)SPI_CR2_DS_1(0x2UL << SPI_CR2_DS_Pos)SPI_CR2_DS_0(0x1UL << SPI_CR2_DS_Pos)SPI_CR2_DSSPI_CR2_DS_Msk(0xFUL << SPI_CR2_DS_Pos)SPI_CR2_DS_PosSPI_CR2_TXEIESPI_CR2_TXEIE_Msk(0x1UL << SPI_CR2_TXEIE_Pos)SPI_CR2_TXEIE_PosSPI_CR2_RXNEIESPI_CR2_RXNEIE_Msk(0x1UL << SPI_CR2_RXNEIE_Pos)SPI_CR2_RXNEIE_PosSPI_CR2_ERRIESPI_CR2_ERRIE_Msk(0x1UL << SPI_CR2_ERRIE_Pos)SPI_CR2_ERRIE_PosSPI_CR2_FRFSPI_CR2_FRF_Msk(0x1UL << SPI_CR2_FRF_Pos)SPI_CR2_FRF_PosSPI_CR2_NSSPSPI_CR2_NSSP_Msk(0x1UL << SPI_CR2_NSSP_Pos)SPI_CR2_NSSP_PosSPI_CR2_SSOESPI_CR2_SSOE_Msk(0x1UL << SPI_CR2_SSOE_Pos)SPI_CR2_SSOE_PosSPI_CR2_TXDMAENSPI_CR2_TXDMAEN_Msk(0x1UL << SPI_CR2_TXDMAEN_Pos)SPI_CR2_TXDMAEN_PosSPI_CR2_RXDMAENSPI_CR2_RXDMAEN_Msk(0x1UL << SPI_CR2_RXDMAEN_Pos)SPI_CR2_RXDMAEN_PosSPI_CR1_BIDIMODESPI_CR1_BIDIMODE_Msk(0x1UL << SPI_CR1_BIDIMODE_Pos)SPI_CR1_BIDIMODE_PosSPI_CR1_BIDIOESPI_CR1_BIDIOE_Msk(0x1UL << SPI_CR1_BIDIOE_Pos)SPI_CR1_BIDIOE_PosSPI_CR1_CRCENSPI_CR1_CRCEN_Msk(0x1UL << SPI_CR1_CRCEN_Pos)SPI_CR1_CRCEN_PosSPI_CR1_CRCNEXTSPI_CR1_CRCNEXT_Msk(0x1UL << SPI_CR1_CRCNEXT_Pos)SPI_CR1_CRCNEXT_PosSPI_CR1_CRCLSPI_CR1_CRCL_Msk(0x1UL << SPI_CR1_CRCL_Pos)SPI_CR1_CRCL_PosSPI_CR1_RXONLYSPI_CR1_RXONLY_Msk(0x1UL << SPI_CR1_RXONLY_Pos)SPI_CR1_RXONLY_PosSPI_CR1_SSMSPI_CR1_SSM_Msk(0x1UL << SPI_CR1_SSM_Pos)SPI_CR1_SSM_PosSPI_CR1_SSISPI_CR1_SSI_Msk(0x1UL << SPI_CR1_SSI_Pos)SPI_CR1_SSI_PosSPI_CR1_LSBFIRSTSPI_CR1_LSBFIRST_Msk(0x1UL << SPI_CR1_LSBFIRST_Pos)SPI_CR1_LSBFIRST_PosSPI_CR1_SPESPI_CR1_SPE_Msk(0x1UL << SPI_CR1_SPE_Pos)SPI_CR1_SPE_PosSPI_CR1_BR_2(0x4UL << SPI_CR1_BR_Pos)SPI_CR1_BR_1(0x2UL << SPI_CR1_BR_Pos)SPI_CR1_BR_0(0x1UL << SPI_CR1_BR_Pos)SPI_CR1_BRSPI_CR1_BR_Msk(0x7UL << SPI_CR1_BR_Pos)SPI_CR1_BR_PosSPI_CR1_MSTRSPI_CR1_MSTR_Msk(0x1UL << SPI_CR1_MSTR_Pos)SPI_CR1_MSTR_PosSPI_CR1_CPOLSPI_CR1_CPOL_Msk(0x1UL << SPI_CR1_CPOL_Pos)SPI_CR1_CPOL_PosSPI_CR1_CPHASPI_CR1_CPHA_Msk(0x1UL << SPI_CR1_CPHA_Pos)SPI_CR1_CPHA_PosSDMMC_FIFO_FIFODATASDMMC_FIFO_FIFODATA_Msk(0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)SDMMC_FIFO_FIFODATA_PosSDMMC_FIFOCNT_FIFOCOUNTSDMMC_FIFOCNT_FIFOCOUNT_Msk(0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)SDMMC_FIFOCNT_FIFOCOUNT_PosSDMMC_MASK_SDIOITIESDMMC_MASK_SDIOITIE_Msk(0x1UL << SDMMC_MASK_SDIOITIE_Pos)SDMMC_MASK_SDIOITIE_PosSDMMC_MASK_RXDAVLIESDMMC_MASK_RXDAVLIE_Msk(0x1UL << SDMMC_MASK_RXDAVLIE_Pos)SDMMC_MASK_RXDAVLIE_PosSDMMC_MASK_TXDAVLIESDMMC_MASK_TXDAVLIE_Msk(0x1UL << SDMMC_MASK_TXDAVLIE_Pos)SDMMC_MASK_TXDAVLIE_PosSDMMC_MASK_RXFIFOEIESDMMC_MASK_RXFIFOEIE_Msk(0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)SDMMC_MASK_RXFIFOEIE_PosSDMMC_MASK_TXFIFOEIESDMMC_MASK_TXFIFOEIE_Msk(0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)SDMMC_MASK_TXFIFOEIE_PosSDMMC_MASK_RXFIFOFIESDMMC_MASK_RXFIFOFIE_Msk(0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)SDMMC_MASK_RXFIFOFIE_PosSDMMC_MASK_TXFIFOFIESDMMC_MASK_TXFIFOFIE_Msk(0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)SDMMC_MASK_TXFIFOFIE_PosSDMMC_MASK_RXFIFOHFIESDMMC_MASK_RXFIFOHFIE_Msk(0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)SDMMC_MASK_RXFIFOHFIE_PosSDMMC_MASK_TXFIFOHEIESDMMC_MASK_TXFIFOHEIE_Msk(0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)SDMMC_MASK_TXFIFOHEIE_PosSDMMC_MASK_RXACTIESDMMC_MASK_RXACTIE_Msk(0x1UL << SDMMC_MASK_RXACTIE_Pos)SDMMC_MASK_RXACTIE_PosSDMMC_MASK_TXACTIESDMMC_MASK_TXACTIE_Msk(0x1UL << SDMMC_MASK_TXACTIE_Pos)SDMMC_MASK_TXACTIE_PosSDMMC_MASK_CMDACTIESDMMC_MASK_CMDACTIE_Msk(0x1UL << SDMMC_MASK_CMDACTIE_Pos)SDMMC_MASK_CMDACTIE_PosSDMMC_MASK_DBCKENDIESDMMC_MASK_DBCKENDIE_Msk(0x1UL << SDMMC_MASK_DBCKENDIE_Pos)SDMMC_MASK_DBCKENDIE_PosSDMMC_MASK_DATAENDIESDMMC_MASK_DATAENDIE_Msk(0x1UL << SDMMC_MASK_DATAENDIE_Pos)SDMMC_MASK_DATAENDIE_PosSDMMC_MASK_CMDSENTIESDMMC_MASK_CMDSENTIE_Msk(0x1UL << SDMMC_MASK_CMDSENTIE_Pos)SDMMC_MASK_CMDSENTIE_PosSDMMC_MASK_CMDRENDIESDMMC_MASK_CMDRENDIE_Msk(0x1UL << SDMMC_MASK_CMDRENDIE_Pos)SDMMC_MASK_CMDRENDIE_PosSDMMC_MASK_RXOVERRIESDMMC_MASK_RXOVERRIE_Msk(0x1UL << SDMMC_MASK_RXOVERRIE_Pos)SDMMC_MASK_RXOVERRIE_PosSDMMC_MASK_TXUNDERRIESDMMC_MASK_TXUNDERRIE_Msk(0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)SDMMC_MASK_TXUNDERRIE_PosSDMMC_MASK_DTIMEOUTIESDMMC_MASK_DTIMEOUTIE_Msk(0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)SDMMC_MASK_DTIMEOUTIE_PosSDMMC_MASK_CTIMEOUTIESDMMC_MASK_CTIMEOUTIE_Msk(0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)SDMMC_MASK_CTIMEOUTIE_PosSDMMC_MASK_DCRCFAILIESDMMC_MASK_DCRCFAILIE_Msk(0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)SDMMC_MASK_DCRCFAILIE_PosSDMMC_MASK_CCRCFAILIESDMMC_MASK_CCRCFAILIE_Msk(0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)SDMMC_MASK_CCRCFAILIE_PosSDMMC_ICR_SDIOITCSDMMC_ICR_SDIOITC_Msk(0x1UL << SDMMC_ICR_SDIOITC_Pos)SDMMC_ICR_SDIOITC_PosSDMMC_ICR_DBCKENDCSDMMC_ICR_DBCKENDC_Msk(0x1UL << SDMMC_ICR_DBCKENDC_Pos)SDMMC_ICR_DBCKENDC_PosSDMMC_ICR_DATAENDCSDMMC_ICR_DATAENDC_Msk(0x1UL << SDMMC_ICR_DATAENDC_Pos)SDMMC_ICR_DATAENDC_PosSDMMC_ICR_CMDSENTCSDMMC_ICR_CMDSENTC_Msk(0x1UL << SDMMC_ICR_CMDSENTC_Pos)SDMMC_ICR_CMDSENTC_PosSDMMC_ICR_CMDRENDCSDMMC_ICR_CMDRENDC_Msk(0x1UL << SDMMC_ICR_CMDRENDC_Pos)SDMMC_ICR_CMDRENDC_PosSDMMC_ICR_RXOVERRCSDMMC_ICR_RXOVERRC_Msk(0x1UL << SDMMC_ICR_RXOVERRC_Pos)SDMMC_ICR_RXOVERRC_PosSDMMC_ICR_TXUNDERRCSDMMC_ICR_TXUNDERRC_Msk(0x1UL << SDMMC_ICR_TXUNDERRC_Pos)SDMMC_ICR_TXUNDERRC_PosSDMMC_ICR_DTIMEOUTCSDMMC_ICR_DTIMEOUTC_Msk(0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)SDMMC_ICR_DTIMEOUTC_PosSDMMC_ICR_CTIMEOUTCSDMMC_ICR_CTIMEOUTC_Msk(0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)SDMMC_ICR_CTIMEOUTC_PosSDMMC_ICR_DCRCFAILCSDMMC_ICR_DCRCFAILC_Msk(0x1UL << SDMMC_ICR_DCRCFAILC_Pos)SDMMC_ICR_DCRCFAILC_PosSDMMC_ICR_CCRCFAILCSDMMC_ICR_CCRCFAILC_Msk(0x1UL << SDMMC_ICR_CCRCFAILC_Pos)SDMMC_ICR_CCRCFAILC_PosSDMMC_STA_SDIOITSDMMC_STA_SDIOIT_Msk(0x1UL << SDMMC_STA_SDIOIT_Pos)SDMMC_STA_SDIOIT_PosSDMMC_STA_RXDAVLSDMMC_STA_RXDAVL_Msk(0x1UL << SDMMC_STA_RXDAVL_Pos)SDMMC_STA_RXDAVL_PosSDMMC_STA_TXDAVLSDMMC_STA_TXDAVL_Msk(0x1UL << SDMMC_STA_TXDAVL_Pos)SDMMC_STA_TXDAVL_PosSDMMC_STA_RXFIFOESDMMC_STA_RXFIFOE_Msk(0x1UL << SDMMC_STA_RXFIFOE_Pos)SDMMC_STA_RXFIFOE_PosSDMMC_STA_TXFIFOESDMMC_STA_TXFIFOE_Msk(0x1UL << SDMMC_STA_TXFIFOE_Pos)SDMMC_STA_TXFIFOE_PosSDMMC_STA_RXFIFOFSDMMC_STA_RXFIFOF_Msk(0x1UL << SDMMC_STA_RXFIFOF_Pos)SDMMC_STA_RXFIFOF_PosSDMMC_STA_TXFIFOFSDMMC_STA_TXFIFOF_Msk(0x1UL << SDMMC_STA_TXFIFOF_Pos)SDMMC_STA_TXFIFOF_PosSDMMC_STA_RXFIFOHFSDMMC_STA_RXFIFOHF_Msk(0x1UL << SDMMC_STA_RXFIFOHF_Pos)SDMMC_STA_RXFIFOHF_PosSDMMC_STA_TXFIFOHESDMMC_STA_TXFIFOHE_Msk(0x1UL << SDMMC_STA_TXFIFOHE_Pos)SDMMC_STA_TXFIFOHE_PosSDMMC_STA_RXACTSDMMC_STA_RXACT_Msk(0x1UL << SDMMC_STA_RXACT_Pos)SDMMC_STA_RXACT_PosSDMMC_STA_TXACTSDMMC_STA_TXACT_Msk(0x1UL << SDMMC_STA_TXACT_Pos)SDMMC_STA_TXACT_PosSDMMC_STA_CMDACTSDMMC_STA_CMDACT_Msk(0x1UL << SDMMC_STA_CMDACT_Pos)SDMMC_STA_CMDACT_PosSDMMC_STA_DBCKENDSDMMC_STA_DBCKEND_Msk(0x1UL << SDMMC_STA_DBCKEND_Pos)SDMMC_STA_DBCKEND_PosSDMMC_STA_DATAENDSDMMC_STA_DATAEND_Msk(0x1UL << SDMMC_STA_DATAEND_Pos)SDMMC_STA_DATAEND_PosSDMMC_STA_CMDSENTSDMMC_STA_CMDSENT_Msk(0x1UL << SDMMC_STA_CMDSENT_Pos)SDMMC_STA_CMDSENT_PosSDMMC_STA_CMDRENDSDMMC_STA_CMDREND_Msk(0x1UL << SDMMC_STA_CMDREND_Pos)SDMMC_STA_CMDREND_PosSDMMC_STA_RXOVERRSDMMC_STA_RXOVERR_Msk(0x1UL << SDMMC_STA_RXOVERR_Pos)SDMMC_STA_RXOVERR_PosSDMMC_STA_TXUNDERRSDMMC_STA_TXUNDERR_Msk(0x1UL << SDMMC_STA_TXUNDERR_Pos)SDMMC_STA_TXUNDERR_PosSDMMC_STA_DTIMEOUTSDMMC_STA_DTIMEOUT_Msk(0x1UL << SDMMC_STA_DTIMEOUT_Pos)SDMMC_STA_DTIMEOUT_PosSDMMC_STA_CTIMEOUTSDMMC_STA_CTIMEOUT_Msk(0x1UL << SDMMC_STA_CTIMEOUT_Pos)SDMMC_STA_CTIMEOUT_PosSDMMC_STA_DCRCFAILSDMMC_STA_DCRCFAIL_Msk(0x1UL << SDMMC_STA_DCRCFAIL_Pos)SDMMC_STA_DCRCFAIL_PosSDMMC_STA_CCRCFAILSDMMC_STA_CCRCFAIL_Msk(0x1UL << SDMMC_STA_CCRCFAIL_Pos)SDMMC_STA_CCRCFAIL_PosSDMMC_DCOUNT_DATACOUNTSDMMC_DCOUNT_DATACOUNT_Msk(0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)SDMMC_DCOUNT_DATACOUNT_PosSDMMC_DCTRL_SDIOENSDMMC_DCTRL_SDIOEN_Msk(0x1UL << SDMMC_DCTRL_SDIOEN_Pos)SDMMC_DCTRL_SDIOEN_PosSDMMC_DCTRL_RWMODSDMMC_DCTRL_RWMOD_Msk(0x1UL << SDMMC_DCTRL_RWMOD_Pos)SDMMC_DCTRL_RWMOD_PosSDMMC_DCTRL_RWSTOPSDMMC_DCTRL_RWSTOP_Msk(0x1UL << SDMMC_DCTRL_RWSTOP_Pos)SDMMC_DCTRL_RWSTOP_PosSDMMC_DCTRL_RWSTARTSDMMC_DCTRL_RWSTART_Msk(0x1UL << SDMMC_DCTRL_RWSTART_Pos)SDMMC_DCTRL_RWSTART_PosSDMMC_DCTRL_DBLOCKSIZE_3(0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)SDMMC_DCTRL_DBLOCKSIZE_2(0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)SDMMC_DCTRL_DBLOCKSIZE_1(0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)SDMMC_DCTRL_DBLOCKSIZE_0(0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)SDMMC_DCTRL_DBLOCKSIZESDMMC_DCTRL_DBLOCKSIZE_Msk(0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)SDMMC_DCTRL_DBLOCKSIZE_PosSDMMC_DCTRL_DMAENSDMMC_DCTRL_DMAEN_Msk(0x1UL << SDMMC_DCTRL_DMAEN_Pos)SDMMC_DCTRL_DMAEN_PosSDMMC_DCTRL_DTMODESDMMC_DCTRL_DTMODE_Msk(0x1UL << SDMMC_DCTRL_DTMODE_Pos)SDMMC_DCTRL_DTMODE_PosSDMMC_DCTRL_DTDIRSDMMC_DCTRL_DTDIR_Msk(0x1UL << SDMMC_DCTRL_DTDIR_Pos)SDMMC_DCTRL_DTDIR_PosSDMMC_DCTRL_DTENSDMMC_DCTRL_DTEN_Msk(0x1UL << SDMMC_DCTRL_DTEN_Pos)SDMMC_DCTRL_DTEN_PosSDMMC_DLEN_DATALENGTHSDMMC_DLEN_DATALENGTH_Msk(0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)SDMMC_DLEN_DATALENGTH_PosSDMMC_DTIMER_DATATIMESDMMC_DTIMER_DATATIME_Msk(0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)SDMMC_DTIMER_DATATIME_PosSDMMC_RESP4_CARDSTATUS4SDMMC_RESP4_CARDSTATUS4_Msk(0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)SDMMC_RESP4_CARDSTATUS4_PosSDMMC_RESP3_CARDSTATUS3SDMMC_RESP3_CARDSTATUS3_Msk(0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)SDMMC_RESP3_CARDSTATUS3_PosSDMMC_RESP2_CARDSTATUS2SDMMC_RESP2_CARDSTATUS2_Msk(0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)SDMMC_RESP2_CARDSTATUS2_PosSDMMC_RESP1_CARDSTATUS1SDMMC_RESP1_CARDSTATUS1_Msk(0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)SDMMC_RESP1_CARDSTATUS1_PosSDMMC_RESP0_CARDSTATUS0SDMMC_RESP0_CARDSTATUS0_Msk(0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)SDMMC_RESP0_CARDSTATUS0_PosSDMMC_RESPCMD_RESPCMDSDMMC_RESPCMD_RESPCMD_Msk(0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)SDMMC_RESPCMD_RESPCMD_PosSDMMC_CMD_SDIOSUSPENDSDMMC_CMD_SDIOSUSPEND_Msk(0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)SDMMC_CMD_SDIOSUSPEND_PosSDMMC_CMD_CPSMENSDMMC_CMD_CPSMEN_Msk(0x1UL << SDMMC_CMD_CPSMEN_Pos)SDMMC_CMD_CPSMEN_PosSDMMC_CMD_WAITPENDSDMMC_CMD_WAITPEND_Msk(0x1UL << SDMMC_CMD_WAITPEND_Pos)SDMMC_CMD_WAITPEND_PosSDMMC_CMD_WAITINTSDMMC_CMD_WAITINT_Msk(0x1UL << SDMMC_CMD_WAITINT_Pos)SDMMC_CMD_WAITINT_PosSDMMC_CMD_WAITRESP_1(0x2UL << SDMMC_CMD_WAITRESP_Pos)SDMMC_CMD_WAITRESP_0(0x1UL << SDMMC_CMD_WAITRESP_Pos)SDMMC_CMD_WAITRESPSDMMC_CMD_WAITRESP_Msk(0x3UL << SDMMC_CMD_WAITRESP_Pos)SDMMC_CMD_WAITRESP_PosSDMMC_CMD_CMDINDEXSDMMC_CMD_CMDINDEX_Msk(0x3FUL << SDMMC_CMD_CMDINDEX_Pos)SDMMC_CMD_CMDINDEX_PosSDMMC_ARG_CMDARGSDMMC_ARG_CMDARG_Msk(0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)SDMMC_ARG_CMDARG_PosSDMMC_CLKCR_HWFC_ENSDMMC_CLKCR_HWFC_EN_Msk(0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)SDMMC_CLKCR_HWFC_EN_PosSDMMC_CLKCR_NEGEDGESDMMC_CLKCR_NEGEDGE_Msk(0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)SDMMC_CLKCR_NEGEDGE_PosSDMMC_CLKCR_WIDBUS_1(0x2UL << SDMMC_CLKCR_WIDBUS_Pos)SDMMC_CLKCR_WIDBUS_0(0x1UL << SDMMC_CLKCR_WIDBUS_Pos)SDMMC_CLKCR_WIDBUSSDMMC_CLKCR_WIDBUS_Msk(0x3UL << SDMMC_CLKCR_WIDBUS_Pos)SDMMC_CLKCR_WIDBUS_PosSDMMC_CLKCR_BYPASSSDMMC_CLKCR_BYPASS_Msk(0x1UL << SDMMC_CLKCR_BYPASS_Pos)SDMMC_CLKCR_BYPASS_PosSDMMC_CLKCR_PWRSAVSDMMC_CLKCR_PWRSAV_Msk(0x1UL << SDMMC_CLKCR_PWRSAV_Pos)SDMMC_CLKCR_PWRSAV_PosSDMMC_CLKCR_CLKENSDMMC_CLKCR_CLKEN_Msk(0x1UL << SDMMC_CLKCR_CLKEN_Pos)SDMMC_CLKCR_CLKEN_PosSDMMC_CLKCR_CLKDIVSDMMC_CLKCR_CLKDIV_Msk(0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)SDMMC_CLKCR_CLKDIV_PosSDMMC_POWER_PWRCTRL_1(0x2UL << SDMMC_POWER_PWRCTRL_Pos)SDMMC_POWER_PWRCTRL_0(0x1UL << SDMMC_POWER_PWRCTRL_Pos)SDMMC_POWER_PWRCTRLSDMMC_POWER_PWRCTRL_Msk(0x3UL << SDMMC_POWER_PWRCTRL_Pos)SDMMC_POWER_PWRCTRL_PosSPDIFRX_DIR_TLOSPDIFRX_DIR_TLO_Msk(0x1FFFUL << SPDIFRX_DIR_TLO_Pos)SPDIFRX_DIR_TLO_PosSPDIFRX_DIR_THISPDIFRX_DIR_THI_Msk(0x13FFUL << SPDIFRX_DIR_THI_Pos)SPDIFRX_DIR_THI_PosSPDIFRX_CSR_SOBSPDIFRX_CSR_SOB_Msk(0x1UL << SPDIFRX_CSR_SOB_Pos)SPDIFRX_CSR_SOB_PosSPDIFRX_CSR_CSSPDIFRX_CSR_CS_Msk(0xFFUL << SPDIFRX_CSR_CS_Pos)SPDIFRX_CSR_CS_PosSPDIFRX_CSR_USRSPDIFRX_CSR_USR_Msk(0xFFFFUL << SPDIFRX_CSR_USR_Pos)SPDIFRX_CSR_USR_PosSPDIFRX_DR1_DRNL2SPDIFRX_DR1_DRNL2_Msk(0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)SPDIFRX_DR1_DRNL2_PosSPDIFRX_DR1_DRNL1SPDIFRX_DR1_DRNL1_Msk(0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)SPDIFRX_DR1_DRNL1_PosSPDIFRX_DR1_PESPDIFRX_DR1_PE_Msk(0x1UL << SPDIFRX_DR1_PE_Pos)SPDIFRX_DR1_PE_PosSPDIFRX_DR1_VSPDIFRX_DR1_V_Msk(0x1UL << SPDIFRX_DR1_V_Pos)SPDIFRX_DR1_V_PosSPDIFRX_DR1_USPDIFRX_DR1_U_Msk(0x1UL << SPDIFRX_DR1_U_Pos)SPDIFRX_DR1_U_PosSPDIFRX_DR1_CSPDIFRX_DR1_C_Msk(0x1UL << SPDIFRX_DR1_C_Pos)SPDIFRX_DR1_C_PosSPDIFRX_DR1_PTSPDIFRX_DR1_PT_Msk(0x3UL << SPDIFRX_DR1_PT_Pos)SPDIFRX_DR1_PT_PosSPDIFRX_DR1_DRSPDIFRX_DR1_DR_Msk(0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)SPDIFRX_DR1_DR_PosSPDIFRX_DR0_PTSPDIFRX_DR0_PT_Msk(0x3UL << SPDIFRX_DR0_PT_Pos)SPDIFRX_DR0_PT_PosSPDIFRX_DR0_CSPDIFRX_DR0_C_Msk(0x1UL << SPDIFRX_DR0_C_Pos)SPDIFRX_DR0_C_PosSPDIFRX_DR0_USPDIFRX_DR0_U_Msk(0x1UL << SPDIFRX_DR0_U_Pos)SPDIFRX_DR0_U_PosSPDIFRX_DR0_VSPDIFRX_DR0_V_Msk(0x1UL << SPDIFRX_DR0_V_Pos)SPDIFRX_DR0_V_PosSPDIFRX_DR0_PESPDIFRX_DR0_PE_Msk(0x1UL << SPDIFRX_DR0_PE_Pos)SPDIFRX_DR0_PE_PosSPDIFRX_DR0_DRSPDIFRX_DR0_DR_Msk(0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)SPDIFRX_DR0_DR_PosSPDIFRX_IFCR_SYNCDCFSPDIFRX_IFCR_SYNCDCF_Msk(0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)SPDIFRX_IFCR_SYNCDCF_PosSPDIFRX_IFCR_SBDCFSPDIFRX_IFCR_SBDCF_Msk(0x1UL << SPDIFRX_IFCR_SBDCF_Pos)SPDIFRX_IFCR_SBDCF_PosSPDIFRX_IFCR_OVRCFSPDIFRX_IFCR_OVRCF_Msk(0x1UL << SPDIFRX_IFCR_OVRCF_Pos)SPDIFRX_IFCR_OVRCF_PosSPDIFRX_IFCR_PERRCFSPDIFRX_IFCR_PERRCF_Msk(0x1UL << SPDIFRX_IFCR_PERRCF_Pos)SPDIFRX_IFCR_PERRCF_PosSPDIFRX_SR_WIDTH5SPDIFRX_SR_WIDTH5_Msk(0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)SPDIFRX_SR_WIDTH5_PosSPDIFRX_SR_TERRSPDIFRX_SR_TERR_Msk(0x1UL << SPDIFRX_SR_TERR_Pos)SPDIFRX_SR_TERR_PosSPDIFRX_SR_SERRSPDIFRX_SR_SERR_Msk(0x1UL << SPDIFRX_SR_SERR_Pos)SPDIFRX_SR_SERR_PosSPDIFRX_SR_FERRSPDIFRX_SR_FERR_Msk(0x1UL << SPDIFRX_SR_FERR_Pos)SPDIFRX_SR_FERR_PosSPDIFRX_SR_SYNCDSPDIFRX_SR_SYNCD_Msk(0x1UL << SPDIFRX_SR_SYNCD_Pos)SPDIFRX_SR_SYNCD_PosSPDIFRX_SR_SBDSPDIFRX_SR_SBD_Msk(0x1UL << SPDIFRX_SR_SBD_Pos)SPDIFRX_SR_SBD_PosSPDIFRX_SR_OVRSPDIFRX_SR_OVR_Msk(0x1UL << SPDIFRX_SR_OVR_Pos)SPDIFRX_SR_OVR_PosSPDIFRX_SR_PERRSPDIFRX_SR_PERR_Msk(0x1UL << SPDIFRX_SR_PERR_Pos)SPDIFRX_SR_PERR_PosSPDIFRX_SR_CSRNESPDIFRX_SR_CSRNE_Msk(0x1UL << SPDIFRX_SR_CSRNE_Pos)SPDIFRX_SR_CSRNE_PosSPDIFRX_SR_RXNESPDIFRX_SR_RXNE_Msk(0x1UL << SPDIFRX_SR_RXNE_Pos)SPDIFRX_SR_RXNE_PosSPDIFRX_IMR_IFEIESPDIFRX_IMR_IFEIE_Msk(0x1UL << SPDIFRX_IMR_IFEIE_Pos)SPDIFRX_IMR_IFEIE_PosSPDIFRX_IMR_SYNCDIESPDIFRX_IMR_SYNCDIE_Msk(0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)SPDIFRX_IMR_SYNCDIE_PosSPDIFRX_IMR_SBLKIESPDIFRX_IMR_SBLKIE_Msk(0x1UL << SPDIFRX_IMR_SBLKIE_Pos)SPDIFRX_IMR_SBLKIE_PosSPDIFRX_IMR_OVRIESPDIFRX_IMR_OVRIE_Msk(0x1UL << SPDIFRX_IMR_OVRIE_Pos)SPDIFRX_IMR_OVRIE_PosSPDIFRX_IMR_PERRIESPDIFRX_IMR_PERRIE_Msk(0x1UL << SPDIFRX_IMR_PERRIE_Pos)SPDIFRX_IMR_PERRIE_PosSPDIFRX_IMR_CSRNEIESPDIFRX_IMR_CSRNEIE_Msk(0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)SPDIFRX_IMR_CSRNEIE_PosSPDIFRX_IMR_RXNEIESPDIFRX_IMR_RXNEIE_Msk(0x1UL << SPDIFRX_IMR_RXNEIE_Pos)SPDIFRX_IMR_RXNEIE_PosSPDIFRX_CR_INSELSPDIFRX_CR_INSEL_Msk(0x7UL << SPDIFRX_CR_INSEL_Pos)SPDIFRX_CR_INSEL_PosSPDIFRX_CR_WFASPDIFRX_CR_WFA_Msk(0x1UL << SPDIFRX_CR_WFA_Pos)SPDIFRX_CR_WFA_PosSPDIFRX_CR_NBTRSPDIFRX_CR_NBTR_Msk(0x3UL << SPDIFRX_CR_NBTR_Pos)SPDIFRX_CR_NBTR_PosSPDIFRX_CR_CHSELSPDIFRX_CR_CHSEL_Msk(0x1UL << SPDIFRX_CR_CHSEL_Pos)SPDIFRX_CR_CHSEL_PosSPDIFRX_CR_CBDMAENSPDIFRX_CR_CBDMAEN_Msk(0x1UL << SPDIFRX_CR_CBDMAEN_Pos)SPDIFRX_CR_CBDMAEN_PosSPDIFRX_CR_PTMSKSPDIFRX_CR_PTMSK_Msk(0x1UL << SPDIFRX_CR_PTMSK_Pos)SPDIFRX_CR_PTMSK_PosSPDIFRX_CR_CUMSKSPDIFRX_CR_CUMSK_Msk(0x1UL << SPDIFRX_CR_CUMSK_Pos)SPDIFRX_CR_CUMSK_PosSPDIFRX_CR_VMSKSPDIFRX_CR_VMSK_Msk(0x1UL << SPDIFRX_CR_VMSK_Pos)SPDIFRX_CR_VMSK_PosSPDIFRX_CR_PMSKSPDIFRX_CR_PMSK_Msk(0x1UL << SPDIFRX_CR_PMSK_Pos)SPDIFRX_CR_PMSK_PosSPDIFRX_CR_DRFMTSPDIFRX_CR_DRFMT_Msk(0x3UL << SPDIFRX_CR_DRFMT_Pos)SPDIFRX_CR_DRFMT_PosSPDIFRX_CR_RXSTEOSPDIFRX_CR_RXSTEO_Msk(0x1UL << SPDIFRX_CR_RXSTEO_Pos)SPDIFRX_CR_RXSTEO_PosSPDIFRX_CR_RXDMAENSPDIFRX_CR_RXDMAEN_Msk(0x1UL << SPDIFRX_CR_RXDMAEN_Pos)SPDIFRX_CR_RXDMAEN_PosSPDIFRX_CR_SPDIFENSPDIFRX_CR_SPDIFEN_Msk(0x3UL << SPDIFRX_CR_SPDIFEN_Pos)SPDIFRX_CR_SPDIFEN_PosSAI_xDR_DATASAI_xDR_DATA_Msk(0xFFFFFFFFUL << SAI_xDR_DATA_Pos)SAI_xDR_DATA_PosSAI_xCLRFR_CLFSDETSAI_xCLRFR_CLFSDET_Msk(0x1UL << SAI_xCLRFR_CLFSDET_Pos)SAI_xCLRFR_CLFSDET_PosSAI_xCLRFR_CAFSDETSAI_xCLRFR_CAFSDET_Msk(0x1UL << SAI_xCLRFR_CAFSDET_Pos)SAI_xCLRFR_CAFSDET_PosSAI_xCLRFR_CCNRDYSAI_xCLRFR_CCNRDY_Msk(0x1UL << SAI_xCLRFR_CCNRDY_Pos)SAI_xCLRFR_CCNRDY_PosSAI_xCLRFR_CFREQSAI_xCLRFR_CFREQ_Msk(0x1UL << SAI_xCLRFR_CFREQ_Pos)SAI_xCLRFR_CFREQ_PosSAI_xCLRFR_CWCKCFGSAI_xCLRFR_CWCKCFG_Msk(0x1UL << SAI_xCLRFR_CWCKCFG_Pos)SAI_xCLRFR_CWCKCFG_PosSAI_xCLRFR_CMUTEDETSAI_xCLRFR_CMUTEDET_Msk(0x1UL << SAI_xCLRFR_CMUTEDET_Pos)SAI_xCLRFR_CMUTEDET_PosSAI_xCLRFR_COVRUDRSAI_xCLRFR_COVRUDR_Msk(0x1UL << SAI_xCLRFR_COVRUDR_Pos)SAI_xCLRFR_COVRUDR_PosSAI_xSR_FLVL_2(0x4UL << SAI_xSR_FLVL_Pos)SAI_xSR_FLVL_1(0x2UL << SAI_xSR_FLVL_Pos)SAI_xSR_FLVL_0(0x1UL << SAI_xSR_FLVL_Pos)SAI_xSR_FLVLSAI_xSR_FLVL_Msk(0x7UL << SAI_xSR_FLVL_Pos)SAI_xSR_FLVL_PosSAI_xSR_LFSDETSAI_xSR_LFSDET_Msk(0x1UL << SAI_xSR_LFSDET_Pos)SAI_xSR_LFSDET_PosSAI_xSR_AFSDETSAI_xSR_AFSDET_Msk(0x1UL << SAI_xSR_AFSDET_Pos)SAI_xSR_AFSDET_PosSAI_xSR_CNRDYSAI_xSR_CNRDY_Msk(0x1UL << SAI_xSR_CNRDY_Pos)SAI_xSR_CNRDY_PosSAI_xSR_FREQSAI_xSR_FREQ_Msk(0x1UL << SAI_xSR_FREQ_Pos)SAI_xSR_FREQ_PosSAI_xSR_WCKCFGSAI_xSR_WCKCFG_Msk(0x1UL << SAI_xSR_WCKCFG_Pos)SAI_xSR_WCKCFG_PosSAI_xSR_MUTEDETSAI_xSR_MUTEDET_Msk(0x1UL << SAI_xSR_MUTEDET_Pos)SAI_xSR_MUTEDET_PosSAI_xSR_OVRUDRSAI_xSR_OVRUDR_Msk(0x1UL << SAI_xSR_OVRUDR_Pos)SAI_xSR_OVRUDR_PosSAI_xIMR_LFSDETIESAI_xIMR_LFSDETIE_Msk(0x1UL << SAI_xIMR_LFSDETIE_Pos)SAI_xIMR_LFSDETIE_PosSAI_xIMR_AFSDETIESAI_xIMR_AFSDETIE_Msk(0x1UL << SAI_xIMR_AFSDETIE_Pos)SAI_xIMR_AFSDETIE_PosSAI_xIMR_CNRDYIESAI_xIMR_CNRDYIE_Msk(0x1UL << SAI_xIMR_CNRDYIE_Pos)SAI_xIMR_CNRDYIE_PosSAI_xIMR_FREQIESAI_xIMR_FREQIE_Msk(0x1UL << SAI_xIMR_FREQIE_Pos)SAI_xIMR_FREQIE_PosSAI_xIMR_WCKCFGIESAI_xIMR_WCKCFGIE_Msk(0x1UL << SAI_xIMR_WCKCFGIE_Pos)SAI_xIMR_WCKCFGIE_PosSAI_xIMR_MUTEDETIESAI_xIMR_MUTEDETIE_Msk(0x1UL << SAI_xIMR_MUTEDETIE_Pos)SAI_xIMR_MUTEDETIE_PosSAI_xIMR_OVRUDRIESAI_xIMR_OVRUDRIE_Msk(0x1UL << SAI_xIMR_OVRUDRIE_Pos)SAI_xIMR_OVRUDRIE_PosSAI_xSLOTR_SLOTENSAI_xSLOTR_SLOTEN_Msk(0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)SAI_xSLOTR_SLOTEN_PosSAI_xSLOTR_NBSLOT_3(0x8UL << SAI_xSLOTR_NBSLOT_Pos)SAI_xSLOTR_NBSLOT_2(0x4UL << SAI_xSLOTR_NBSLOT_Pos)SAI_xSLOTR_NBSLOT_1(0x2UL << SAI_xSLOTR_NBSLOT_Pos)SAI_xSLOTR_NBSLOT_0(0x1UL << SAI_xSLOTR_NBSLOT_Pos)SAI_xSLOTR_NBSLOTSAI_xSLOTR_NBSLOT_Msk(0xFUL << SAI_xSLOTR_NBSLOT_Pos)SAI_xSLOTR_NBSLOT_PosSAI_xSLOTR_SLOTSZ_1(0x2UL << SAI_xSLOTR_SLOTSZ_Pos)SAI_xSLOTR_SLOTSZ_0(0x1UL << SAI_xSLOTR_SLOTSZ_Pos)SAI_xSLOTR_SLOTSZSAI_xSLOTR_SLOTSZ_Msk(0x3UL << SAI_xSLOTR_SLOTSZ_Pos)SAI_xSLOTR_SLOTSZ_PosSAI_xSLOTR_FBOFF_4(0x10UL << SAI_xSLOTR_FBOFF_Pos)SAI_xSLOTR_FBOFF_3(0x08UL << SAI_xSLOTR_FBOFF_Pos)SAI_xSLOTR_FBOFF_2(0x04UL << SAI_xSLOTR_FBOFF_Pos)SAI_xSLOTR_FBOFF_1(0x02UL << SAI_xSLOTR_FBOFF_Pos)SAI_xSLOTR_FBOFF_0(0x01UL << SAI_xSLOTR_FBOFF_Pos)SAI_xSLOTR_FBOFFSAI_xSLOTR_FBOFF_Msk(0x1FUL << SAI_xSLOTR_FBOFF_Pos)SAI_xSLOTR_FBOFF_PosSAI_xFRCR_FSPOSAI_xFRCR_FSPOLSAI_xFRCR_FSOFFSAI_xFRCR_FSOFF_Msk(0x1UL << SAI_xFRCR_FSOFF_Pos)SAI_xFRCR_FSOFF_PosSAI_xFRCR_FSPOL_Msk(0x1UL << SAI_xFRCR_FSPOL_Pos)SAI_xFRCR_FSPOL_PosSAI_xFRCR_FSDEFSAI_xFRCR_FSDEF_Msk(0x1UL << SAI_xFRCR_FSDEF_Pos)SAI_xFRCR_FSDEF_PosSAI_xFRCR_FSALL_6(0x40UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_5(0x20UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_4(0x10UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_3(0x08UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_2(0x04UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_1(0x02UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_0(0x01UL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALLSAI_xFRCR_FSALL_Msk(0x7FUL << SAI_xFRCR_FSALL_Pos)SAI_xFRCR_FSALL_PosSAI_xFRCR_FRL_7(0x80UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_6(0x40UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_5(0x20UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_4(0x10UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_3(0x08UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_2(0x04UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_1(0x02UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_0(0x01UL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRLSAI_xFRCR_FRL_Msk(0xFFUL << SAI_xFRCR_FRL_Pos)SAI_xFRCR_FRL_PosSAI_xCR2_COMP_1(0x2UL << SAI_xCR2_COMP_Pos)SAI_xCR2_COMP_0(0x1UL << SAI_xCR2_COMP_Pos)SAI_xCR2_COMPSAI_xCR2_COMP_Msk(0x3UL << SAI_xCR2_COMP_Pos)SAI_xCR2_COMP_PosSAI_xCR2_CPLSAI_xCR2_CPL_Msk(0x1UL << SAI_xCR2_CPL_Pos)SAI_xCR2_CPL_PosSAI_xCR2_MUTECNT_5(0x20UL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNT_4(0x10UL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNT_3(0x08UL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNT_2(0x04UL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNT_1(0x02UL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNT_0(0x01UL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNTSAI_xCR2_MUTECNT_Msk(0x3FUL << SAI_xCR2_MUTECNT_Pos)SAI_xCR2_MUTECNT_PosSAI_xCR2_MUTEVALSAI_xCR2_MUTEVAL_Msk(0x1UL << SAI_xCR2_MUTEVAL_Pos)SAI_xCR2_MUTEVAL_PosSAI_xCR2_MUTESAI_xCR2_MUTE_Msk(0x1UL << SAI_xCR2_MUTE_Pos)SAI_xCR2_MUTE_PosSAI_xCR2_TRISSAI_xCR2_TRIS_Msk(0x1UL << SAI_xCR2_TRIS_Pos)SAI_xCR2_TRIS_PosSAI_xCR2_FFLUSHSAI_xCR2_FFLUSH_Msk(0x1UL << SAI_xCR2_FFLUSH_Pos)SAI_xCR2_FFLUSH_PosSAI_xCR2_FTH_2(0x4UL << SAI_xCR2_FTH_Pos)SAI_xCR2_FTH_1(0x2UL << SAI_xCR2_FTH_Pos)SAI_xCR2_FTH_0(0x1UL << SAI_xCR2_FTH_Pos)SAI_xCR2_FTHSAI_xCR2_FTH_Msk(0x7UL << SAI_xCR2_FTH_Pos)SAI_xCR2_FTH_PosSAI_xCR1_MCKDIV_3(0x8UL << SAI_xCR1_MCKDIV_Pos)SAI_xCR1_MCKDIV_2(0x4UL << SAI_xCR1_MCKDIV_Pos)SAI_xCR1_MCKDIV_1(0x2UL << SAI_xCR1_MCKDIV_Pos)SAI_xCR1_MCKDIV_0(0x1UL << SAI_xCR1_MCKDIV_Pos)SAI_xCR1_MCKDIVSAI_xCR1_MCKDIV_Msk(0xFUL << SAI_xCR1_MCKDIV_Pos)SAI_xCR1_MCKDIV_PosSAI_xCR1_NODIVSAI_xCR1_NODIV_Msk(0x1UL << SAI_xCR1_NODIV_Pos)SAI_xCR1_NODIV_PosSAI_xCR1_DMAENSAI_xCR1_DMAEN_Msk(0x1UL << SAI_xCR1_DMAEN_Pos)SAI_xCR1_DMAEN_PosSAI_xCR1_SAIENSAI_xCR1_SAIEN_Msk(0x1UL << SAI_xCR1_SAIEN_Pos)SAI_xCR1_SAIEN_PosSAI_xCR1_OUTDRIVSAI_xCR1_OUTDRIV_Msk(0x1UL << SAI_xCR1_OUTDRIV_Pos)SAI_xCR1_OUTDRIV_PosSAI_xCR1_MONOSAI_xCR1_MONO_Msk(0x1UL << SAI_xCR1_MONO_Pos)SAI_xCR1_MONO_PosSAI_xCR1_SYNCEN_1(0x2UL << SAI_xCR1_SYNCEN_Pos)SAI_xCR1_SYNCEN_0(0x1UL << SAI_xCR1_SYNCEN_Pos)SAI_xCR1_SYNCENSAI_xCR1_SYNCEN_Msk(0x3UL << SAI_xCR1_SYNCEN_Pos)SAI_xCR1_SYNCEN_PosSAI_xCR1_CKSTRSAI_xCR1_CKSTR_Msk(0x1UL << SAI_xCR1_CKSTR_Pos)SAI_xCR1_CKSTR_PosSAI_xCR1_LSBFIRSTSAI_xCR1_LSBFIRST_Msk(0x1UL << SAI_xCR1_LSBFIRST_Pos)SAI_xCR1_LSBFIRST_PosSAI_xCR1_DS_2(0x4UL << SAI_xCR1_DS_Pos)SAI_xCR1_DS_1(0x2UL << SAI_xCR1_DS_Pos)SAI_xCR1_DS_0(0x1UL << SAI_xCR1_DS_Pos)SAI_xCR1_DSSAI_xCR1_DS_Msk(0x7UL << SAI_xCR1_DS_Pos)SAI_xCR1_DS_PosSAI_xCR1_PRTCFG_1(0x2UL << SAI_xCR1_PRTCFG_Pos)SAI_xCR1_PRTCFG_0(0x1UL << SAI_xCR1_PRTCFG_Pos)SAI_xCR1_PRTCFGSAI_xCR1_PRTCFG_Msk(0x3UL << SAI_xCR1_PRTCFG_Pos)SAI_xCR1_PRTCFG_PosSAI_xCR1_MODE_1(0x2UL << SAI_xCR1_MODE_Pos)SAI_xCR1_MODE_0(0x1UL << SAI_xCR1_MODE_Pos)SAI_xCR1_MODESAI_xCR1_MODE_Msk(0x3UL << SAI_xCR1_MODE_Pos)SAI_xCR1_MODE_PosSAI_GCR_SYNCOUT_1(0x2UL << SAI_GCR_SYNCOUT_Pos)SAI_GCR_SYNCOUT_0(0x1UL << SAI_GCR_SYNCOUT_Pos)SAI_GCR_SYNCOUTSAI_GCR_SYNCOUT_Msk(0x3UL << SAI_GCR_SYNCOUT_Pos)SAI_GCR_SYNCOUT_PosSAI_GCR_SYNCIN_1(0x2UL << SAI_GCR_SYNCIN_Pos)SAI_GCR_SYNCIN_0(0x1UL << SAI_GCR_SYNCIN_Pos)SAI_GCR_SYNCINSAI_GCR_SYNCIN_Msk(0x3UL << SAI_GCR_SYNCIN_Pos)SAI_GCR_SYNCIN_PosRTC_BKP_NUMBERRTC_BKP31RRTC_BKP31R_Msk(0xFFFFFFFFUL << RTC_BKP31R_Pos)RTC_BKP31R_PosRTC_BKP30RRTC_BKP30R_Msk(0xFFFFFFFFUL << RTC_BKP30R_Pos)RTC_BKP30R_PosRTC_BKP29RRTC_BKP29R_Msk(0xFFFFFFFFUL << RTC_BKP29R_Pos)RTC_BKP29R_PosRTC_BKP28RRTC_BKP28R_Msk(0xFFFFFFFFUL << RTC_BKP28R_Pos)RTC_BKP28R_PosRTC_BKP27RRTC_BKP27R_Msk(0xFFFFFFFFUL << RTC_BKP27R_Pos)RTC_BKP27R_PosRTC_BKP26RRTC_BKP26R_Msk(0xFFFFFFFFUL << RTC_BKP26R_Pos)RTC_BKP26R_PosRTC_BKP25RRTC_BKP25R_Msk(0xFFFFFFFFUL << RTC_BKP25R_Pos)RTC_BKP25R_PosRTC_BKP24RRTC_BKP24R_Msk(0xFFFFFFFFUL << RTC_BKP24R_Pos)RTC_BKP24R_PosRTC_BKP23RRTC_BKP23R_Msk(0xFFFFFFFFUL << RTC_BKP23R_Pos)RTC_BKP23R_PosRTC_BKP22RRTC_BKP22R_Msk(0xFFFFFFFFUL << RTC_BKP22R_Pos)RTC_BKP22R_PosRTC_BKP21RRTC_BKP21R_Msk(0xFFFFFFFFUL << RTC_BKP21R_Pos)RTC_BKP21R_PosRTC_BKP20RRTC_BKP20R_Msk(0xFFFFFFFFUL << RTC_BKP20R_Pos)RTC_BKP20R_PosRTC_BKP19RRTC_BKP19R_Msk(0xFFFFFFFFUL << RTC_BKP19R_Pos)RTC_BKP19R_PosRTC_BKP18RRTC_BKP18R_Msk(0xFFFFFFFFUL << RTC_BKP18R_Pos)RTC_BKP18R_PosRTC_BKP17RRTC_BKP17R_Msk(0xFFFFFFFFUL << RTC_BKP17R_Pos)RTC_BKP17R_PosRTC_BKP16RRTC_BKP16R_Msk(0xFFFFFFFFUL << RTC_BKP16R_Pos)RTC_BKP16R_PosRTC_BKP15RRTC_BKP15R_Msk(0xFFFFFFFFUL << RTC_BKP15R_Pos)RTC_BKP15R_PosRTC_BKP14RRTC_BKP14R_Msk(0xFFFFFFFFUL << RTC_BKP14R_Pos)RTC_BKP14R_PosRTC_BKP13RRTC_BKP13R_Msk(0xFFFFFFFFUL << RTC_BKP13R_Pos)RTC_BKP13R_PosRTC_BKP12RRTC_BKP12R_Msk(0xFFFFFFFFUL << RTC_BKP12R_Pos)RTC_BKP12R_PosRTC_BKP11RRTC_BKP11R_Msk(0xFFFFFFFFUL << RTC_BKP11R_Pos)RTC_BKP11R_PosRTC_BKP10RRTC_BKP10R_Msk(0xFFFFFFFFUL << RTC_BKP10R_Pos)RTC_BKP10R_PosRTC_BKP9RRTC_BKP9R_Msk(0xFFFFFFFFUL << RTC_BKP9R_Pos)RTC_BKP9R_PosRTC_BKP8RRTC_BKP8R_Msk(0xFFFFFFFFUL << RTC_BKP8R_Pos)RTC_BKP8R_PosRTC_BKP7RRTC_BKP7R_Msk(0xFFFFFFFFUL << RTC_BKP7R_Pos)RTC_BKP7R_PosRTC_BKP6RRTC_BKP6R_Msk(0xFFFFFFFFUL << RTC_BKP6R_Pos)RTC_BKP6R_PosRTC_BKP5RRTC_BKP5R_Msk(0xFFFFFFFFUL << RTC_BKP5R_Pos)RTC_BKP5R_PosRTC_BKP4RRTC_BKP4R_Msk(0xFFFFFFFFUL << RTC_BKP4R_Pos)RTC_BKP4R_PosRTC_BKP3RRTC_BKP3R_Msk(0xFFFFFFFFUL << RTC_BKP3R_Pos)RTC_BKP3R_PosRTC_BKP2RRTC_BKP2R_Msk(0xFFFFFFFFUL << RTC_BKP2R_Pos)RTC_BKP2R_PosRTC_BKP1RRTC_BKP1R_Msk(0xFFFFFFFFUL << RTC_BKP1R_Pos)RTC_BKP1R_PosRTC_BKP0RRTC_BKP0R_Msk(0xFFFFFFFFUL << RTC_BKP0R_Pos)RTC_BKP0R_PosRTC_OR_ALARMTYPERTC_OR_ALARMOUTTYPERTC_OR_ALARMOUTTYPE_Msk(0x1UL << RTC_OR_ALARMOUTTYPE_Pos)RTC_OR_ALARMOUTTYPE_PosRTC_OR_TSINSEL_1(0x2UL << RTC_OR_TSINSEL_Pos)RTC_OR_TSINSEL_0(0x1UL << RTC_OR_TSINSEL_Pos)RTC_OR_TSINSELRTC_OR_TSINSEL_Msk(0x3UL << RTC_OR_TSINSEL_Pos)RTC_OR_TSINSEL_PosRTC_ALRMBSSR_SSRTC_ALRMBSSR_SS_Msk(0x7FFFUL << RTC_ALRMBSSR_SS_Pos)RTC_ALRMBSSR_SS_PosRTC_ALRMBSSR_MASKSS_3(0x8UL << RTC_ALRMBSSR_MASKSS_Pos)RTC_ALRMBSSR_MASKSS_2(0x4UL << RTC_ALRMBSSR_MASKSS_Pos)RTC_ALRMBSSR_MASKSS_1(0x2UL << RTC_ALRMBSSR_MASKSS_Pos)RTC_ALRMBSSR_MASKSS_0(0x1UL << RTC_ALRMBSSR_MASKSS_Pos)RTC_ALRMBSSR_MASKSSRTC_ALRMBSSR_MASKSS_Msk(0xFUL << RTC_ALRMBSSR_MASKSS_Pos)RTC_ALRMBSSR_MASKSS_PosRTC_ALRMASSR_SSRTC_ALRMASSR_SS_Msk(0x7FFFUL << RTC_ALRMASSR_SS_Pos)RTC_ALRMASSR_SS_PosRTC_ALRMASSR_MASKSS_3(0x8UL << RTC_ALRMASSR_MASKSS_Pos)RTC_ALRMASSR_MASKSS_2(0x4UL << RTC_ALRMASSR_MASKSS_Pos)RTC_ALRMASSR_MASKSS_1(0x2UL << RTC_ALRMASSR_MASKSS_Pos)RTC_ALRMASSR_MASKSS_0(0x1UL << RTC_ALRMASSR_MASKSS_Pos)RTC_ALRMASSR_MASKSSRTC_ALRMASSR_MASKSS_Msk(0xFUL << RTC_ALRMASSR_MASKSS_Pos)RTC_ALRMASSR_MASKSS_PosRTC_TAMPCR_TAMP1ERTC_TAMPCR_TAMP1E_Msk(0x1UL << RTC_TAMPCR_TAMP1E_Pos)RTC_TAMPCR_TAMP1E_PosRTC_TAMPCR_TAMP1TRGRTC_TAMPCR_TAMP1TRG_Msk(0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)RTC_TAMPCR_TAMP1TRG_PosRTC_TAMPCR_TAMPIERTC_TAMPCR_TAMPIE_Msk(0x1UL << RTC_TAMPCR_TAMPIE_Pos)RTC_TAMPCR_TAMPIE_PosRTC_TAMPCR_TAMP2ERTC_TAMPCR_TAMP2E_Msk(0x1UL << RTC_TAMPCR_TAMP2E_Pos)RTC_TAMPCR_TAMP2E_PosRTC_TAMPCR_TAMP2TRGRTC_TAMPCR_TAMP2TRG_Msk(0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)RTC_TAMPCR_TAMP2TRG_PosRTC_TAMPCR_TAMP3ERTC_TAMPCR_TAMP3E_Msk(0x1UL << RTC_TAMPCR_TAMP3E_Pos)RTC_TAMPCR_TAMP3E_PosRTC_TAMPCR_TAMP3TRGRTC_TAMPCR_TAMP3TRG_Msk(0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)RTC_TAMPCR_TAMP3TRG_PosRTC_TAMPCR_TAMPTSRTC_TAMPCR_TAMPTS_Msk(0x1UL << RTC_TAMPCR_TAMPTS_Pos)RTC_TAMPCR_TAMPTS_PosRTC_TAMPCR_TAMPFREQ_2(0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)RTC_TAMPCR_TAMPFREQ_1(0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)RTC_TAMPCR_TAMPFREQ_0(0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)RTC_TAMPCR_TAMPFREQRTC_TAMPCR_TAMPFREQ_Msk(0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)RTC_TAMPCR_TAMPFREQ_PosRTC_TAMPCR_TAMPFLT_1(0x2UL << RTC_TAMPCR_TAMPFLT_Pos)RTC_TAMPCR_TAMPFLT_0(0x1UL << RTC_TAMPCR_TAMPFLT_Pos)RTC_TAMPCR_TAMPFLTRTC_TAMPCR_TAMPFLT_Msk(0x3UL << RTC_TAMPCR_TAMPFLT_Pos)RTC_TAMPCR_TAMPFLT_PosRTC_TAMPCR_TAMPPRCH_1(0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)RTC_TAMPCR_TAMPPRCH_0(0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)RTC_TAMPCR_TAMPPRCHRTC_TAMPCR_TAMPPRCH_Msk(0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)RTC_TAMPCR_TAMPPRCH_PosRTC_TAMPCR_TAMPPUDISRTC_TAMPCR_TAMPPUDIS_Msk(0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)RTC_TAMPCR_TAMPPUDIS_PosRTC_TAMPCR_TAMP1IERTC_TAMPCR_TAMP1IE_Msk(0x1UL << RTC_TAMPCR_TAMP1IE_Pos)RTC_TAMPCR_TAMP1IE_PosRTC_TAMPCR_TAMP1NOERASERTC_TAMPCR_TAMP1NOERASE_Msk(0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)RTC_TAMPCR_TAMP1NOERASE_PosRTC_TAMPCR_TAMP1MFRTC_TAMPCR_TAMP1MF_Msk(0x1UL << RTC_TAMPCR_TAMP1MF_Pos)RTC_TAMPCR_TAMP1MF_PosRTC_TAMPCR_TAMP2IERTC_TAMPCR_TAMP2IE_Msk(0x1UL << RTC_TAMPCR_TAMP2IE_Pos)RTC_TAMPCR_TAMP2IE_PosRTC_TAMPCR_TAMP2NOERASERTC_TAMPCR_TAMP2NOERASE_Msk(0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)RTC_TAMPCR_TAMP2NOERASE_PosRTC_TAMPCR_TAMP2MFRTC_TAMPCR_TAMP2MF_Msk(0x1UL << RTC_TAMPCR_TAMP2MF_Pos)RTC_TAMPCR_TAMP2MF_PosRTC_TAMPCR_TAMP3IERTC_TAMPCR_TAMP3IE_Msk(0x1UL << RTC_TAMPCR_TAMP3IE_Pos)RTC_TAMPCR_TAMP3IE_PosRTC_TAMPCR_TAMP3NOERASERTC_TAMPCR_TAMP3NOERASE_Msk(0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)RTC_TAMPCR_TAMP3NOERASE_PosRTC_TAMPCR_TAMP3MFRTC_TAMPCR_TAMP3MF_Msk(0x1UL << RTC_TAMPCR_TAMP3MF_Pos)RTC_TAMPCR_TAMP3MF_PosRTC_CALR_CALM_8(0x100UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_7(0x080UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_6(0x040UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_5(0x020UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_4(0x010UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_3(0x008UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_2(0x004UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_1(0x002UL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_0(0x001UL << RTC_CALR_CALM_Pos)RTC_CALR_CALMRTC_CALR_CALM_Msk(0x1FFUL << RTC_CALR_CALM_Pos)RTC_CALR_CALM_PosRTC_CALR_CALW16RTC_CALR_CALW16_Msk(0x1UL << RTC_CALR_CALW16_Pos)RTC_CALR_CALW16_PosRTC_CALR_CALW8RTC_CALR_CALW8_Msk(0x1UL << RTC_CALR_CALW8_Pos)RTC_CALR_CALW8_PosRTC_CALR_CALPRTC_CALR_CALP_Msk(0x1UL << RTC_CALR_CALP_Pos)RTC_CALR_CALP_PosRTC_TSSSR_SSRTC_TSSSR_SS_Msk(0xFFFFUL << RTC_TSSSR_SS_Pos)RTC_TSSSR_SS_PosRTC_TSDR_DU_3(0x8UL << RTC_TSDR_DU_Pos)RTC_TSDR_DU_2(0x4UL << RTC_TSDR_DU_Pos)RTC_TSDR_DU_1(0x2UL << RTC_TSDR_DU_Pos)RTC_TSDR_DU_0(0x1UL << RTC_TSDR_DU_Pos)RTC_TSDR_DURTC_TSDR_DU_Msk(0xFUL << RTC_TSDR_DU_Pos)RTC_TSDR_DU_PosRTC_TSDR_DT_1(0x2UL << RTC_TSDR_DT_Pos)RTC_TSDR_DT_0(0x1UL << RTC_TSDR_DT_Pos)RTC_TSDR_DTRTC_TSDR_DT_Msk(0x3UL << RTC_TSDR_DT_Pos)RTC_TSDR_DT_PosRTC_TSDR_MU_3(0x8UL << RTC_TSDR_MU_Pos)RTC_TSDR_MU_2(0x4UL << RTC_TSDR_MU_Pos)RTC_TSDR_MU_1(0x2UL << RTC_TSDR_MU_Pos)RTC_TSDR_MU_0(0x1UL << RTC_TSDR_MU_Pos)RTC_TSDR_MURTC_TSDR_MU_Msk(0xFUL << RTC_TSDR_MU_Pos)RTC_TSDR_MU_PosRTC_TSDR_MTRTC_TSDR_MT_Msk(0x1UL << RTC_TSDR_MT_Pos)RTC_TSDR_MT_PosRTC_TSDR_WDU_2(0x4UL << RTC_TSDR_WDU_Pos)RTC_TSDR_WDU_1(0x2UL << RTC_TSDR_WDU_Pos)RTC_TSDR_WDU_0(0x1UL << RTC_TSDR_WDU_Pos)RTC_TSDR_WDURTC_TSDR_WDU_Msk(0x7UL << RTC_TSDR_WDU_Pos)RTC_TSDR_WDU_PosRTC_TSTR_SU_3(0x8UL << RTC_TSTR_SU_Pos)RTC_TSTR_SU_2(0x4UL << RTC_TSTR_SU_Pos)RTC_TSTR_SU_1(0x2UL << RTC_TSTR_SU_Pos)RTC_TSTR_SU_0(0x1UL << RTC_TSTR_SU_Pos)RTC_TSTR_SURTC_TSTR_SU_Msk(0xFUL << RTC_TSTR_SU_Pos)RTC_TSTR_SU_PosRTC_TSTR_ST_2(0x4UL << RTC_TSTR_ST_Pos)RTC_TSTR_ST_1(0x2UL << RTC_TSTR_ST_Pos)RTC_TSTR_ST_0(0x1UL << RTC_TSTR_ST_Pos)RTC_TSTR_STRTC_TSTR_ST_Msk(0x7UL << RTC_TSTR_ST_Pos)RTC_TSTR_ST_PosRTC_TSTR_MNU_3(0x8UL << RTC_TSTR_MNU_Pos)RTC_TSTR_MNU_2(0x4UL << RTC_TSTR_MNU_Pos)RTC_TSTR_MNU_1(0x2UL << RTC_TSTR_MNU_Pos)RTC_TSTR_MNU_0(0x1UL << RTC_TSTR_MNU_Pos)RTC_TSTR_MNURTC_TSTR_MNU_Msk(0xFUL << RTC_TSTR_MNU_Pos)RTC_TSTR_MNU_PosRTC_TSTR_MNT_2(0x4UL << RTC_TSTR_MNT_Pos)RTC_TSTR_MNT_1(0x2UL << RTC_TSTR_MNT_Pos)RTC_TSTR_MNT_0(0x1UL << RTC_TSTR_MNT_Pos)RTC_TSTR_MNTRTC_TSTR_MNT_Msk(0x7UL << RTC_TSTR_MNT_Pos)RTC_TSTR_MNT_PosRTC_TSTR_HU_3(0x8UL << RTC_TSTR_HU_Pos)RTC_TSTR_HU_2(0x4UL << RTC_TSTR_HU_Pos)RTC_TSTR_HU_1(0x2UL << RTC_TSTR_HU_Pos)RTC_TSTR_HU_0(0x1UL << RTC_TSTR_HU_Pos)RTC_TSTR_HURTC_TSTR_HU_Msk(0xFUL << RTC_TSTR_HU_Pos)RTC_TSTR_HU_PosRTC_TSTR_HT_1(0x2UL << RTC_TSTR_HT_Pos)RTC_TSTR_HT_0(0x1UL << RTC_TSTR_HT_Pos)RTC_TSTR_HTRTC_TSTR_HT_Msk(0x3UL << RTC_TSTR_HT_Pos)RTC_TSTR_HT_PosRTC_TSTR_PMRTC_TSTR_PM_Msk(0x1UL << RTC_TSTR_PM_Pos)RTC_TSTR_PM_PosRTC_SHIFTR_ADD1SRTC_SHIFTR_ADD1S_Msk(0x1UL << RTC_SHIFTR_ADD1S_Pos)RTC_SHIFTR_ADD1S_PosRTC_SHIFTR_SUBFSRTC_SHIFTR_SUBFS_Msk(0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)RTC_SHIFTR_SUBFS_PosRTC_SSR_SSRTC_SSR_SS_Msk(0xFFFFUL << RTC_SSR_SS_Pos)RTC_SSR_SS_PosRTC_WPR_KEYRTC_WPR_KEY_Msk(0xFFUL << RTC_WPR_KEY_Pos)RTC_WPR_KEY_PosRTC_ALRMBR_SU_3(0x8UL << RTC_ALRMBR_SU_Pos)RTC_ALRMBR_SU_2(0x4UL << RTC_ALRMBR_SU_Pos)RTC_ALRMBR_SU_1(0x2UL << RTC_ALRMBR_SU_Pos)RTC_ALRMBR_SU_0(0x1UL << RTC_ALRMBR_SU_Pos)RTC_ALRMBR_SURTC_ALRMBR_SU_Msk(0xFUL << RTC_ALRMBR_SU_Pos)RTC_ALRMBR_SU_PosRTC_ALRMBR_ST_2(0x4UL << RTC_ALRMBR_ST_Pos)RTC_ALRMBR_ST_1(0x2UL << RTC_ALRMBR_ST_Pos)RTC_ALRMBR_ST_0(0x1UL << RTC_ALRMBR_ST_Pos)RTC_ALRMBR_STRTC_ALRMBR_ST_Msk(0x7UL << RTC_ALRMBR_ST_Pos)RTC_ALRMBR_ST_PosRTC_ALRMBR_MSK1RTC_ALRMBR_MSK1_Msk(0x1UL << RTC_ALRMBR_MSK1_Pos)RTC_ALRMBR_MSK1_PosRTC_ALRMBR_MNU_3(0x8UL << RTC_ALRMBR_MNU_Pos)RTC_ALRMBR_MNU_2(0x4UL << RTC_ALRMBR_MNU_Pos)RTC_ALRMBR_MNU_1(0x2UL << RTC_ALRMBR_MNU_Pos)RTC_ALRMBR_MNU_0(0x1UL << RTC_ALRMBR_MNU_Pos)RTC_ALRMBR_MNURTC_ALRMBR_MNU_Msk(0xFUL << RTC_ALRMBR_MNU_Pos)RTC_ALRMBR_MNU_PosRTC_ALRMBR_MNT_2(0x4UL << RTC_ALRMBR_MNT_Pos)RTC_ALRMBR_MNT_1(0x2UL << RTC_ALRMBR_MNT_Pos)RTC_ALRMBR_MNT_0(0x1UL << RTC_ALRMBR_MNT_Pos)RTC_ALRMBR_MNTRTC_ALRMBR_MNT_Msk(0x7UL << RTC_ALRMBR_MNT_Pos)RTC_ALRMBR_MNT_PosRTC_ALRMBR_MSK2RTC_ALRMBR_MSK2_Msk(0x1UL << RTC_ALRMBR_MSK2_Pos)RTC_ALRMBR_MSK2_PosRTC_ALRMBR_HU_3(0x8UL << RTC_ALRMBR_HU_Pos)RTC_ALRMBR_HU_2(0x4UL << RTC_ALRMBR_HU_Pos)RTC_ALRMBR_HU_1(0x2UL << RTC_ALRMBR_HU_Pos)RTC_ALRMBR_HU_0(0x1UL << RTC_ALRMBR_HU_Pos)RTC_ALRMBR_HURTC_ALRMBR_HU_Msk(0xFUL << RTC_ALRMBR_HU_Pos)RTC_ALRMBR_HU_PosRTC_ALRMBR_HT_1(0x2UL << RTC_ALRMBR_HT_Pos)RTC_ALRMBR_HT_0(0x1UL << RTC_ALRMBR_HT_Pos)RTC_ALRMBR_HTRTC_ALRMBR_HT_Msk(0x3UL << RTC_ALRMBR_HT_Pos)RTC_ALRMBR_HT_PosRTC_ALRMBR_PMRTC_ALRMBR_PM_Msk(0x1UL << RTC_ALRMBR_PM_Pos)RTC_ALRMBR_PM_PosRTC_ALRMBR_MSK3RTC_ALRMBR_MSK3_Msk(0x1UL << RTC_ALRMBR_MSK3_Pos)RTC_ALRMBR_MSK3_PosRTC_ALRMBR_DU_3(0x8UL << RTC_ALRMBR_DU_Pos)RTC_ALRMBR_DU_2(0x4UL << RTC_ALRMBR_DU_Pos)RTC_ALRMBR_DU_1(0x2UL << RTC_ALRMBR_DU_Pos)RTC_ALRMBR_DU_0(0x1UL << RTC_ALRMBR_DU_Pos)RTC_ALRMBR_DURTC_ALRMBR_DU_Msk(0xFUL << RTC_ALRMBR_DU_Pos)RTC_ALRMBR_DU_PosRTC_ALRMBR_DT_1(0x2UL << RTC_ALRMBR_DT_Pos)RTC_ALRMBR_DT_0(0x1UL << RTC_ALRMBR_DT_Pos)RTC_ALRMBR_DTRTC_ALRMBR_DT_Msk(0x3UL << RTC_ALRMBR_DT_Pos)RTC_ALRMBR_DT_PosRTC_ALRMBR_WDSELRTC_ALRMBR_WDSEL_Msk(0x1UL << RTC_ALRMBR_WDSEL_Pos)RTC_ALRMBR_WDSEL_PosRTC_ALRMBR_MSK4RTC_ALRMBR_MSK4_Msk(0x1UL << RTC_ALRMBR_MSK4_Pos)RTC_ALRMBR_MSK4_PosRTC_ALRMAR_SU_3(0x8UL << RTC_ALRMAR_SU_Pos)RTC_ALRMAR_SU_2(0x4UL << RTC_ALRMAR_SU_Pos)RTC_ALRMAR_SU_1(0x2UL << RTC_ALRMAR_SU_Pos)RTC_ALRMAR_SU_0(0x1UL << RTC_ALRMAR_SU_Pos)RTC_ALRMAR_SURTC_ALRMAR_SU_Msk(0xFUL << RTC_ALRMAR_SU_Pos)RTC_ALRMAR_SU_PosRTC_ALRMAR_ST_2(0x4UL << RTC_ALRMAR_ST_Pos)RTC_ALRMAR_ST_1(0x2UL << RTC_ALRMAR_ST_Pos)RTC_ALRMAR_ST_0(0x1UL << RTC_ALRMAR_ST_Pos)RTC_ALRMAR_STRTC_ALRMAR_ST_Msk(0x7UL << RTC_ALRMAR_ST_Pos)RTC_ALRMAR_ST_PosRTC_ALRMAR_MSK1RTC_ALRMAR_MSK1_Msk(0x1UL << RTC_ALRMAR_MSK1_Pos)RTC_ALRMAR_MSK1_PosRTC_ALRMAR_MNU_3(0x8UL << RTC_ALRMAR_MNU_Pos)RTC_ALRMAR_MNU_2(0x4UL << RTC_ALRMAR_MNU_Pos)RTC_ALRMAR_MNU_1(0x2UL << RTC_ALRMAR_MNU_Pos)RTC_ALRMAR_MNU_0(0x1UL << RTC_ALRMAR_MNU_Pos)RTC_ALRMAR_MNURTC_ALRMAR_MNU_Msk(0xFUL << RTC_ALRMAR_MNU_Pos)RTC_ALRMAR_MNU_PosRTC_ALRMAR_MNT_2(0x4UL << RTC_ALRMAR_MNT_Pos)RTC_ALRMAR_MNT_1(0x2UL << RTC_ALRMAR_MNT_Pos)RTC_ALRMAR_MNT_0(0x1UL << RTC_ALRMAR_MNT_Pos)RTC_ALRMAR_MNTRTC_ALRMAR_MNT_Msk(0x7UL << RTC_ALRMAR_MNT_Pos)RTC_ALRMAR_MNT_PosRTC_ALRMAR_MSK2RTC_ALRMAR_MSK2_Msk(0x1UL << RTC_ALRMAR_MSK2_Pos)RTC_ALRMAR_MSK2_PosRTC_ALRMAR_HU_3(0x8UL << RTC_ALRMAR_HU_Pos)RTC_ALRMAR_HU_2(0x4UL << RTC_ALRMAR_HU_Pos)RTC_ALRMAR_HU_1(0x2UL << RTC_ALRMAR_HU_Pos)RTC_ALRMAR_HU_0(0x1UL << RTC_ALRMAR_HU_Pos)RTC_ALRMAR_HURTC_ALRMAR_HU_Msk(0xFUL << RTC_ALRMAR_HU_Pos)RTC_ALRMAR_HU_PosRTC_ALRMAR_HT_1(0x2UL << RTC_ALRMAR_HT_Pos)RTC_ALRMAR_HT_0(0x1UL << RTC_ALRMAR_HT_Pos)RTC_ALRMAR_HTRTC_ALRMAR_HT_Msk(0x3UL << RTC_ALRMAR_HT_Pos)RTC_ALRMAR_HT_PosRTC_ALRMAR_PMRTC_ALRMAR_PM_Msk(0x1UL << RTC_ALRMAR_PM_Pos)RTC_ALRMAR_PM_PosRTC_ALRMAR_MSK3RTC_ALRMAR_MSK3_Msk(0x1UL << RTC_ALRMAR_MSK3_Pos)RTC_ALRMAR_MSK3_PosRTC_ALRMAR_DU_3(0x8UL << RTC_ALRMAR_DU_Pos)RTC_ALRMAR_DU_2(0x4UL << RTC_ALRMAR_DU_Pos)RTC_ALRMAR_DU_1(0x2UL << RTC_ALRMAR_DU_Pos)RTC_ALRMAR_DU_0(0x1UL << RTC_ALRMAR_DU_Pos)RTC_ALRMAR_DURTC_ALRMAR_DU_Msk(0xFUL << RTC_ALRMAR_DU_Pos)RTC_ALRMAR_DU_PosRTC_ALRMAR_DT_1(0x2UL << RTC_ALRMAR_DT_Pos)RTC_ALRMAR_DT_0(0x1UL << RTC_ALRMAR_DT_Pos)RTC_ALRMAR_DTRTC_ALRMAR_DT_Msk(0x3UL << RTC_ALRMAR_DT_Pos)RTC_ALRMAR_DT_PosRTC_ALRMAR_WDSELRTC_ALRMAR_WDSEL_Msk(0x1UL << RTC_ALRMAR_WDSEL_Pos)RTC_ALRMAR_WDSEL_PosRTC_ALRMAR_MSK4RTC_ALRMAR_MSK4_Msk(0x1UL << RTC_ALRMAR_MSK4_Pos)RTC_ALRMAR_MSK4_PosRTC_WUTR_WUTRTC_WUTR_WUT_Msk(0xFFFFUL << RTC_WUTR_WUT_Pos)RTC_WUTR_WUT_PosRTC_PRER_PREDIV_SRTC_PRER_PREDIV_S_Msk(0x7FFFUL << RTC_PRER_PREDIV_S_Pos)RTC_PRER_PREDIV_S_PosRTC_PRER_PREDIV_ARTC_PRER_PREDIV_A_Msk(0x7FUL << RTC_PRER_PREDIV_A_Pos)RTC_PRER_PREDIV_A_PosRTC_ISR_ALRAWFRTC_ISR_ALRAWF_Msk(0x1UL << RTC_ISR_ALRAWF_Pos)RTC_ISR_ALRAWF_PosRTC_ISR_ALRBWFRTC_ISR_ALRBWF_Msk(0x1UL << RTC_ISR_ALRBWF_Pos)RTC_ISR_ALRBWF_PosRTC_ISR_WUTWFRTC_ISR_WUTWF_Msk(0x1UL << RTC_ISR_WUTWF_Pos)RTC_ISR_WUTWF_PosRTC_ISR_SHPFRTC_ISR_SHPF_Msk(0x1UL << RTC_ISR_SHPF_Pos)RTC_ISR_SHPF_PosRTC_ISR_INITSRTC_ISR_INITS_Msk(0x1UL << RTC_ISR_INITS_Pos)RTC_ISR_INITS_PosRTC_ISR_RSFRTC_ISR_RSF_Msk(0x1UL << RTC_ISR_RSF_Pos)RTC_ISR_RSF_PosRTC_ISR_INITFRTC_ISR_INITF_Msk(0x1UL << RTC_ISR_INITF_Pos)RTC_ISR_INITF_PosRTC_ISR_INITRTC_ISR_INIT_Msk(0x1UL << RTC_ISR_INIT_Pos)RTC_ISR_INIT_PosRTC_ISR_ALRAFRTC_ISR_ALRAF_Msk(0x1UL << RTC_ISR_ALRAF_Pos)RTC_ISR_ALRAF_PosRTC_ISR_ALRBFRTC_ISR_ALRBF_Msk(0x1UL << RTC_ISR_ALRBF_Pos)RTC_ISR_ALRBF_PosRTC_ISR_WUTFRTC_ISR_WUTF_Msk(0x1UL << RTC_ISR_WUTF_Pos)RTC_ISR_WUTF_PosRTC_ISR_TSFRTC_ISR_TSF_Msk(0x1UL << RTC_ISR_TSF_Pos)RTC_ISR_TSF_PosRTC_ISR_TSOVFRTC_ISR_TSOVF_Msk(0x1UL << RTC_ISR_TSOVF_Pos)RTC_ISR_TSOVF_PosRTC_ISR_TAMP1FRTC_ISR_TAMP1F_Msk(0x1UL << RTC_ISR_TAMP1F_Pos)RTC_ISR_TAMP1F_PosRTC_ISR_TAMP2FRTC_ISR_TAMP2F_Msk(0x1UL << RTC_ISR_TAMP2F_Pos)RTC_ISR_TAMP2F_PosRTC_ISR_TAMP3FRTC_ISR_TAMP3F_Msk(0x1UL << RTC_ISR_TAMP3F_Pos)RTC_ISR_TAMP3F_PosRTC_ISR_RECALPFRTC_ISR_RECALPF_Msk(0x1UL << RTC_ISR_RECALPF_Pos)RTC_ISR_RECALPF_PosRTC_ISR_ITSFRTC_ISR_ITSF_Msk(0x1UL << RTC_ISR_ITSF_Pos)RTC_ISR_ITSF_PosRTC_CR_BCKRTC_CR_BKPRTC_CR_WUCKSEL_2(0x4UL << RTC_CR_WUCKSEL_Pos)RTC_CR_WUCKSEL_1(0x2UL << RTC_CR_WUCKSEL_Pos)RTC_CR_WUCKSEL_0(0x1UL << RTC_CR_WUCKSEL_Pos)RTC_CR_WUCKSELRTC_CR_WUCKSEL_Msk(0x7UL << RTC_CR_WUCKSEL_Pos)RTC_CR_WUCKSEL_PosRTC_CR_TSEDGERTC_CR_TSEDGE_Msk(0x1UL << RTC_CR_TSEDGE_Pos)RTC_CR_TSEDGE_PosRTC_CR_REFCKONRTC_CR_REFCKON_Msk(0x1UL << RTC_CR_REFCKON_Pos)RTC_CR_REFCKON_PosRTC_CR_BYPSHADRTC_CR_BYPSHAD_Msk(0x1UL << RTC_CR_BYPSHAD_Pos)RTC_CR_BYPSHAD_PosRTC_CR_FMTRTC_CR_FMT_Msk(0x1UL << RTC_CR_FMT_Pos)RTC_CR_FMT_PosRTC_CR_ALRAERTC_CR_ALRAE_Msk(0x1UL << RTC_CR_ALRAE_Pos)RTC_CR_ALRAE_PosRTC_CR_ALRBERTC_CR_ALRBE_Msk(0x1UL << RTC_CR_ALRBE_Pos)RTC_CR_ALRBE_PosRTC_CR_WUTERTC_CR_WUTE_Msk(0x1UL << RTC_CR_WUTE_Pos)RTC_CR_WUTE_PosRTC_CR_TSERTC_CR_TSE_Msk(0x1UL << RTC_CR_TSE_Pos)RTC_CR_TSE_PosRTC_CR_ALRAIERTC_CR_ALRAIE_Msk(0x1UL << RTC_CR_ALRAIE_Pos)RTC_CR_ALRAIE_PosRTC_CR_ALRBIERTC_CR_ALRBIE_Msk(0x1UL << RTC_CR_ALRBIE_Pos)RTC_CR_ALRBIE_PosRTC_CR_WUTIERTC_CR_WUTIE_Msk(0x1UL << RTC_CR_WUTIE_Pos)RTC_CR_WUTIE_PosRTC_CR_TSIERTC_CR_TSIE_Msk(0x1UL << RTC_CR_TSIE_Pos)RTC_CR_TSIE_PosRTC_CR_ADD1HRTC_CR_ADD1H_Msk(0x1UL << RTC_CR_ADD1H_Pos)RTC_CR_ADD1H_PosRTC_CR_SUB1HRTC_CR_SUB1H_Msk(0x1UL << RTC_CR_SUB1H_Pos)RTC_CR_SUB1H_PosRTC_CR_BKP_Msk(0x1UL << RTC_CR_BKP_Pos)RTC_CR_BKP_PosRTC_CR_COSELRTC_CR_COSEL_Msk(0x1UL << RTC_CR_COSEL_Pos)RTC_CR_COSEL_PosRTC_CR_POLRTC_CR_POL_Msk(0x1UL << RTC_CR_POL_Pos)RTC_CR_POL_PosRTC_CR_OSEL_1(0x2UL << RTC_CR_OSEL_Pos)RTC_CR_OSEL_0(0x1UL << RTC_CR_OSEL_Pos)RTC_CR_OSELRTC_CR_OSEL_Msk(0x3UL << RTC_CR_OSEL_Pos)RTC_CR_OSEL_PosRTC_CR_COERTC_CR_COE_Msk(0x1UL << RTC_CR_COE_Pos)RTC_CR_COE_PosRTC_CR_ITSERTC_CR_ITSE_Msk(0x1UL << RTC_CR_ITSE_Pos)RTC_CR_ITSE_PosRTC_DR_DU_3(0x8UL << RTC_DR_DU_Pos)RTC_DR_DU_2(0x4UL << RTC_DR_DU_Pos)RTC_DR_DU_1(0x2UL << RTC_DR_DU_Pos)RTC_DR_DU_0(0x1UL << RTC_DR_DU_Pos)RTC_DR_DURTC_DR_DU_Msk(0xFUL << RTC_DR_DU_Pos)RTC_DR_DU_PosRTC_DR_DT_1(0x2UL << RTC_DR_DT_Pos)RTC_DR_DT_0(0x1UL << RTC_DR_DT_Pos)RTC_DR_DTRTC_DR_DT_Msk(0x3UL << RTC_DR_DT_Pos)RTC_DR_DT_PosRTC_DR_MU_3(0x8UL << RTC_DR_MU_Pos)RTC_DR_MU_2(0x4UL << RTC_DR_MU_Pos)RTC_DR_MU_1(0x2UL << RTC_DR_MU_Pos)RTC_DR_MU_0(0x1UL << RTC_DR_MU_Pos)RTC_DR_MURTC_DR_MU_Msk(0xFUL << RTC_DR_MU_Pos)RTC_DR_MU_PosRTC_DR_MTRTC_DR_MT_Msk(0x1UL << RTC_DR_MT_Pos)RTC_DR_MT_PosRTC_DR_WDU_2(0x4UL << RTC_DR_WDU_Pos)RTC_DR_WDU_1(0x2UL << RTC_DR_WDU_Pos)RTC_DR_WDU_0(0x1UL << RTC_DR_WDU_Pos)RTC_DR_WDURTC_DR_WDU_Msk(0x7UL << RTC_DR_WDU_Pos)RTC_DR_WDU_PosRTC_DR_YU_3(0x8UL << RTC_DR_YU_Pos)RTC_DR_YU_2(0x4UL << RTC_DR_YU_Pos)RTC_DR_YU_1(0x2UL << RTC_DR_YU_Pos)RTC_DR_YU_0(0x1UL << RTC_DR_YU_Pos)RTC_DR_YURTC_DR_YU_Msk(0xFUL << RTC_DR_YU_Pos)RTC_DR_YU_PosRTC_DR_YT_3(0x8UL << RTC_DR_YT_Pos)RTC_DR_YT_2(0x4UL << RTC_DR_YT_Pos)RTC_DR_YT_1(0x2UL << RTC_DR_YT_Pos)RTC_DR_YT_0(0x1UL << RTC_DR_YT_Pos)RTC_DR_YTRTC_DR_YT_Msk(0xFUL << RTC_DR_YT_Pos)RTC_DR_YT_PosRTC_TR_SU_3(0x8UL << RTC_TR_SU_Pos)RTC_TR_SU_2(0x4UL << RTC_TR_SU_Pos)RTC_TR_SU_1(0x2UL << RTC_TR_SU_Pos)RTC_TR_SU_0(0x1UL << RTC_TR_SU_Pos)RTC_TR_SURTC_TR_SU_Msk(0xFUL << RTC_TR_SU_Pos)RTC_TR_SU_PosRTC_TR_ST_2(0x4UL << RTC_TR_ST_Pos)RTC_TR_ST_1(0x2UL << RTC_TR_ST_Pos)RTC_TR_ST_0(0x1UL << RTC_TR_ST_Pos)RTC_TR_STRTC_TR_ST_Msk(0x7UL << RTC_TR_ST_Pos)RTC_TR_ST_PosRTC_TR_MNU_3(0x8UL << RTC_TR_MNU_Pos)RTC_TR_MNU_2(0x4UL << RTC_TR_MNU_Pos)RTC_TR_MNU_1(0x2UL << RTC_TR_MNU_Pos)RTC_TR_MNU_0(0x1UL << RTC_TR_MNU_Pos)RTC_TR_MNURTC_TR_MNU_Msk(0xFUL << RTC_TR_MNU_Pos)RTC_TR_MNU_PosRTC_TR_MNT_2(0x4UL << RTC_TR_MNT_Pos)RTC_TR_MNT_1(0x2UL << RTC_TR_MNT_Pos)RTC_TR_MNT_0(0x1UL << RTC_TR_MNT_Pos)RTC_TR_MNTRTC_TR_MNT_Msk(0x7UL << RTC_TR_MNT_Pos)RTC_TR_MNT_PosRTC_TR_HU_3(0x8UL << RTC_TR_HU_Pos)RTC_TR_HU_2(0x4UL << RTC_TR_HU_Pos)RTC_TR_HU_1(0x2UL << RTC_TR_HU_Pos)RTC_TR_HU_0(0x1UL << RTC_TR_HU_Pos)RTC_TR_HURTC_TR_HU_Msk(0xFUL << RTC_TR_HU_Pos)RTC_TR_HU_PosRTC_TR_HT_1(0x2UL << RTC_TR_HT_Pos)RTC_TR_HT_0(0x1UL << RTC_TR_HT_Pos)RTC_TR_HTRTC_TR_HT_Msk(0x3UL << RTC_TR_HT_Pos)RTC_TR_HT_PosRTC_TR_PMRTC_TR_PM_Msk(0x1UL << RTC_TR_PM_Pos)RTC_TR_PM_PosRNG_SR_SEISRNG_SR_SEIS_Msk(0x1UL << RNG_SR_SEIS_Pos)RNG_SR_SEIS_PosRNG_SR_CEISRNG_SR_CEIS_Msk(0x1UL << RNG_SR_CEIS_Pos)RNG_SR_CEIS_PosRNG_SR_SECSRNG_SR_SECS_Msk(0x1UL << RNG_SR_SECS_Pos)RNG_SR_SECS_PosRNG_SR_CECSRNG_SR_CECS_Msk(0x1UL << RNG_SR_CECS_Pos)RNG_SR_CECS_PosRNG_SR_DRDYRNG_SR_DRDY_Msk(0x1UL << RNG_SR_DRDY_Pos)RNG_SR_DRDY_PosRNG_CR_IERNG_CR_IE_Msk(0x1UL << RNG_CR_IE_Pos)RNG_CR_IE_PosRNG_CR_RNGENRNG_CR_RNGEN_Msk(0x1UL << RNG_CR_RNGEN_Pos)RNG_CR_RNGEN_PosRCC_DCKCFGR2_DSISELRCC_DCKCFGR2_DSISEL_Msk(0x1UL << RCC_DCKCFGR2_DSISEL_Pos)RCC_DCKCFGR2_DSISEL_PosRCC_DCKCFGR2_SDMMC2SELRCC_DCKCFGR2_SDMMC2SEL_Msk(0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)RCC_DCKCFGR2_SDMMC2SEL_PosRCC_DCKCFGR2_SDMMC1SELRCC_DCKCFGR2_SDMMC1SEL_Msk(0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)RCC_DCKCFGR2_SDMMC1SEL_PosRCC_DCKCFGR2_CK48MSELRCC_DCKCFGR2_CK48MSEL_Msk(0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)RCC_DCKCFGR2_CK48MSEL_PosRCC_DCKCFGR2_CECSELRCC_DCKCFGR2_CECSEL_Msk(0x1UL << RCC_DCKCFGR2_CECSEL_Pos)RCC_DCKCFGR2_CECSEL_PosRCC_DCKCFGR2_LPTIM1SEL_1(0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)RCC_DCKCFGR2_LPTIM1SEL_0(0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)RCC_DCKCFGR2_LPTIM1SELRCC_DCKCFGR2_LPTIM1SEL_Msk(0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)RCC_DCKCFGR2_LPTIM1SEL_PosRCC_DCKCFGR2_I2C4SEL_1(0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)RCC_DCKCFGR2_I2C4SEL_0(0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)RCC_DCKCFGR2_I2C4SELRCC_DCKCFGR2_I2C4SEL_Msk(0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)RCC_DCKCFGR2_I2C4SEL_PosRCC_DCKCFGR2_I2C3SEL_1(0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)RCC_DCKCFGR2_I2C3SEL_0(0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)RCC_DCKCFGR2_I2C3SELRCC_DCKCFGR2_I2C3SEL_Msk(0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)RCC_DCKCFGR2_I2C3SEL_PosRCC_DCKCFGR2_I2C2SEL_1(0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)RCC_DCKCFGR2_I2C2SEL_0(0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)RCC_DCKCFGR2_I2C2SELRCC_DCKCFGR2_I2C2SEL_Msk(0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)RCC_DCKCFGR2_I2C2SEL_PosRCC_DCKCFGR2_I2C1SEL_1(0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)RCC_DCKCFGR2_I2C1SEL_0(0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)RCC_DCKCFGR2_I2C1SELRCC_DCKCFGR2_I2C1SEL_Msk(0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)RCC_DCKCFGR2_I2C1SEL_PosRCC_DCKCFGR2_UART8SEL_1(0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)RCC_DCKCFGR2_UART8SEL_0(0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)RCC_DCKCFGR2_UART8SELRCC_DCKCFGR2_UART8SEL_Msk(0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)RCC_DCKCFGR2_UART8SEL_PosRCC_DCKCFGR2_UART7SEL_1(0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)RCC_DCKCFGR2_UART7SEL_0(0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)RCC_DCKCFGR2_UART7SELRCC_DCKCFGR2_UART7SEL_Msk(0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)RCC_DCKCFGR2_UART7SEL_PosRCC_DCKCFGR2_USART6SEL_1(0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)RCC_DCKCFGR2_USART6SEL_0(0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)RCC_DCKCFGR2_USART6SELRCC_DCKCFGR2_USART6SEL_Msk(0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)RCC_DCKCFGR2_USART6SEL_PosRCC_DCKCFGR2_UART5SEL_1(0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)RCC_DCKCFGR2_UART5SEL_0(0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)RCC_DCKCFGR2_UART5SELRCC_DCKCFGR2_UART5SEL_Msk(0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)RCC_DCKCFGR2_UART5SEL_PosRCC_DCKCFGR2_UART4SEL_1(0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)RCC_DCKCFGR2_UART4SEL_0(0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)RCC_DCKCFGR2_UART4SELRCC_DCKCFGR2_UART4SEL_Msk(0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)RCC_DCKCFGR2_UART4SEL_PosRCC_DCKCFGR2_USART3SEL_1(0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)RCC_DCKCFGR2_USART3SEL_0(0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)RCC_DCKCFGR2_USART3SELRCC_DCKCFGR2_USART3SEL_Msk(0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)RCC_DCKCFGR2_USART3SEL_PosRCC_DCKCFGR2_USART2SEL_1(0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)RCC_DCKCFGR2_USART2SEL_0(0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)RCC_DCKCFGR2_USART2SELRCC_DCKCFGR2_USART2SEL_Msk(0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)RCC_DCKCFGR2_USART2SEL_PosRCC_DCKCFGR2_USART1SEL_1(0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)RCC_DCKCFGR2_USART1SEL_0(0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)RCC_DCKCFGR2_USART1SELRCC_DCKCFGR2_USART1SEL_Msk(0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)RCC_DCKCFGR2_USART1SEL_PosRCC_DCKCFGR1_ADFSDM1SELRCC_DCKCFGR1_ADFSDM1SEL_Msk(0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)RCC_DCKCFGR1_ADFSDM1SEL_PosRCC_DCKCFGR1_DFSDM1SELRCC_DCKCFGR1_DFSDM1SEL_Msk(0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)RCC_DCKCFGR1_DFSDM1SEL_PosRCC_DCKCFGR1_TIMPRERCC_DCKCFGR1_TIMPRE_Msk(0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)RCC_DCKCFGR1_TIMPRE_PosRCC_DCKCFGR1_SAI2SEL_1(0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)RCC_DCKCFGR1_SAI2SEL_0(0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)RCC_DCKCFGR1_SAI2SELRCC_DCKCFGR1_SAI2SEL_Msk(0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)RCC_DCKCFGR1_SAI2SEL_PosRCC_SAI2SEL_PLLSRC_SUPPORTRCC_DCKCFGR1_SAI1SEL_1(0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)RCC_DCKCFGR1_SAI1SEL_0(0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)RCC_DCKCFGR1_SAI1SELRCC_DCKCFGR1_SAI1SEL_Msk(0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)RCC_DCKCFGR1_SAI1SEL_PosRCC_SAI1SEL_PLLSRC_SUPPORTRCC_DCKCFGR1_PLLSAIDIVR_1(0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)RCC_DCKCFGR1_PLLSAIDIVR_0(0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)RCC_DCKCFGR1_PLLSAIDIVRRCC_DCKCFGR1_PLLSAIDIVR_Msk(0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)RCC_DCKCFGR1_PLLSAIDIVR_PosRCC_DCKCFGR1_PLLSAIDIVQ_4(0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)RCC_DCKCFGR1_PLLSAIDIVQ_3(0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)RCC_DCKCFGR1_PLLSAIDIVQ_2(0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)RCC_DCKCFGR1_PLLSAIDIVQ_1(0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)RCC_DCKCFGR1_PLLSAIDIVQ_0(0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)RCC_DCKCFGR1_PLLSAIDIVQRCC_DCKCFGR1_PLLSAIDIVQ_Msk(0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)RCC_DCKCFGR1_PLLSAIDIVQ_PosRCC_DCKCFGR1_PLLI2SDIVQ_4(0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)RCC_DCKCFGR1_PLLI2SDIVQ_3(0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)RCC_DCKCFGR1_PLLI2SDIVQ_2(0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)RCC_DCKCFGR1_PLLI2SDIVQ_1(0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)RCC_DCKCFGR1_PLLI2SDIVQ_0(0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)RCC_DCKCFGR1_PLLI2SDIVQRCC_DCKCFGR1_PLLI2SDIVQ_Msk(0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)RCC_DCKCFGR1_PLLI2SDIVQ_PosRCC_PLLSAICFGR_PLLSAIR_2(0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)RCC_PLLSAICFGR_PLLSAIR_1(0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)RCC_PLLSAICFGR_PLLSAIR_0(0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)RCC_PLLSAICFGR_PLLSAIRRCC_PLLSAICFGR_PLLSAIR_Msk(0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)RCC_PLLSAICFGR_PLLSAIR_PosRCC_PLLSAICFGR_PLLSAIQ_3(0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)RCC_PLLSAICFGR_PLLSAIQ_2(0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)RCC_PLLSAICFGR_PLLSAIQ_1(0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)RCC_PLLSAICFGR_PLLSAIQ_0(0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)RCC_PLLSAICFGR_PLLSAIQRCC_PLLSAICFGR_PLLSAIQ_Msk(0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)RCC_PLLSAICFGR_PLLSAIQ_PosRCC_PLLSAICFGR_PLLSAIP_1(0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)RCC_PLLSAICFGR_PLLSAIP_0(0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)RCC_PLLSAICFGR_PLLSAIPRCC_PLLSAICFGR_PLLSAIP_Msk(0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)RCC_PLLSAICFGR_PLLSAIP_PosRCC_PLLSAICFGR_PLLSAIN_8(0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_7(0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_6(0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_5(0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_4(0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_3(0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_2(0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_1(0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_0(0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAINRCC_PLLSAICFGR_PLLSAIN_Msk(0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)RCC_PLLSAICFGR_PLLSAIN_PosRCC_PLLI2SCFGR_PLLI2SR_2(0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)RCC_PLLI2SCFGR_PLLI2SR_1(0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)RCC_PLLI2SCFGR_PLLI2SR_0(0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)RCC_PLLI2SCFGR_PLLI2SRRCC_PLLI2SCFGR_PLLI2SR_Msk(0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)RCC_PLLI2SCFGR_PLLI2SR_PosRCC_PLLI2SCFGR_PLLI2SQ_3(0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)RCC_PLLI2SCFGR_PLLI2SQ_2(0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)RCC_PLLI2SCFGR_PLLI2SQ_1(0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)RCC_PLLI2SCFGR_PLLI2SQ_0(0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)RCC_PLLI2SCFGR_PLLI2SQRCC_PLLI2SCFGR_PLLI2SQ_Msk(0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)RCC_PLLI2SCFGR_PLLI2SQ_PosRCC_PLLI2SCFGR_PLLI2SP_1(0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)RCC_PLLI2SCFGR_PLLI2SP_0(0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)RCC_PLLI2SCFGR_PLLI2SPRCC_PLLI2SCFGR_PLLI2SP_Msk(0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)RCC_PLLI2SCFGR_PLLI2SP_PosRCC_PLLI2SCFGR_PLLI2SN_8(0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_7(0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_6(0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_5(0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_4(0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_3(0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_2(0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_1(0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_0(0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SNRCC_PLLI2SCFGR_PLLI2SN_Msk(0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)RCC_PLLI2SCFGR_PLLI2SN_PosRCC_SSCGR_SSCGENRCC_SSCGR_SSCGEN_Msk(0x1UL << RCC_SSCGR_SSCGEN_Pos)RCC_SSCGR_SSCGEN_PosRCC_SSCGR_SPREADSELRCC_SSCGR_SPREADSEL_Msk(0x1UL << RCC_SSCGR_SPREADSEL_Pos)RCC_SSCGR_SPREADSEL_PosRCC_SSCGR_INCSTEPRCC_SSCGR_INCSTEP_Msk(0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)RCC_SSCGR_INCSTEP_PosRCC_SSCGR_MODPERRCC_SSCGR_MODPER_Msk(0x1FFFUL << RCC_SSCGR_MODPER_Pos)RCC_SSCGR_MODPER_PosRCC_CSR_LPWRRSTFRCC_CSR_LPWRRSTF_Msk(0x1UL << RCC_CSR_LPWRRSTF_Pos)RCC_CSR_LPWRRSTF_PosRCC_CSR_WWDGRSTFRCC_CSR_WWDGRSTF_Msk(0x1UL << RCC_CSR_WWDGRSTF_Pos)RCC_CSR_WWDGRSTF_PosRCC_CSR_IWDGRSTFRCC_CSR_IWDGRSTF_Msk(0x1UL << RCC_CSR_IWDGRSTF_Pos)RCC_CSR_IWDGRSTF_PosRCC_CSR_SFTRSTFRCC_CSR_SFTRSTF_Msk(0x1UL << RCC_CSR_SFTRSTF_Pos)RCC_CSR_SFTRSTF_PosRCC_CSR_PORRSTFRCC_CSR_PORRSTF_Msk(0x1UL << RCC_CSR_PORRSTF_Pos)RCC_CSR_PORRSTF_PosRCC_CSR_PINRSTFRCC_CSR_PINRSTF_Msk(0x1UL << RCC_CSR_PINRSTF_Pos)RCC_CSR_PINRSTF_PosRCC_CSR_BORRSTFRCC_CSR_BORRSTF_Msk(0x1UL << RCC_CSR_BORRSTF_Pos)RCC_CSR_BORRSTF_PosRCC_CSR_RMVFRCC_CSR_RMVF_Msk(0x1UL << RCC_CSR_RMVF_Pos)RCC_CSR_RMVF_PosRCC_CSR_LSIRDYRCC_CSR_LSIRDY_Msk(0x1UL << RCC_CSR_LSIRDY_Pos)RCC_CSR_LSIRDY_PosRCC_CSR_LSIONRCC_CSR_LSION_Msk(0x1UL << RCC_CSR_LSION_Pos)RCC_CSR_LSION_PosRCC_BDCR_BDRSTRCC_BDCR_BDRST_Msk(0x1UL << RCC_BDCR_BDRST_Pos)RCC_BDCR_BDRST_PosRCC_BDCR_RTCENRCC_BDCR_RTCEN_Msk(0x1UL << RCC_BDCR_RTCEN_Pos)RCC_BDCR_RTCEN_PosRCC_BDCR_RTCSEL_1(0x2UL << RCC_BDCR_RTCSEL_Pos)RCC_BDCR_RTCSEL_0(0x1UL << RCC_BDCR_RTCSEL_Pos)RCC_BDCR_RTCSELRCC_BDCR_RTCSEL_Msk(0x3UL << RCC_BDCR_RTCSEL_Pos)RCC_BDCR_RTCSEL_PosRCC_BDCR_LSEDRV_1(0x2UL << RCC_BDCR_LSEDRV_Pos)RCC_BDCR_LSEDRV_0(0x1UL << RCC_BDCR_LSEDRV_Pos)RCC_BDCR_LSEDRVRCC_BDCR_LSEDRV_Msk(0x3UL << RCC_BDCR_LSEDRV_Pos)RCC_BDCR_LSEDRV_PosRCC_BDCR_LSEBYPRCC_BDCR_LSEBYP_Msk(0x1UL << RCC_BDCR_LSEBYP_Pos)RCC_BDCR_LSEBYP_PosRCC_BDCR_LSERDYRCC_BDCR_LSERDY_Msk(0x1UL << RCC_BDCR_LSERDY_Pos)RCC_BDCR_LSERDY_PosRCC_BDCR_LSEONRCC_BDCR_LSEON_Msk(0x1UL << RCC_BDCR_LSEON_Pos)RCC_BDCR_LSEON_PosRCC_APB2LPENR_MDIOLPENRCC_APB2LPENR_MDIOLPEN_Msk(0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)RCC_APB2LPENR_MDIOLPEN_PosRCC_APB2LPENR_DFSDM1LPENRCC_APB2LPENR_DFSDM1LPEN_Msk(0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)RCC_APB2LPENR_DFSDM1LPEN_PosRCC_APB2LPENR_DSILPENRCC_APB2LPENR_DSILPEN_Msk(0x1UL << RCC_APB2LPENR_DSILPEN_Pos)RCC_APB2LPENR_DSILPEN_PosRCC_APB2LPENR_LTDCLPENRCC_APB2LPENR_LTDCLPEN_Msk(0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)RCC_APB2LPENR_LTDCLPEN_PosRCC_APB2LPENR_SAI2LPENRCC_APB2LPENR_SAI2LPEN_Msk(0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)RCC_APB2LPENR_SAI2LPEN_PosRCC_APB2LPENR_SAI1LPENRCC_APB2LPENR_SAI1LPEN_Msk(0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)RCC_APB2LPENR_SAI1LPEN_PosRCC_APB2LPENR_SPI6LPENRCC_APB2LPENR_SPI6LPEN_Msk(0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)RCC_APB2LPENR_SPI6LPEN_PosRCC_APB2LPENR_SPI5LPENRCC_APB2LPENR_SPI5LPEN_Msk(0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)RCC_APB2LPENR_SPI5LPEN_PosRCC_APB2LPENR_TIM11LPENRCC_APB2LPENR_TIM11LPEN_Msk(0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)RCC_APB2LPENR_TIM11LPEN_PosRCC_APB2LPENR_TIM10LPENRCC_APB2LPENR_TIM10LPEN_Msk(0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)RCC_APB2LPENR_TIM10LPEN_PosRCC_APB2LPENR_TIM9LPENRCC_APB2LPENR_TIM9LPEN_Msk(0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)RCC_APB2LPENR_TIM9LPEN_PosRCC_APB2LPENR_SYSCFGLPENRCC_APB2LPENR_SYSCFGLPEN_Msk(0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)RCC_APB2LPENR_SYSCFGLPEN_PosRCC_APB2LPENR_SPI4LPENRCC_APB2LPENR_SPI4LPEN_Msk(0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)RCC_APB2LPENR_SPI4LPEN_PosRCC_APB2LPENR_SPI1LPENRCC_APB2LPENR_SPI1LPEN_Msk(0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)RCC_APB2LPENR_SPI1LPEN_PosRCC_APB2LPENR_SDMMC1LPENRCC_APB2LPENR_SDMMC1LPEN_Msk(0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)RCC_APB2LPENR_SDMMC1LPEN_PosRCC_APB2LPENR_ADC3LPENRCC_APB2LPENR_ADC3LPEN_Msk(0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)RCC_APB2LPENR_ADC3LPEN_PosRCC_APB2LPENR_ADC2LPENRCC_APB2LPENR_ADC2LPEN_Msk(0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)RCC_APB2LPENR_ADC2LPEN_PosRCC_APB2LPENR_ADC1LPENRCC_APB2LPENR_ADC1LPEN_Msk(0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)RCC_APB2LPENR_ADC1LPEN_PosRCC_APB2LPENR_SDMMC2LPENRCC_APB2LPENR_SDMMC2LPEN_Msk(0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)RCC_APB2LPENR_SDMMC2LPEN_PosRCC_APB2LPENR_USART6LPENRCC_APB2LPENR_USART6LPEN_Msk(0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)RCC_APB2LPENR_USART6LPEN_PosRCC_APB2LPENR_USART1LPENRCC_APB2LPENR_USART1LPEN_Msk(0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)RCC_APB2LPENR_USART1LPEN_PosRCC_APB2LPENR_TIM8LPENRCC_APB2LPENR_TIM8LPEN_Msk(0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)RCC_APB2LPENR_TIM8LPEN_PosRCC_APB2LPENR_TIM1LPENRCC_APB2LPENR_TIM1LPEN_Msk(0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)RCC_APB2LPENR_TIM1LPEN_PosRCC_APB1LPENR_UART8LPENRCC_APB1LPENR_UART8LPEN_Msk(0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)RCC_APB1LPENR_UART8LPEN_PosRCC_APB1LPENR_UART7LPENRCC_APB1LPENR_UART7LPEN_Msk(0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)RCC_APB1LPENR_UART7LPEN_PosRCC_APB1LPENR_DACLPENRCC_APB1LPENR_DACLPEN_Msk(0x1UL << RCC_APB1LPENR_DACLPEN_Pos)RCC_APB1LPENR_DACLPEN_PosRCC_APB1LPENR_PWRLPENRCC_APB1LPENR_PWRLPEN_Msk(0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)RCC_APB1LPENR_PWRLPEN_PosRCC_APB1LPENR_CECLPENRCC_APB1LPENR_CECLPEN_Msk(0x1UL << RCC_APB1LPENR_CECLPEN_Pos)RCC_APB1LPENR_CECLPEN_PosRCC_APB1LPENR_CAN2LPENRCC_APB1LPENR_CAN2LPEN_Msk(0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)RCC_APB1LPENR_CAN2LPEN_PosRCC_APB1LPENR_CAN1LPENRCC_APB1LPENR_CAN1LPEN_Msk(0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)RCC_APB1LPENR_CAN1LPEN_PosRCC_APB1LPENR_I2C4LPENRCC_APB1LPENR_I2C4LPEN_Msk(0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)RCC_APB1LPENR_I2C4LPEN_PosRCC_APB1LPENR_I2C3LPENRCC_APB1LPENR_I2C3LPEN_Msk(0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)RCC_APB1LPENR_I2C3LPEN_PosRCC_APB1LPENR_I2C2LPENRCC_APB1LPENR_I2C2LPEN_Msk(0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)RCC_APB1LPENR_I2C2LPEN_PosRCC_APB1LPENR_I2C1LPENRCC_APB1LPENR_I2C1LPEN_Msk(0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)RCC_APB1LPENR_I2C1LPEN_PosRCC_APB1LPENR_UART5LPENRCC_APB1LPENR_UART5LPEN_Msk(0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)RCC_APB1LPENR_UART5LPEN_PosRCC_APB1LPENR_UART4LPENRCC_APB1LPENR_UART4LPEN_Msk(0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)RCC_APB1LPENR_UART4LPEN_PosRCC_APB1LPENR_USART3LPENRCC_APB1LPENR_USART3LPEN_Msk(0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)RCC_APB1LPENR_USART3LPEN_PosRCC_APB1LPENR_USART2LPENRCC_APB1LPENR_USART2LPEN_Msk(0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)RCC_APB1LPENR_USART2LPEN_PosRCC_APB1LPENR_SPDIFRXLPENRCC_APB1LPENR_SPDIFRXLPEN_Msk(0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)RCC_APB1LPENR_SPDIFRXLPEN_PosRCC_APB1LPENR_SPI3LPENRCC_APB1LPENR_SPI3LPEN_Msk(0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)RCC_APB1LPENR_SPI3LPEN_PosRCC_APB1LPENR_SPI2LPENRCC_APB1LPENR_SPI2LPEN_Msk(0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)RCC_APB1LPENR_SPI2LPEN_PosRCC_APB1LPENR_CAN3LPENRCC_APB1LPENR_CAN3LPEN_Msk(0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)RCC_APB1LPENR_CAN3LPEN_PosRCC_APB1LPENR_WWDGLPENRCC_APB1LPENR_WWDGLPEN_Msk(0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)RCC_APB1LPENR_WWDGLPEN_PosRCC_APB1LPENR_RTCLPENRCC_APB1LPENR_RTCLPEN_Msk(0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)RCC_APB1LPENR_RTCLPEN_PosRCC_APB1LPENR_LPTIM1LPENRCC_APB1LPENR_LPTIM1LPEN_Msk(0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)RCC_APB1LPENR_LPTIM1LPEN_PosRCC_APB1LPENR_TIM14LPENRCC_APB1LPENR_TIM14LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)RCC_APB1LPENR_TIM14LPEN_PosRCC_APB1LPENR_TIM13LPENRCC_APB1LPENR_TIM13LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)RCC_APB1LPENR_TIM13LPEN_PosRCC_APB1LPENR_TIM12LPENRCC_APB1LPENR_TIM12LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)RCC_APB1LPENR_TIM12LPEN_PosRCC_APB1LPENR_TIM7LPENRCC_APB1LPENR_TIM7LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)RCC_APB1LPENR_TIM7LPEN_PosRCC_APB1LPENR_TIM6LPENRCC_APB1LPENR_TIM6LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)RCC_APB1LPENR_TIM6LPEN_PosRCC_APB1LPENR_TIM5LPENRCC_APB1LPENR_TIM5LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)RCC_APB1LPENR_TIM5LPEN_PosRCC_APB1LPENR_TIM4LPENRCC_APB1LPENR_TIM4LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)RCC_APB1LPENR_TIM4LPEN_PosRCC_APB1LPENR_TIM3LPENRCC_APB1LPENR_TIM3LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)RCC_APB1LPENR_TIM3LPEN_PosRCC_APB1LPENR_TIM2LPENRCC_APB1LPENR_TIM2LPEN_Msk(0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)RCC_APB1LPENR_TIM2LPEN_PosRCC_AHB3LPENR_QSPILPENRCC_AHB3LPENR_QSPILPEN_Msk(0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)RCC_AHB3LPENR_QSPILPEN_PosRCC_AHB3LPENR_FMCLPENRCC_AHB3LPENR_FMCLPEN_Msk(0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)RCC_AHB3LPENR_FMCLPEN_PosRCC_AHB2LPENR_OTGFSLPENRCC_AHB2LPENR_OTGFSLPEN_Msk(0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)RCC_AHB2LPENR_OTGFSLPEN_PosRCC_AHB2LPENR_RNGLPENRCC_AHB2LPENR_RNGLPEN_Msk(0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)RCC_AHB2LPENR_RNGLPEN_PosRCC_AHB2LPENR_JPEGLPENRCC_AHB2LPENR_JPEGLPEN_Msk(0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)RCC_AHB2LPENR_JPEGLPEN_PosRCC_AHB2LPENR_DCMILPENRCC_AHB2LPENR_DCMILPEN_Msk(0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)RCC_AHB2LPENR_DCMILPEN_PosRCC_AHB1LPENR_OTGHSULPILPENRCC_AHB1LPENR_OTGHSULPILPEN_Msk(0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)RCC_AHB1LPENR_OTGHSULPILPEN_PosRCC_AHB1LPENR_OTGHSLPENRCC_AHB1LPENR_OTGHSLPEN_Msk(0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)RCC_AHB1LPENR_OTGHSLPEN_PosRCC_AHB1LPENR_ETHMACPTPLPENRCC_AHB1LPENR_ETHMACPTPLPEN_Msk(0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)RCC_AHB1LPENR_ETHMACPTPLPEN_PosRCC_AHB1LPENR_ETHMACRXLPENRCC_AHB1LPENR_ETHMACRXLPEN_Msk(0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)RCC_AHB1LPENR_ETHMACRXLPEN_PosRCC_AHB1LPENR_ETHMACTXLPENRCC_AHB1LPENR_ETHMACTXLPEN_Msk(0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)RCC_AHB1LPENR_ETHMACTXLPEN_PosRCC_AHB1LPENR_ETHMACLPENRCC_AHB1LPENR_ETHMACLPEN_Msk(0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)RCC_AHB1LPENR_ETHMACLPEN_PosRCC_AHB1LPENR_DMA2DLPENRCC_AHB1LPENR_DMA2DLPEN_Msk(0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)RCC_AHB1LPENR_DMA2DLPEN_PosRCC_AHB1LPENR_DMA2LPENRCC_AHB1LPENR_DMA2LPEN_Msk(0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)RCC_AHB1LPENR_DMA2LPEN_PosRCC_AHB1LPENR_DMA1LPENRCC_AHB1LPENR_DMA1LPEN_Msk(0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)RCC_AHB1LPENR_DMA1LPEN_PosRCC_AHB1LPENR_DTCMLPENRCC_AHB1LPENR_DTCMLPEN_Msk(0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)RCC_AHB1LPENR_DTCMLPEN_PosRCC_AHB1LPENR_BKPSRAMLPENRCC_AHB1LPENR_BKPSRAMLPEN_Msk(0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)RCC_AHB1LPENR_BKPSRAMLPEN_PosRCC_AHB1LPENR_SRAM2LPENRCC_AHB1LPENR_SRAM2LPEN_Msk(0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)RCC_AHB1LPENR_SRAM2LPEN_PosRCC_AHB1LPENR_SRAM1LPENRCC_AHB1LPENR_SRAM1LPEN_Msk(0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)RCC_AHB1LPENR_SRAM1LPEN_PosRCC_AHB1LPENR_FLITFLPENRCC_AHB1LPENR_FLITFLPEN_Msk(0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)RCC_AHB1LPENR_FLITFLPEN_PosRCC_AHB1LPENR_AXILPENRCC_AHB1LPENR_AXILPEN_Msk(0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)RCC_AHB1LPENR_AXILPEN_PosRCC_AHB1LPENR_CRCLPENRCC_AHB1LPENR_CRCLPEN_Msk(0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)RCC_AHB1LPENR_CRCLPEN_PosRCC_AHB1LPENR_GPIOKLPENRCC_AHB1LPENR_GPIOKLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)RCC_AHB1LPENR_GPIOKLPEN_PosRCC_AHB1LPENR_GPIOJLPENRCC_AHB1LPENR_GPIOJLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)RCC_AHB1LPENR_GPIOJLPEN_PosRCC_AHB1LPENR_GPIOILPENRCC_AHB1LPENR_GPIOILPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)RCC_AHB1LPENR_GPIOILPEN_PosRCC_AHB1LPENR_GPIOHLPENRCC_AHB1LPENR_GPIOHLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)RCC_AHB1LPENR_GPIOHLPEN_PosRCC_AHB1LPENR_GPIOGLPENRCC_AHB1LPENR_GPIOGLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)RCC_AHB1LPENR_GPIOGLPEN_PosRCC_AHB1LPENR_GPIOFLPENRCC_AHB1LPENR_GPIOFLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)RCC_AHB1LPENR_GPIOFLPEN_PosRCC_AHB1LPENR_GPIOELPENRCC_AHB1LPENR_GPIOELPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)RCC_AHB1LPENR_GPIOELPEN_PosRCC_AHB1LPENR_GPIODLPENRCC_AHB1LPENR_GPIODLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)RCC_AHB1LPENR_GPIODLPEN_PosRCC_AHB1LPENR_GPIOCLPENRCC_AHB1LPENR_GPIOCLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)RCC_AHB1LPENR_GPIOCLPEN_PosRCC_AHB1LPENR_GPIOBLPENRCC_AHB1LPENR_GPIOBLPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)RCC_AHB1LPENR_GPIOBLPEN_PosRCC_AHB1LPENR_GPIOALPENRCC_AHB1LPENR_GPIOALPEN_Msk(0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)RCC_AHB1LPENR_GPIOALPEN_PosRCC_APB2ENR_MDIOENRCC_APB2ENR_MDIOEN_Msk(0x1UL << RCC_APB2ENR_MDIOEN_Pos)RCC_APB2ENR_MDIOEN_PosRCC_APB2ENR_DFSDM1ENRCC_APB2ENR_DFSDM1EN_Msk(0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)RCC_APB2ENR_DFSDM1EN_PosRCC_APB2ENR_DSIEN_Msk(0x1UL << RCC_APB2ENR_DSIEN_Pos)RCC_APB2ENR_DSIEN_PosRCC_APB2ENR_LTDCEN_Msk(0x1UL << RCC_APB2ENR_LTDCEN_Pos)RCC_APB2ENR_LTDCEN_PosRCC_APB2ENR_SAI2ENRCC_APB2ENR_SAI2EN_Msk(0x1UL << RCC_APB2ENR_SAI2EN_Pos)RCC_APB2ENR_SAI2EN_PosRCC_APB2ENR_SAI1ENRCC_APB2ENR_SAI1EN_Msk(0x1UL << RCC_APB2ENR_SAI1EN_Pos)RCC_APB2ENR_SAI1EN_PosRCC_APB2ENR_SPI6ENRCC_APB2ENR_SPI6EN_Msk(0x1UL << RCC_APB2ENR_SPI6EN_Pos)RCC_APB2ENR_SPI6EN_PosRCC_APB2ENR_SPI5ENRCC_APB2ENR_SPI5EN_Msk(0x1UL << RCC_APB2ENR_SPI5EN_Pos)RCC_APB2ENR_SPI5EN_PosRCC_APB2ENR_TIM11ENRCC_APB2ENR_TIM11EN_Msk(0x1UL << RCC_APB2ENR_TIM11EN_Pos)RCC_APB2ENR_TIM11EN_PosRCC_APB2ENR_TIM10ENRCC_APB2ENR_TIM10EN_Msk(0x1UL << RCC_APB2ENR_TIM10EN_Pos)RCC_APB2ENR_TIM10EN_PosRCC_APB2ENR_TIM9ENRCC_APB2ENR_TIM9EN_Msk(0x1UL << RCC_APB2ENR_TIM9EN_Pos)RCC_APB2ENR_TIM9EN_PosRCC_APB2ENR_SYSCFGEN_Msk(0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)RCC_APB2ENR_SYSCFGEN_PosRCC_APB2ENR_SPI4ENRCC_APB2ENR_SPI4EN_Msk(0x1UL << RCC_APB2ENR_SPI4EN_Pos)RCC_APB2ENR_SPI4EN_PosRCC_APB2ENR_SPI1ENRCC_APB2ENR_SPI1EN_Msk(0x1UL << RCC_APB2ENR_SPI1EN_Pos)RCC_APB2ENR_SPI1EN_PosRCC_APB2ENR_SDMMC1EN_Msk(0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)RCC_APB2ENR_SDMMC1EN_PosRCC_APB2ENR_ADC3EN_Msk(0x1UL << RCC_APB2ENR_ADC3EN_Pos)RCC_APB2ENR_ADC3EN_PosRCC_APB2ENR_ADC2ENRCC_APB2ENR_ADC2EN_Msk(0x1UL << RCC_APB2ENR_ADC2EN_Pos)RCC_APB2ENR_ADC2EN_PosRCC_APB2ENR_ADC1ENRCC_APB2ENR_ADC1EN_Msk(0x1UL << RCC_APB2ENR_ADC1EN_Pos)RCC_APB2ENR_ADC1EN_PosRCC_APB2ENR_SDMMC2EN_Msk(0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)RCC_APB2ENR_SDMMC2EN_PosRCC_APB2ENR_USART6ENRCC_APB2ENR_USART6EN_Msk(0x1UL << RCC_APB2ENR_USART6EN_Pos)RCC_APB2ENR_USART6EN_PosRCC_APB2ENR_USART1EN_Msk(0x1UL << RCC_APB2ENR_USART1EN_Pos)RCC_APB2ENR_USART1EN_PosRCC_APB2ENR_TIM8ENRCC_APB2ENR_TIM8EN_Msk(0x1UL << RCC_APB2ENR_TIM8EN_Pos)RCC_APB2ENR_TIM8EN_PosRCC_APB2ENR_TIM1ENRCC_APB2ENR_TIM1EN_Msk(0x1UL << RCC_APB2ENR_TIM1EN_Pos)RCC_APB2ENR_TIM1EN_PosRCC_APB1ENR_UART8ENRCC_APB1ENR_UART8EN_Msk(0x1UL << RCC_APB1ENR_UART8EN_Pos)RCC_APB1ENR_UART8EN_PosRCC_APB1ENR_UART7ENRCC_APB1ENR_UART7EN_Msk(0x1UL << RCC_APB1ENR_UART7EN_Pos)RCC_APB1ENR_UART7EN_PosRCC_APB1ENR_DACENRCC_APB1ENR_DACEN_Msk(0x1UL << RCC_APB1ENR_DACEN_Pos)RCC_APB1ENR_DACEN_PosRCC_APB1ENR_PWRENRCC_APB1ENR_PWREN_Msk(0x1UL << RCC_APB1ENR_PWREN_Pos)RCC_APB1ENR_PWREN_PosRCC_APB1ENR_CECENRCC_APB1ENR_CECEN_Msk(0x1UL << RCC_APB1ENR_CECEN_Pos)RCC_APB1ENR_CECEN_PosRCC_APB1ENR_CAN2ENRCC_APB1ENR_CAN2EN_Msk(0x1UL << RCC_APB1ENR_CAN2EN_Pos)RCC_APB1ENR_CAN2EN_PosRCC_APB1ENR_CAN1ENRCC_APB1ENR_CAN1EN_Msk(0x1UL << RCC_APB1ENR_CAN1EN_Pos)RCC_APB1ENR_CAN1EN_PosRCC_APB1ENR_I2C4ENRCC_APB1ENR_I2C4EN_Msk(0x1UL << RCC_APB1ENR_I2C4EN_Pos)RCC_APB1ENR_I2C4EN_PosRCC_APB1ENR_I2C3ENRCC_APB1ENR_I2C3EN_Msk(0x1UL << RCC_APB1ENR_I2C3EN_Pos)RCC_APB1ENR_I2C3EN_PosRCC_APB1ENR_I2C2ENRCC_APB1ENR_I2C2EN_Msk(0x1UL << RCC_APB1ENR_I2C2EN_Pos)RCC_APB1ENR_I2C2EN_PosRCC_APB1ENR_I2C1EN_Msk(0x1UL << RCC_APB1ENR_I2C1EN_Pos)RCC_APB1ENR_I2C1EN_PosRCC_APB1ENR_UART5ENRCC_APB1ENR_UART5EN_Msk(0x1UL << RCC_APB1ENR_UART5EN_Pos)RCC_APB1ENR_UART5EN_PosRCC_APB1ENR_UART4ENRCC_APB1ENR_UART4EN_Msk(0x1UL << RCC_APB1ENR_UART4EN_Pos)RCC_APB1ENR_UART4EN_PosRCC_APB1ENR_USART3ENRCC_APB1ENR_USART3EN_Msk(0x1UL << RCC_APB1ENR_USART3EN_Pos)RCC_APB1ENR_USART3EN_PosRCC_APB1ENR_USART2ENRCC_APB1ENR_USART2EN_Msk(0x1UL << RCC_APB1ENR_USART2EN_Pos)RCC_APB1ENR_USART2EN_PosRCC_APB1ENR_SPDIFRXENRCC_APB1ENR_SPDIFRXEN_Msk(0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)RCC_APB1ENR_SPDIFRXEN_PosRCC_APB1ENR_SPI3ENRCC_APB1ENR_SPI3EN_Msk(0x1UL << RCC_APB1ENR_SPI3EN_Pos)RCC_APB1ENR_SPI3EN_PosRCC_APB1ENR_SPI2ENRCC_APB1ENR_SPI2EN_Msk(0x1UL << RCC_APB1ENR_SPI2EN_Pos)RCC_APB1ENR_SPI2EN_PosRCC_APB1ENR_CAN3ENRCC_APB1ENR_CAN3EN_Msk(0x1UL << RCC_APB1ENR_CAN3EN_Pos)RCC_APB1ENR_CAN3EN_PosRCC_APB1ENR_WWDGENRCC_APB1ENR_WWDGEN_Msk(0x1UL << RCC_APB1ENR_WWDGEN_Pos)RCC_APB1ENR_WWDGEN_PosRCC_APB1ENR_RTCENRCC_APB1ENR_RTCEN_Msk(0x1UL << RCC_APB1ENR_RTCEN_Pos)RCC_APB1ENR_RTCEN_PosRCC_APB1ENR_LPTIM1ENRCC_APB1ENR_LPTIM1EN_Msk(0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)RCC_APB1ENR_LPTIM1EN_PosRCC_APB1ENR_TIM14ENRCC_APB1ENR_TIM14EN_Msk(0x1UL << RCC_APB1ENR_TIM14EN_Pos)RCC_APB1ENR_TIM14EN_PosRCC_APB1ENR_TIM13ENRCC_APB1ENR_TIM13EN_Msk(0x1UL << RCC_APB1ENR_TIM13EN_Pos)RCC_APB1ENR_TIM13EN_PosRCC_APB1ENR_TIM12ENRCC_APB1ENR_TIM12EN_Msk(0x1UL << RCC_APB1ENR_TIM12EN_Pos)RCC_APB1ENR_TIM12EN_PosRCC_APB1ENR_TIM7ENRCC_APB1ENR_TIM7EN_Msk(0x1UL << RCC_APB1ENR_TIM7EN_Pos)RCC_APB1ENR_TIM7EN_PosRCC_APB1ENR_TIM6ENRCC_APB1ENR_TIM6EN_Msk(0x1UL << RCC_APB1ENR_TIM6EN_Pos)RCC_APB1ENR_TIM6EN_PosRCC_APB1ENR_TIM5ENRCC_APB1ENR_TIM5EN_Msk(0x1UL << RCC_APB1ENR_TIM5EN_Pos)RCC_APB1ENR_TIM5EN_PosRCC_APB1ENR_TIM4ENRCC_APB1ENR_TIM4EN_Msk(0x1UL << RCC_APB1ENR_TIM4EN_Pos)RCC_APB1ENR_TIM4EN_PosRCC_APB1ENR_TIM3ENRCC_APB1ENR_TIM3EN_Msk(0x1UL << RCC_APB1ENR_TIM3EN_Pos)RCC_APB1ENR_TIM3EN_PosRCC_APB1ENR_TIM2ENRCC_APB1ENR_TIM2EN_Msk(0x1UL << RCC_APB1ENR_TIM2EN_Pos)RCC_APB1ENR_TIM2EN_PosRCC_AHB3ENR_QSPIENRCC_AHB3ENR_QSPIEN_Msk(0x1UL << RCC_AHB3ENR_QSPIEN_Pos)RCC_AHB3ENR_QSPIEN_PosRCC_AHB3ENR_FMCEN_Msk(0x1UL << RCC_AHB3ENR_FMCEN_Pos)RCC_AHB3ENR_FMCEN_PosRCC_AHB2ENR_OTGFSENRCC_AHB2ENR_OTGFSEN_Msk(0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)RCC_AHB2ENR_OTGFSEN_PosRCC_AHB2ENR_RNGENRCC_AHB2ENR_RNGEN_Msk(0x1UL << RCC_AHB2ENR_RNGEN_Pos)RCC_AHB2ENR_RNGEN_PosRCC_AHB2ENR_JPEGENRCC_AHB2ENR_JPEGEN_Msk(0x1UL << RCC_AHB2ENR_JPEGEN_Pos)RCC_AHB2ENR_JPEGEN_PosRCC_AHB2ENR_DCMIENRCC_AHB2ENR_DCMIEN_Msk(0x1UL << RCC_AHB2ENR_DCMIEN_Pos)RCC_AHB2ENR_DCMIEN_PosRCC_AHB1ENR_OTGHSULPIENRCC_AHB1ENR_OTGHSULPIEN_Msk(0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)RCC_AHB1ENR_OTGHSULPIEN_PosRCC_AHB1ENR_OTGHSENRCC_AHB1ENR_OTGHSEN_Msk(0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)RCC_AHB1ENR_OTGHSEN_PosRCC_AHB1ENR_ETHMACPTPENRCC_AHB1ENR_ETHMACPTPEN_Msk(0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)RCC_AHB1ENR_ETHMACPTPEN_PosRCC_AHB1ENR_ETHMACRXENRCC_AHB1ENR_ETHMACRXEN_Msk(0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)RCC_AHB1ENR_ETHMACRXEN_PosRCC_AHB1ENR_ETHMACTXENRCC_AHB1ENR_ETHMACTXEN_Msk(0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)RCC_AHB1ENR_ETHMACTXEN_PosRCC_AHB1ENR_ETHMACENRCC_AHB1ENR_ETHMACEN_Msk(0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)RCC_AHB1ENR_ETHMACEN_PosRCC_AHB1ENR_DMA2DEN_Msk(0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)RCC_AHB1ENR_DMA2DEN_PosRCC_AHB1ENR_DMA2EN_Msk(0x1UL << RCC_AHB1ENR_DMA2EN_Pos)RCC_AHB1ENR_DMA2EN_PosRCC_AHB1ENR_DMA1ENRCC_AHB1ENR_DMA1EN_Msk(0x1UL << RCC_AHB1ENR_DMA1EN_Pos)RCC_AHB1ENR_DMA1EN_PosRCC_AHB1ENR_DTCMRAMENRCC_AHB1ENR_DTCMRAMEN_Msk(0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)RCC_AHB1ENR_DTCMRAMEN_PosRCC_AHB1ENR_BKPSRAMENRCC_AHB1ENR_BKPSRAMEN_Msk(0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)RCC_AHB1ENR_BKPSRAMEN_PosRCC_AHB1ENR_CRCENRCC_AHB1ENR_CRCEN_Msk(0x1UL << RCC_AHB1ENR_CRCEN_Pos)RCC_AHB1ENR_CRCEN_PosRCC_AHB1ENR_GPIOKEN_Msk(0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)RCC_AHB1ENR_GPIOKEN_PosRCC_AHB1ENR_GPIOJEN_Msk(0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)RCC_AHB1ENR_GPIOJEN_PosRCC_AHB1ENR_GPIOIEN_Msk(0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)RCC_AHB1ENR_GPIOIEN_PosRCC_AHB1ENR_GPIOHEN_Msk(0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)RCC_AHB1ENR_GPIOHEN_PosRCC_AHB1ENR_GPIOGEN_Msk(0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)RCC_AHB1ENR_GPIOGEN_PosRCC_AHB1ENR_GPIOFEN_Msk(0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)RCC_AHB1ENR_GPIOFEN_PosRCC_AHB1ENR_GPIOEEN_Msk(0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)RCC_AHB1ENR_GPIOEEN_PosRCC_AHB1ENR_GPIODEN_Msk(0x1UL << RCC_AHB1ENR_GPIODEN_Pos)RCC_AHB1ENR_GPIODEN_PosRCC_AHB1ENR_GPIOCEN_Msk(0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)RCC_AHB1ENR_GPIOCEN_PosRCC_AHB1ENR_GPIOBEN_Msk(0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)RCC_AHB1ENR_GPIOBEN_PosRCC_AHB1ENR_GPIOAEN_Msk(0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)RCC_AHB1ENR_GPIOAEN_PosRCC_APB2RSTR_MDIORSTRCC_APB2RSTR_MDIORST_Msk(0x1UL << RCC_APB2RSTR_MDIORST_Pos)RCC_APB2RSTR_MDIORST_PosRCC_APB2RSTR_DFSDM1RSTRCC_APB2RSTR_DFSDM1RST_Msk(0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)RCC_APB2RSTR_DFSDM1RST_PosRCC_APB2RSTR_DSIRSTRCC_APB2RSTR_DSIRST_Msk(0x1UL << RCC_APB2RSTR_DSIRST_Pos)RCC_APB2RSTR_DSIRST_PosRCC_APB2RSTR_LTDCRSTRCC_APB2RSTR_LTDCRST_Msk(0x1UL << RCC_APB2RSTR_LTDCRST_Pos)RCC_APB2RSTR_LTDCRST_PosRCC_APB2RSTR_SAI2RSTRCC_APB2RSTR_SAI2RST_Msk(0x1UL << RCC_APB2RSTR_SAI2RST_Pos)RCC_APB2RSTR_SAI2RST_PosRCC_APB2RSTR_SAI1RSTRCC_APB2RSTR_SAI1RST_Msk(0x1UL << RCC_APB2RSTR_SAI1RST_Pos)RCC_APB2RSTR_SAI1RST_PosRCC_APB2RSTR_SPI6RSTRCC_APB2RSTR_SPI6RST_Msk(0x1UL << RCC_APB2RSTR_SPI6RST_Pos)RCC_APB2RSTR_SPI6RST_PosRCC_APB2RSTR_SPI5RSTRCC_APB2RSTR_SPI5RST_Msk(0x1UL << RCC_APB2RSTR_SPI5RST_Pos)RCC_APB2RSTR_SPI5RST_PosRCC_APB2RSTR_TIM11RSTRCC_APB2RSTR_TIM11RST_Msk(0x1UL << RCC_APB2RSTR_TIM11RST_Pos)RCC_APB2RSTR_TIM11RST_PosRCC_APB2RSTR_TIM10RSTRCC_APB2RSTR_TIM10RST_Msk(0x1UL << RCC_APB2RSTR_TIM10RST_Pos)RCC_APB2RSTR_TIM10RST_PosRCC_APB2RSTR_TIM9RSTRCC_APB2RSTR_TIM9RST_Msk(0x1UL << RCC_APB2RSTR_TIM9RST_Pos)RCC_APB2RSTR_TIM9RST_PosRCC_APB2RSTR_SYSCFGRSTRCC_APB2RSTR_SYSCFGRST_Msk(0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)RCC_APB2RSTR_SYSCFGRST_PosRCC_APB2RSTR_SPI4RSTRCC_APB2RSTR_SPI4RST_Msk(0x1UL << RCC_APB2RSTR_SPI4RST_Pos)RCC_APB2RSTR_SPI4RST_PosRCC_APB2RSTR_SPI1RSTRCC_APB2RSTR_SPI1RST_Msk(0x1UL << RCC_APB2RSTR_SPI1RST_Pos)RCC_APB2RSTR_SPI1RST_PosRCC_APB2RSTR_SDMMC1RSTRCC_APB2RSTR_SDMMC1RST_Msk(0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)RCC_APB2RSTR_SDMMC1RST_PosRCC_APB2RSTR_ADCRSTRCC_APB2RSTR_ADCRST_Msk(0x1UL << RCC_APB2RSTR_ADCRST_Pos)RCC_APB2RSTR_ADCRST_PosRCC_APB2RSTR_SDMMC2RSTRCC_APB2RSTR_SDMMC2RST_Msk(0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)RCC_APB2RSTR_SDMMC2RST_PosRCC_APB2RSTR_USART6RSTRCC_APB2RSTR_USART6RST_Msk(0x1UL << RCC_APB2RSTR_USART6RST_Pos)RCC_APB2RSTR_USART6RST_PosRCC_APB2RSTR_USART1RSTRCC_APB2RSTR_USART1RST_Msk(0x1UL << RCC_APB2RSTR_USART1RST_Pos)RCC_APB2RSTR_USART1RST_PosRCC_APB2RSTR_TIM8RSTRCC_APB2RSTR_TIM8RST_Msk(0x1UL << RCC_APB2RSTR_TIM8RST_Pos)RCC_APB2RSTR_TIM8RST_PosRCC_APB2RSTR_TIM1RSTRCC_APB2RSTR_TIM1RST_Msk(0x1UL << RCC_APB2RSTR_TIM1RST_Pos)RCC_APB2RSTR_TIM1RST_PosRCC_APB1RSTR_UART8RSTRCC_APB1RSTR_UART8RST_Msk(0x1UL << RCC_APB1RSTR_UART8RST_Pos)RCC_APB1RSTR_UART8RST_PosRCC_APB1RSTR_UART7RSTRCC_APB1RSTR_UART7RST_Msk(0x1UL << RCC_APB1RSTR_UART7RST_Pos)RCC_APB1RSTR_UART7RST_PosRCC_APB1RSTR_DACRSTRCC_APB1RSTR_DACRST_Msk(0x1UL << RCC_APB1RSTR_DACRST_Pos)RCC_APB1RSTR_DACRST_PosRCC_APB1RSTR_PWRRSTRCC_APB1RSTR_PWRRST_Msk(0x1UL << RCC_APB1RSTR_PWRRST_Pos)RCC_APB1RSTR_PWRRST_PosRCC_APB1RSTR_CECRSTRCC_APB1RSTR_CECRST_Msk(0x1UL << RCC_APB1RSTR_CECRST_Pos)RCC_APB1RSTR_CECRST_PosRCC_APB1RSTR_CAN2RSTRCC_APB1RSTR_CAN2RST_Msk(0x1UL << RCC_APB1RSTR_CAN2RST_Pos)RCC_APB1RSTR_CAN2RST_PosRCC_APB1RSTR_CAN1RSTRCC_APB1RSTR_CAN1RST_Msk(0x1UL << RCC_APB1RSTR_CAN1RST_Pos)RCC_APB1RSTR_CAN1RST_PosRCC_APB1RSTR_I2C4RSTRCC_APB1RSTR_I2C4RST_Msk(0x1UL << RCC_APB1RSTR_I2C4RST_Pos)RCC_APB1RSTR_I2C4RST_PosRCC_APB1RSTR_I2C3RSTRCC_APB1RSTR_I2C3RST_Msk(0x1UL << RCC_APB1RSTR_I2C3RST_Pos)RCC_APB1RSTR_I2C3RST_PosRCC_APB1RSTR_I2C2RSTRCC_APB1RSTR_I2C2RST_Msk(0x1UL << RCC_APB1RSTR_I2C2RST_Pos)RCC_APB1RSTR_I2C2RST_PosRCC_APB1RSTR_I2C1RSTRCC_APB1RSTR_I2C1RST_Msk(0x1UL << RCC_APB1RSTR_I2C1RST_Pos)RCC_APB1RSTR_I2C1RST_PosRCC_APB1RSTR_UART5RSTRCC_APB1RSTR_UART5RST_Msk(0x1UL << RCC_APB1RSTR_UART5RST_Pos)RCC_APB1RSTR_UART5RST_PosRCC_APB1RSTR_UART4RSTRCC_APB1RSTR_UART4RST_Msk(0x1UL << RCC_APB1RSTR_UART4RST_Pos)RCC_APB1RSTR_UART4RST_PosRCC_APB1RSTR_USART3RSTRCC_APB1RSTR_USART3RST_Msk(0x1UL << RCC_APB1RSTR_USART3RST_Pos)RCC_APB1RSTR_USART3RST_PosRCC_APB1RSTR_USART2RSTRCC_APB1RSTR_USART2RST_Msk(0x1UL << RCC_APB1RSTR_USART2RST_Pos)RCC_APB1RSTR_USART2RST_PosRCC_APB1RSTR_SPDIFRXRSTRCC_APB1RSTR_SPDIFRXRST_Msk(0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)RCC_APB1RSTR_SPDIFRXRST_PosRCC_APB1RSTR_SPI3RSTRCC_APB1RSTR_SPI3RST_Msk(0x1UL << RCC_APB1RSTR_SPI3RST_Pos)RCC_APB1RSTR_SPI3RST_PosRCC_APB1RSTR_SPI2RSTRCC_APB1RSTR_SPI2RST_Msk(0x1UL << RCC_APB1RSTR_SPI2RST_Pos)RCC_APB1RSTR_SPI2RST_PosRCC_APB1RSTR_CAN3RSTRCC_APB1RSTR_CAN3RST_Msk(0x1UL << RCC_APB1RSTR_CAN3RST_Pos)RCC_APB1RSTR_CAN3RST_PosRCC_APB1RSTR_WWDGRSTRCC_APB1RSTR_WWDGRST_Msk(0x1UL << RCC_APB1RSTR_WWDGRST_Pos)RCC_APB1RSTR_WWDGRST_PosRCC_APB1RSTR_LPTIM1RSTRCC_APB1RSTR_LPTIM1RST_Msk(0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)RCC_APB1RSTR_LPTIM1RST_PosRCC_APB1RSTR_TIM14RSTRCC_APB1RSTR_TIM14RST_Msk(0x1UL << RCC_APB1RSTR_TIM14RST_Pos)RCC_APB1RSTR_TIM14RST_PosRCC_APB1RSTR_TIM13RSTRCC_APB1RSTR_TIM13RST_Msk(0x1UL << RCC_APB1RSTR_TIM13RST_Pos)RCC_APB1RSTR_TIM13RST_PosRCC_APB1RSTR_TIM12RSTRCC_APB1RSTR_TIM12RST_Msk(0x1UL << RCC_APB1RSTR_TIM12RST_Pos)RCC_APB1RSTR_TIM12RST_PosRCC_APB1RSTR_TIM7RSTRCC_APB1RSTR_TIM7RST_Msk(0x1UL << RCC_APB1RSTR_TIM7RST_Pos)RCC_APB1RSTR_TIM7RST_PosRCC_APB1RSTR_TIM6RSTRCC_APB1RSTR_TIM6RST_Msk(0x1UL << RCC_APB1RSTR_TIM6RST_Pos)RCC_APB1RSTR_TIM6RST_PosRCC_APB1RSTR_TIM5RSTRCC_APB1RSTR_TIM5RST_Msk(0x1UL << RCC_APB1RSTR_TIM5RST_Pos)RCC_APB1RSTR_TIM5RST_PosRCC_APB1RSTR_TIM4RSTRCC_APB1RSTR_TIM4RST_Msk(0x1UL << RCC_APB1RSTR_TIM4RST_Pos)RCC_APB1RSTR_TIM4RST_PosRCC_APB1RSTR_TIM3RSTRCC_APB1RSTR_TIM3RST_Msk(0x1UL << RCC_APB1RSTR_TIM3RST_Pos)RCC_APB1RSTR_TIM3RST_PosRCC_APB1RSTR_TIM2RSTRCC_APB1RSTR_TIM2RST_Msk(0x1UL << RCC_APB1RSTR_TIM2RST_Pos)RCC_APB1RSTR_TIM2RST_PosRCC_AHB3RSTR_QSPIRSTRCC_AHB3RSTR_QSPIRST_Msk(0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)RCC_AHB3RSTR_QSPIRST_PosRCC_AHB3RSTR_FMCRSTRCC_AHB3RSTR_FMCRST_Msk(0x1UL << RCC_AHB3RSTR_FMCRST_Pos)RCC_AHB3RSTR_FMCRST_PosRCC_AHB2RSTR_OTGFSRSTRCC_AHB2RSTR_OTGFSRST_Msk(0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)RCC_AHB2RSTR_OTGFSRST_PosRCC_AHB2RSTR_RNGRSTRCC_AHB2RSTR_RNGRST_Msk(0x1UL << RCC_AHB2RSTR_RNGRST_Pos)RCC_AHB2RSTR_RNGRST_PosRCC_AHB2RSTR_JPEGRSTRCC_AHB2RSTR_JPEGRST_Msk(0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)RCC_AHB2RSTR_JPEGRST_PosRCC_AHB2RSTR_DCMIRSTRCC_AHB2RSTR_DCMIRST_Msk(0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)RCC_AHB2RSTR_DCMIRST_PosRCC_AHB1RSTR_OTGHRSTRCC_AHB1RSTR_OTGHRST_Msk(0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)RCC_AHB1RSTR_OTGHRST_PosRCC_AHB1RSTR_ETHMACRSTRCC_AHB1RSTR_ETHMACRST_Msk(0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)RCC_AHB1RSTR_ETHMACRST_PosRCC_AHB1RSTR_DMA2DRSTRCC_AHB1RSTR_DMA2DRST_Msk(0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)RCC_AHB1RSTR_DMA2DRST_PosRCC_AHB1RSTR_DMA2RSTRCC_AHB1RSTR_DMA2RST_Msk(0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)RCC_AHB1RSTR_DMA2RST_PosRCC_AHB1RSTR_DMA1RSTRCC_AHB1RSTR_DMA1RST_Msk(0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)RCC_AHB1RSTR_DMA1RST_PosRCC_AHB1RSTR_CRCRSTRCC_AHB1RSTR_CRCRST_Msk(0x1UL << RCC_AHB1RSTR_CRCRST_Pos)RCC_AHB1RSTR_CRCRST_PosRCC_AHB1RSTR_GPIOKRSTRCC_AHB1RSTR_GPIOKRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)RCC_AHB1RSTR_GPIOKRST_PosRCC_AHB1RSTR_GPIOJRSTRCC_AHB1RSTR_GPIOJRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)RCC_AHB1RSTR_GPIOJRST_PosRCC_AHB1RSTR_GPIOIRSTRCC_AHB1RSTR_GPIOIRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)RCC_AHB1RSTR_GPIOIRST_PosRCC_AHB1RSTR_GPIOHRSTRCC_AHB1RSTR_GPIOHRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)RCC_AHB1RSTR_GPIOHRST_PosRCC_AHB1RSTR_GPIOGRSTRCC_AHB1RSTR_GPIOGRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)RCC_AHB1RSTR_GPIOGRST_PosRCC_AHB1RSTR_GPIOFRSTRCC_AHB1RSTR_GPIOFRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)RCC_AHB1RSTR_GPIOFRST_PosRCC_AHB1RSTR_GPIOERSTRCC_AHB1RSTR_GPIOERST_Msk(0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)RCC_AHB1RSTR_GPIOERST_PosRCC_AHB1RSTR_GPIODRSTRCC_AHB1RSTR_GPIODRST_Msk(0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)RCC_AHB1RSTR_GPIODRST_PosRCC_AHB1RSTR_GPIOCRSTRCC_AHB1RSTR_GPIOCRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)RCC_AHB1RSTR_GPIOCRST_PosRCC_AHB1RSTR_GPIOBRSTRCC_AHB1RSTR_GPIOBRST_Msk(0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)RCC_AHB1RSTR_GPIOBRST_PosRCC_AHB1RSTR_GPIOARSTRCC_AHB1RSTR_GPIOARST_Msk(0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)RCC_AHB1RSTR_GPIOARST_PosRCC_CIR_CSSCRCC_CIR_CSSC_Msk(0x1UL << RCC_CIR_CSSC_Pos)RCC_CIR_CSSC_PosRCC_CIR_PLLSAIRDYCRCC_CIR_PLLSAIRDYC_Msk(0x1UL << RCC_CIR_PLLSAIRDYC_Pos)RCC_CIR_PLLSAIRDYC_PosRCC_CIR_PLLI2SRDYCRCC_CIR_PLLI2SRDYC_Msk(0x1UL << RCC_CIR_PLLI2SRDYC_Pos)RCC_CIR_PLLI2SRDYC_PosRCC_CIR_PLLRDYCRCC_CIR_PLLRDYC_Msk(0x1UL << RCC_CIR_PLLRDYC_Pos)RCC_CIR_PLLRDYC_PosRCC_CIR_HSERDYCRCC_CIR_HSERDYC_Msk(0x1UL << RCC_CIR_HSERDYC_Pos)RCC_CIR_HSERDYC_PosRCC_CIR_HSIRDYCRCC_CIR_HSIRDYC_Msk(0x1UL << RCC_CIR_HSIRDYC_Pos)RCC_CIR_HSIRDYC_PosRCC_CIR_LSERDYCRCC_CIR_LSERDYC_Msk(0x1UL << RCC_CIR_LSERDYC_Pos)RCC_CIR_LSERDYC_PosRCC_CIR_LSIRDYCRCC_CIR_LSIRDYC_Msk(0x1UL << RCC_CIR_LSIRDYC_Pos)RCC_CIR_LSIRDYC_PosRCC_CIR_PLLSAIRDYIERCC_CIR_PLLSAIRDYIE_Msk(0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)RCC_CIR_PLLSAIRDYIE_PosRCC_CIR_PLLI2SRDYIERCC_CIR_PLLI2SRDYIE_Msk(0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)RCC_CIR_PLLI2SRDYIE_PosRCC_CIR_PLLRDYIERCC_CIR_PLLRDYIE_Msk(0x1UL << RCC_CIR_PLLRDYIE_Pos)RCC_CIR_PLLRDYIE_PosRCC_CIR_HSERDYIERCC_CIR_HSERDYIE_Msk(0x1UL << RCC_CIR_HSERDYIE_Pos)RCC_CIR_HSERDYIE_PosRCC_CIR_HSIRDYIERCC_CIR_HSIRDYIE_Msk(0x1UL << RCC_CIR_HSIRDYIE_Pos)RCC_CIR_HSIRDYIE_PosRCC_CIR_LSERDYIERCC_CIR_LSERDYIE_Msk(0x1UL << RCC_CIR_LSERDYIE_Pos)RCC_CIR_LSERDYIE_PosRCC_CIR_LSIRDYIERCC_CIR_LSIRDYIE_Msk(0x1UL << RCC_CIR_LSIRDYIE_Pos)RCC_CIR_LSIRDYIE_PosRCC_CIR_CSSFRCC_CIR_CSSF_Msk(0x1UL << RCC_CIR_CSSF_Pos)RCC_CIR_CSSF_PosRCC_CIR_PLLSAIRDYFRCC_CIR_PLLSAIRDYF_Msk(0x1UL << RCC_CIR_PLLSAIRDYF_Pos)RCC_CIR_PLLSAIRDYF_PosRCC_CIR_PLLI2SRDYFRCC_CIR_PLLI2SRDYF_Msk(0x1UL << RCC_CIR_PLLI2SRDYF_Pos)RCC_CIR_PLLI2SRDYF_PosRCC_CIR_PLLRDYFRCC_CIR_PLLRDYF_Msk(0x1UL << RCC_CIR_PLLRDYF_Pos)RCC_CIR_PLLRDYF_PosRCC_CIR_HSERDYFRCC_CIR_HSERDYF_Msk(0x1UL << RCC_CIR_HSERDYF_Pos)RCC_CIR_HSERDYF_PosRCC_CIR_HSIRDYFRCC_CIR_HSIRDYF_Msk(0x1UL << RCC_CIR_HSIRDYF_Pos)RCC_CIR_HSIRDYF_PosRCC_CIR_LSERDYFRCC_CIR_LSERDYF_Msk(0x1UL << RCC_CIR_LSERDYF_Pos)RCC_CIR_LSERDYF_PosRCC_CIR_LSIRDYFRCC_CIR_LSIRDYF_Msk(0x1UL << RCC_CIR_LSIRDYF_Pos)RCC_CIR_LSIRDYF_PosRCC_CFGR_MCO2_1(0x2UL << RCC_CFGR_MCO2_Pos)RCC_CFGR_MCO2_0(0x1UL << RCC_CFGR_MCO2_Pos)RCC_CFGR_MCO2RCC_CFGR_MCO2_Msk(0x3UL << RCC_CFGR_MCO2_Pos)RCC_CFGR_MCO2_PosRCC_CFGR_MCO2PRE_2(0x4UL << RCC_CFGR_MCO2PRE_Pos)RCC_CFGR_MCO2PRE_1(0x2UL << RCC_CFGR_MCO2PRE_Pos)RCC_CFGR_MCO2PRE_0(0x1UL << RCC_CFGR_MCO2PRE_Pos)RCC_CFGR_MCO2PRERCC_CFGR_MCO2PRE_Msk(0x7UL << RCC_CFGR_MCO2PRE_Pos)RCC_CFGR_MCO2PRE_PosRCC_CFGR_MCO1PRE_2(0x4UL << RCC_CFGR_MCO1PRE_Pos)RCC_CFGR_MCO1PRE_1(0x2UL << RCC_CFGR_MCO1PRE_Pos)RCC_CFGR_MCO1PRE_0(0x1UL << RCC_CFGR_MCO1PRE_Pos)RCC_CFGR_MCO1PRERCC_CFGR_MCO1PRE_Msk(0x7UL << RCC_CFGR_MCO1PRE_Pos)RCC_CFGR_MCO1PRE_PosRCC_CFGR_I2SSRCRCC_CFGR_I2SSRC_Msk(0x1UL << RCC_CFGR_I2SSRC_Pos)RCC_CFGR_I2SSRC_PosRCC_CFGR_MCO1_1(0x2UL << RCC_CFGR_MCO1_Pos)RCC_CFGR_MCO1_0(0x1UL << RCC_CFGR_MCO1_Pos)RCC_CFGR_MCO1RCC_CFGR_MCO1_Msk(0x3UL << RCC_CFGR_MCO1_Pos)RCC_CFGR_MCO1_PosRCC_CFGR_RTCPRE_4(0x10UL << RCC_CFGR_RTCPRE_Pos)RCC_CFGR_RTCPRE_3(0x08UL << RCC_CFGR_RTCPRE_Pos)RCC_CFGR_RTCPRE_2(0x04UL << RCC_CFGR_RTCPRE_Pos)RCC_CFGR_RTCPRE_1(0x02UL << RCC_CFGR_RTCPRE_Pos)RCC_CFGR_RTCPRE_0(0x01UL << RCC_CFGR_RTCPRE_Pos)RCC_CFGR_RTCPRERCC_CFGR_RTCPRE_Msk(0x1FUL << RCC_CFGR_RTCPRE_Pos)RCC_CFGR_RTCPRE_PosRCC_CFGR_PPRE2_DIV160x0000E000URCC_CFGR_PPRE2_DIV8RCC_CFGR_PPRE2_DIV40x0000A000URCC_CFGR_PPRE2_DIV2RCC_CFGR_PPRE2_DIV1RCC_CFGR_PPRE2_2(0x4UL << RCC_CFGR_PPRE2_Pos)RCC_CFGR_PPRE2_1(0x2UL << RCC_CFGR_PPRE2_Pos)RCC_CFGR_PPRE2_0(0x1UL << RCC_CFGR_PPRE2_Pos)RCC_CFGR_PPRE2RCC_CFGR_PPRE2_Msk(0x7UL << RCC_CFGR_PPRE2_Pos)RCC_CFGR_PPRE2_PosRCC_CFGR_PPRE1_DIV160x00001C00URCC_CFGR_PPRE1_DIV80x00001800URCC_CFGR_PPRE1_DIV40x00001400URCC_CFGR_PPRE1_DIV2RCC_CFGR_PPRE1_DIV1RCC_CFGR_PPRE1_2(0x4UL << RCC_CFGR_PPRE1_Pos)RCC_CFGR_PPRE1_1(0x2UL << RCC_CFGR_PPRE1_Pos)RCC_CFGR_PPRE1_0(0x1UL << RCC_CFGR_PPRE1_Pos)RCC_CFGR_PPRE1RCC_CFGR_PPRE1_Msk(0x7UL << RCC_CFGR_PPRE1_Pos)RCC_CFGR_PPRE1_PosRCC_CFGR_HPRE_DIV5120x000000F0URCC_CFGR_HPRE_DIV2560x000000E0URCC_CFGR_HPRE_DIV1280x000000D0URCC_CFGR_HPRE_DIV640x000000C0URCC_CFGR_HPRE_DIV160x000000B0URCC_CFGR_HPRE_DIV80x000000A0URCC_CFGR_HPRE_DIV40x00000090URCC_CFGR_HPRE_DIV20x00000080URCC_CFGR_HPRE_DIV1RCC_CFGR_HPRE_3(0x8UL << RCC_CFGR_HPRE_Pos)RCC_CFGR_HPRE_2(0x4UL << RCC_CFGR_HPRE_Pos)RCC_CFGR_HPRE_1(0x2UL << RCC_CFGR_HPRE_Pos)RCC_CFGR_HPRE_0(0x1UL << RCC_CFGR_HPRE_Pos)RCC_CFGR_HPRERCC_CFGR_HPRE_Msk(0xFUL << RCC_CFGR_HPRE_Pos)RCC_CFGR_HPRE_PosRCC_CFGR_SWS_PLLRCC_CFGR_SWS_HSERCC_CFGR_SWS_HSIRCC_CFGR_SWS_1(0x2UL << RCC_CFGR_SWS_Pos)RCC_CFGR_SWS_0(0x1UL << RCC_CFGR_SWS_Pos)RCC_CFGR_SWSRCC_CFGR_SWS_Msk(0x3UL << RCC_CFGR_SWS_Pos)RCC_CFGR_SWS_PosRCC_CFGR_SW_PLLRCC_CFGR_SW_HSERCC_CFGR_SW_HSIRCC_CFGR_SW_1(0x2UL << RCC_CFGR_SW_Pos)RCC_CFGR_SW_0(0x1UL << RCC_CFGR_SW_Pos)RCC_CFGR_SWRCC_CFGR_SW_Msk(0x3UL << RCC_CFGR_SW_Pos)RCC_CFGR_SW_PosRCC_PLLCFGR_PLLR_2(0x4UL << RCC_PLLCFGR_PLLR_Pos)RCC_PLLCFGR_PLLR_1(0x2UL << RCC_PLLCFGR_PLLR_Pos)RCC_PLLCFGR_PLLR_0(0x1UL << RCC_PLLCFGR_PLLR_Pos)RCC_PLLCFGR_PLLRRCC_PLLCFGR_PLLR_Msk(0x7UL << RCC_PLLCFGR_PLLR_Pos)RCC_PLLCFGR_PLLR_PosRCC_PLLCFGR_PLLQ_3(0x8UL << RCC_PLLCFGR_PLLQ_Pos)RCC_PLLCFGR_PLLQ_2(0x4UL << RCC_PLLCFGR_PLLQ_Pos)RCC_PLLCFGR_PLLQ_1(0x2UL << RCC_PLLCFGR_PLLQ_Pos)RCC_PLLCFGR_PLLQ_0(0x1UL << RCC_PLLCFGR_PLLQ_Pos)RCC_PLLCFGR_PLLQRCC_PLLCFGR_PLLQ_Msk(0xFUL << RCC_PLLCFGR_PLLQ_Pos)RCC_PLLCFGR_PLLQ_PosRCC_PLLCFGR_PLLSRC_HSIRCC_PLLCFGR_PLLSRC_HSERCC_PLLCFGR_PLLSRC_HSE_Msk(0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)RCC_PLLCFGR_PLLSRC_HSE_PosRCC_PLLCFGR_PLLSRCRCC_PLLCFGR_PLLSRC_Msk(0x1UL << RCC_PLLCFGR_PLLSRC_Pos)RCC_PLLCFGR_PLLSRC_PosRCC_PLLCFGR_PLLP_1(0x2UL << RCC_PLLCFGR_PLLP_Pos)RCC_PLLCFGR_PLLP_0(0x1UL << RCC_PLLCFGR_PLLP_Pos)RCC_PLLCFGR_PLLPRCC_PLLCFGR_PLLP_Msk(0x3UL << RCC_PLLCFGR_PLLP_Pos)RCC_PLLCFGR_PLLP_PosRCC_PLLCFGR_PLLN_8(0x100UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_7(0x080UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_6(0x040UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_5(0x020UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_4(0x010UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_3(0x008UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_2(0x004UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_1(0x002UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_0(0x001UL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLNRCC_PLLCFGR_PLLN_Msk(0x1FFUL << RCC_PLLCFGR_PLLN_Pos)RCC_PLLCFGR_PLLN_PosRCC_PLLCFGR_PLLM_5(0x20UL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLM_4(0x10UL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLM_3(0x08UL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLM_2(0x04UL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLM_1(0x02UL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLM_0(0x01UL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLMRCC_PLLCFGR_PLLM_Msk(0x3FUL << RCC_PLLCFGR_PLLM_Pos)RCC_PLLCFGR_PLLM_PosRCC_CR_PLLSAIRDYRCC_CR_PLLSAIRDY_Msk(0x1UL << RCC_CR_PLLSAIRDY_Pos)RCC_CR_PLLSAIRDY_PosRCC_CR_PLLSAIONRCC_CR_PLLSAION_Msk(0x1UL << RCC_CR_PLLSAION_Pos)RCC_CR_PLLSAION_PosRCC_CR_PLLI2SRDYRCC_CR_PLLI2SRDY_Msk(0x1UL << RCC_CR_PLLI2SRDY_Pos)RCC_CR_PLLI2SRDY_PosRCC_CR_PLLI2SONRCC_CR_PLLI2SON_Msk(0x1UL << RCC_CR_PLLI2SON_Pos)RCC_CR_PLLI2SON_PosRCC_CR_PLLRDYRCC_CR_PLLRDY_Msk(0x1UL << RCC_CR_PLLRDY_Pos)RCC_CR_PLLRDY_PosRCC_CR_PLLONRCC_CR_PLLON_Msk(0x1UL << RCC_CR_PLLON_Pos)RCC_CR_PLLON_PosRCC_CR_CSSONRCC_CR_CSSON_Msk(0x1UL << RCC_CR_CSSON_Pos)RCC_CR_CSSON_PosRCC_CR_HSEBYPRCC_CR_HSEBYP_Msk(0x1UL << RCC_CR_HSEBYP_Pos)RCC_CR_HSEBYP_PosRCC_CR_HSERDYRCC_CR_HSERDY_Msk(0x1UL << RCC_CR_HSERDY_Pos)RCC_CR_HSERDY_PosRCC_CR_HSEONRCC_CR_HSEON_Msk(0x1UL << RCC_CR_HSEON_Pos)RCC_CR_HSEON_PosRCC_CR_HSICAL_7(0x80UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_6(0x40UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_5(0x20UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_4(0x10UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_3(0x08UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_2(0x04UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_1(0x02UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_0(0x01UL << RCC_CR_HSICAL_Pos)RCC_CR_HSICALRCC_CR_HSICAL_Msk(0xFFUL << RCC_CR_HSICAL_Pos)RCC_CR_HSICAL_PosRCC_CR_HSITRIM_4(0x10UL << RCC_CR_HSITRIM_Pos)RCC_CR_HSITRIM_3(0x08UL << RCC_CR_HSITRIM_Pos)RCC_CR_HSITRIM_2(0x04UL << RCC_CR_HSITRIM_Pos)RCC_CR_HSITRIM_1(0x02UL << RCC_CR_HSITRIM_Pos)RCC_CR_HSITRIM_0(0x01UL << RCC_CR_HSITRIM_Pos)RCC_CR_HSITRIMRCC_CR_HSITRIM_Msk(0x1FUL << RCC_CR_HSITRIM_Pos)RCC_CR_HSITRIM_PosRCC_CR_HSIRDYRCC_CR_HSIRDY_Msk(0x1UL << RCC_CR_HSIRDY_Pos)RCC_CR_HSIRDY_PosRCC_CR_HSIONRCC_CR_HSION_Msk(0x1UL << RCC_CR_HSION_Pos)RCC_CR_HSION_PosQUADSPI_LPTR_TIMEOUTQUADSPI_LPTR_TIMEOUT_Msk(0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)QUADSPI_LPTR_TIMEOUT_PosQUADSPI_PIR_INTERVALQUADSPI_PIR_INTERVAL_Msk(0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)QUADSPI_PIR_INTERVAL_PosQUADSPI_PSMAR_MATCHQUADSPI_PSMAR_MATCH_Msk(0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)QUADSPI_PSMAR_MATCH_PosQUADSPI_PSMKR_MASKQUADSPI_PSMKR_MASK_Msk(0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)QUADSPI_PSMKR_MASK_PosQUADSPI_DR_DATAQUADSPI_DR_DATA_Msk(0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)QUADSPI_DR_DATA_PosQUADSPI_ABR_ALTERNATEQUADSPI_ABR_ALTERNATE_Msk(0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)QUADSPI_ABR_ALTERNATE_PosQUADSPI_AR_ADDRESSQUADSPI_AR_ADDRESS_Msk(0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)QUADSPI_AR_ADDRESS_PosQUADSPI_CCR_DDRMQUADSPI_CCR_DDRM_Msk(0x1UL << QUADSPI_CCR_DDRM_Pos)QUADSPI_CCR_DDRM_PosQUADSPI_CCR_DHHCQUADSPI_CCR_DHHC_Msk(0x1UL << QUADSPI_CCR_DHHC_Pos)QUADSPI_CCR_DHHC_PosQUADSPI_CCR_SIOOQUADSPI_CCR_SIOO_Msk(0x1UL << QUADSPI_CCR_SIOO_Pos)QUADSPI_CCR_SIOO_PosQUADSPI_CCR_FMODE_1(0x2UL << QUADSPI_CCR_FMODE_Pos)QUADSPI_CCR_FMODE_0(0x1UL << QUADSPI_CCR_FMODE_Pos)QUADSPI_CCR_FMODEQUADSPI_CCR_FMODE_Msk(0x3UL << QUADSPI_CCR_FMODE_Pos)QUADSPI_CCR_FMODE_PosQUADSPI_CCR_DMODE_1(0x2UL << QUADSPI_CCR_DMODE_Pos)QUADSPI_CCR_DMODE_0(0x1UL << QUADSPI_CCR_DMODE_Pos)QUADSPI_CCR_DMODEQUADSPI_CCR_DMODE_Msk(0x3UL << QUADSPI_CCR_DMODE_Pos)QUADSPI_CCR_DMODE_PosQUADSPI_CCR_DCYC_4(0x10UL << QUADSPI_CCR_DCYC_Pos)QUADSPI_CCR_DCYC_3(0x08UL << QUADSPI_CCR_DCYC_Pos)QUADSPI_CCR_DCYC_2(0x04UL << QUADSPI_CCR_DCYC_Pos)QUADSPI_CCR_DCYC_1(0x02UL << QUADSPI_CCR_DCYC_Pos)QUADSPI_CCR_DCYC_0(0x01UL << QUADSPI_CCR_DCYC_Pos)QUADSPI_CCR_DCYCQUADSPI_CCR_DCYC_Msk(0x1FUL << QUADSPI_CCR_DCYC_Pos)QUADSPI_CCR_DCYC_PosQUADSPI_CCR_ABSIZE_1(0x2UL << QUADSPI_CCR_ABSIZE_Pos)QUADSPI_CCR_ABSIZE_0(0x1UL << QUADSPI_CCR_ABSIZE_Pos)QUADSPI_CCR_ABSIZEQUADSPI_CCR_ABSIZE_Msk(0x3UL << QUADSPI_CCR_ABSIZE_Pos)QUADSPI_CCR_ABSIZE_PosQUADSPI_CCR_ABMODE_1(0x2UL << QUADSPI_CCR_ABMODE_Pos)QUADSPI_CCR_ABMODE_0(0x1UL << QUADSPI_CCR_ABMODE_Pos)QUADSPI_CCR_ABMODEQUADSPI_CCR_ABMODE_Msk(0x3UL << QUADSPI_CCR_ABMODE_Pos)QUADSPI_CCR_ABMODE_PosQUADSPI_CCR_ADSIZE_1(0x2UL << QUADSPI_CCR_ADSIZE_Pos)QUADSPI_CCR_ADSIZE_0(0x1UL << QUADSPI_CCR_ADSIZE_Pos)QUADSPI_CCR_ADSIZEQUADSPI_CCR_ADSIZE_Msk(0x3UL << QUADSPI_CCR_ADSIZE_Pos)QUADSPI_CCR_ADSIZE_PosQUADSPI_CCR_ADMODE_1(0x2UL << QUADSPI_CCR_ADMODE_Pos)QUADSPI_CCR_ADMODE_0(0x1UL << QUADSPI_CCR_ADMODE_Pos)QUADSPI_CCR_ADMODEQUADSPI_CCR_ADMODE_Msk(0x3UL << QUADSPI_CCR_ADMODE_Pos)QUADSPI_CCR_ADMODE_PosQUADSPI_CCR_IMODE_1(0x2UL << QUADSPI_CCR_IMODE_Pos)QUADSPI_CCR_IMODE_0(0x1UL << QUADSPI_CCR_IMODE_Pos)QUADSPI_CCR_IMODEQUADSPI_CCR_IMODE_Msk(0x3UL << QUADSPI_CCR_IMODE_Pos)QUADSPI_CCR_IMODE_PosQUADSPI_CCR_INSTRUCTION_7(0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_6(0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_5(0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_4(0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_3(0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_2(0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_1(0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_0(0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTIONQUADSPI_CCR_INSTRUCTION_Msk(0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)QUADSPI_CCR_INSTRUCTION_PosQUADSPI_DLR_DLQUADSPI_DLR_DL_Msk(0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)QUADSPI_DLR_DL_PosQUADSPI_FCR_CTOFQUADSPI_FCR_CTOF_Msk(0x1UL << QUADSPI_FCR_CTOF_Pos)QUADSPI_FCR_CTOF_PosQUADSPI_FCR_CSMFQUADSPI_FCR_CSMF_Msk(0x1UL << QUADSPI_FCR_CSMF_Pos)QUADSPI_FCR_CSMF_PosQUADSPI_FCR_CTCFQUADSPI_FCR_CTCF_Msk(0x1UL << QUADSPI_FCR_CTCF_Pos)QUADSPI_FCR_CTCF_PosQUADSPI_FCR_CTEFQUADSPI_FCR_CTEF_Msk(0x1UL << QUADSPI_FCR_CTEF_Pos)QUADSPI_FCR_CTEF_PosQUADSPI_SR_FLEVEL_5(0x20UL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVEL_4(0x10UL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVEL_3(0x08UL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVEL_2(0x04UL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVEL_1(0x02UL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVEL_0(0x01UL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVELQUADSPI_SR_FLEVEL_Msk(0x3FUL << QUADSPI_SR_FLEVEL_Pos)QUADSPI_SR_FLEVEL_PosQUADSPI_SR_BUSYQUADSPI_SR_BUSY_Msk(0x1UL << QUADSPI_SR_BUSY_Pos)QUADSPI_SR_BUSY_PosQUADSPI_SR_TOFQUADSPI_SR_TOF_Msk(0x1UL << QUADSPI_SR_TOF_Pos)QUADSPI_SR_TOF_PosQUADSPI_SR_SMFQUADSPI_SR_SMF_Msk(0x1UL << QUADSPI_SR_SMF_Pos)QUADSPI_SR_SMF_PosQUADSPI_SR_FTFQUADSPI_SR_FTF_Msk(0x1UL << QUADSPI_SR_FTF_Pos)QUADSPI_SR_FTF_PosQUADSPI_SR_TCFQUADSPI_SR_TCF_Msk(0x1UL << QUADSPI_SR_TCF_Pos)QUADSPI_SR_TCF_PosQUADSPI_SR_TEFQUADSPI_SR_TEF_Msk(0x1UL << QUADSPI_SR_TEF_Pos)QUADSPI_SR_TEF_PosQUADSPI_DCR_FSIZE_4(0x10UL << QUADSPI_DCR_FSIZE_Pos)QUADSPI_DCR_FSIZE_3(0x08UL << QUADSPI_DCR_FSIZE_Pos)QUADSPI_DCR_FSIZE_2(0x04UL << QUADSPI_DCR_FSIZE_Pos)QUADSPI_DCR_FSIZE_1(0x02UL << QUADSPI_DCR_FSIZE_Pos)QUADSPI_DCR_FSIZE_0(0x01UL << QUADSPI_DCR_FSIZE_Pos)QUADSPI_DCR_FSIZEQUADSPI_DCR_FSIZE_Msk(0x1FUL << QUADSPI_DCR_FSIZE_Pos)QUADSPI_DCR_FSIZE_PosQUADSPI_DCR_CSHT_2(0x4UL << QUADSPI_DCR_CSHT_Pos)QUADSPI_DCR_CSHT_1(0x2UL << QUADSPI_DCR_CSHT_Pos)QUADSPI_DCR_CSHT_0(0x1UL << QUADSPI_DCR_CSHT_Pos)QUADSPI_DCR_CSHTQUADSPI_DCR_CSHT_Msk(0x7UL << QUADSPI_DCR_CSHT_Pos)QUADSPI_DCR_CSHT_PosQUADSPI_DCR_CKMODEQUADSPI_DCR_CKMODE_Msk(0x1UL << QUADSPI_DCR_CKMODE_Pos)QUADSPI_DCR_CKMODE_PosQUADSPI_CR_PRESCALER_7(0x80UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_6(0x40UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_5(0x20UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_4(0x10UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_3(0x08UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_2(0x04UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_1(0x02UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_0(0x01UL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALERQUADSPI_CR_PRESCALER_Msk(0xFFUL << QUADSPI_CR_PRESCALER_Pos)QUADSPI_CR_PRESCALER_PosQUADSPI_CR_PMMQUADSPI_CR_PMM_Msk(0x1UL << QUADSPI_CR_PMM_Pos)QUADSPI_CR_PMM_PosQUADSPI_CR_APMSQUADSPI_CR_APMS_Msk(0x1UL << QUADSPI_CR_APMS_Pos)QUADSPI_CR_APMS_PosQUADSPI_CR_TOIEQUADSPI_CR_TOIE_Msk(0x1UL << QUADSPI_CR_TOIE_Pos)QUADSPI_CR_TOIE_PosQUADSPI_CR_SMIEQUADSPI_CR_SMIE_Msk(0x1UL << QUADSPI_CR_SMIE_Pos)QUADSPI_CR_SMIE_PosQUADSPI_CR_FTIEQUADSPI_CR_FTIE_Msk(0x1UL << QUADSPI_CR_FTIE_Pos)QUADSPI_CR_FTIE_PosQUADSPI_CR_TCIEQUADSPI_CR_TCIE_Msk(0x1UL << QUADSPI_CR_TCIE_Pos)QUADSPI_CR_TCIE_PosQUADSPI_CR_TEIEQUADSPI_CR_TEIE_Msk(0x1UL << QUADSPI_CR_TEIE_Pos)QUADSPI_CR_TEIE_PosQUADSPI_CR_FTHRES_4(0x10UL << QUADSPI_CR_FTHRES_Pos)QUADSPI_CR_FTHRES_3(0x08UL << QUADSPI_CR_FTHRES_Pos)QUADSPI_CR_FTHRES_2(0x04UL << QUADSPI_CR_FTHRES_Pos)QUADSPI_CR_FTHRES_1(0x02UL << QUADSPI_CR_FTHRES_Pos)QUADSPI_CR_FTHRES_0(0x01UL << QUADSPI_CR_FTHRES_Pos)QUADSPI_CR_FTHRESQUADSPI_CR_FTHRES_Msk(0x1FUL << QUADSPI_CR_FTHRES_Pos)QUADSPI_CR_FTHRES_PosQUADSPI_CR_FSELQUADSPI_CR_FSEL_Msk(0x1UL << QUADSPI_CR_FSEL_Pos)QUADSPI_CR_FSEL_PosQUADSPI_CR_DFMQUADSPI_CR_DFM_Msk(0x1UL << QUADSPI_CR_DFM_Pos)QUADSPI_CR_DFM_PosQUADSPI_CR_SSHIFTQUADSPI_CR_SSHIFT_Msk(0x1UL << QUADSPI_CR_SSHIFT_Pos)QUADSPI_CR_SSHIFT_PosQUADSPI_CR_TCENQUADSPI_CR_TCEN_Msk(0x1UL << QUADSPI_CR_TCEN_Pos)QUADSPI_CR_TCEN_PosQUADSPI_CR_DMAENQUADSPI_CR_DMAEN_Msk(0x1UL << QUADSPI_CR_DMAEN_Pos)QUADSPI_CR_DMAEN_PosQUADSPI_CR_ABORTQUADSPI_CR_ABORT_Msk(0x1UL << QUADSPI_CR_ABORT_Pos)QUADSPI_CR_ABORT_PosQUADSPI_CR_ENQUADSPI_CR_EN_Msk(0x1UL << QUADSPI_CR_EN_Pos)QUADSPI_CR_EN_PosPWR_CSR2_EWUP6PWR_CSR2_EWUP6_Msk(0x1UL << PWR_CSR2_EWUP6_Pos)PWR_CSR2_EWUP6_PosPWR_CSR2_EWUP5PWR_CSR2_EWUP5_Msk(0x1UL << PWR_CSR2_EWUP5_Pos)PWR_CSR2_EWUP5_PosPWR_CSR2_EWUP4PWR_CSR2_EWUP4_Msk(0x1UL << PWR_CSR2_EWUP4_Pos)PWR_CSR2_EWUP4_PosPWR_CSR2_EWUP3PWR_CSR2_EWUP3_Msk(0x1UL << PWR_CSR2_EWUP3_Pos)PWR_CSR2_EWUP3_PosPWR_CSR2_EWUP2PWR_CSR2_EWUP2_Msk(0x1UL << PWR_CSR2_EWUP2_Pos)PWR_CSR2_EWUP2_PosPWR_CSR2_EWUP1PWR_CSR2_EWUP1_Msk(0x1UL << PWR_CSR2_EWUP1_Pos)PWR_CSR2_EWUP1_PosPWR_CSR2_WUPF6PWR_CSR2_WUPF6_Msk(0x1UL << PWR_CSR2_WUPF6_Pos)PWR_CSR2_WUPF6_PosPWR_CSR2_WUPF5PWR_CSR2_WUPF5_Msk(0x1UL << PWR_CSR2_WUPF5_Pos)PWR_CSR2_WUPF5_PosPWR_CSR2_WUPF4PWR_CSR2_WUPF4_Msk(0x1UL << PWR_CSR2_WUPF4_Pos)PWR_CSR2_WUPF4_PosPWR_CSR2_WUPF3PWR_CSR2_WUPF3_Msk(0x1UL << PWR_CSR2_WUPF3_Pos)PWR_CSR2_WUPF3_PosPWR_CSR2_WUPF2PWR_CSR2_WUPF2_Msk(0x1UL << PWR_CSR2_WUPF2_Pos)PWR_CSR2_WUPF2_PosPWR_CSR2_WUPF1PWR_CSR2_WUPF1_Msk(0x1UL << PWR_CSR2_WUPF1_Pos)PWR_CSR2_WUPF1_PosPWR_CR2_WUPP6PWR_CR2_WUPP6_Msk(0x1UL << PWR_CR2_WUPP6_Pos)PWR_CR2_WUPP6_PosPWR_CR2_WUPP5PWR_CR2_WUPP5_Msk(0x1UL << PWR_CR2_WUPP5_Pos)PWR_CR2_WUPP5_PosPWR_CR2_WUPP4PWR_CR2_WUPP4_Msk(0x1UL << PWR_CR2_WUPP4_Pos)PWR_CR2_WUPP4_PosPWR_CR2_WUPP3PWR_CR2_WUPP3_Msk(0x1UL << PWR_CR2_WUPP3_Pos)PWR_CR2_WUPP3_PosPWR_CR2_WUPP2PWR_CR2_WUPP2_Msk(0x1UL << PWR_CR2_WUPP2_Pos)PWR_CR2_WUPP2_PosPWR_CR2_WUPP1PWR_CR2_WUPP1_Msk(0x1UL << PWR_CR2_WUPP1_Pos)PWR_CR2_WUPP1_PosPWR_CR2_CWUPF6PWR_CR2_CWUPF6_Msk(0x1UL << PWR_CR2_CWUPF6_Pos)PWR_CR2_CWUPF6_PosPWR_CR2_CWUPF5PWR_CR2_CWUPF5_Msk(0x1UL << PWR_CR2_CWUPF5_Pos)PWR_CR2_CWUPF5_PosPWR_CR2_CWUPF4PWR_CR2_CWUPF4_Msk(0x1UL << PWR_CR2_CWUPF4_Pos)PWR_CR2_CWUPF4_PosPWR_CR2_CWUPF3PWR_CR2_CWUPF3_Msk(0x1UL << PWR_CR2_CWUPF3_Pos)PWR_CR2_CWUPF3_PosPWR_CR2_CWUPF2PWR_CR2_CWUPF2_Msk(0x1UL << PWR_CR2_CWUPF2_Pos)PWR_CR2_CWUPF2_PosPWR_CR2_CWUPF1PWR_CR2_CWUPF1_Msk(0x1UL << PWR_CR2_CWUPF1_Pos)PWR_CR2_CWUPF1_PosPWR_CSR1_UDRDYPWR_CSR1_UDRDY_Msk(0x3UL << PWR_CSR1_UDRDY_Pos)PWR_CSR1_UDRDY_PosPWR_CSR1_ODSWRDYPWR_CSR1_ODSWRDY_Msk(0x1UL << PWR_CSR1_ODSWRDY_Pos)PWR_CSR1_ODSWRDY_PosPWR_CSR1_ODRDYPWR_CSR1_ODRDY_Msk(0x1UL << PWR_CSR1_ODRDY_Pos)PWR_CSR1_ODRDY_PosPWR_CSR1_VOSRDYPWR_CSR1_VOSRDY_Msk(0x1UL << PWR_CSR1_VOSRDY_Pos)PWR_CSR1_VOSRDY_PosPWR_CSR1_BREPWR_CSR1_BRE_Msk(0x1UL << PWR_CSR1_BRE_Pos)PWR_CSR1_BRE_PosPWR_CSR1_EIWUPPWR_CSR1_EIWUP_Msk(0x1UL << PWR_CSR1_EIWUP_Pos)PWR_CSR1_EIWUP_PosPWR_CSR1_BRRPWR_CSR1_BRR_Msk(0x1UL << PWR_CSR1_BRR_Pos)PWR_CSR1_BRR_PosPWR_CSR1_PVDOPWR_CSR1_PVDO_Msk(0x1UL << PWR_CSR1_PVDO_Pos)PWR_CSR1_PVDO_PosPWR_CSR1_SBFPWR_CSR1_SBF_Msk(0x1UL << PWR_CSR1_SBF_Pos)PWR_CSR1_SBF_PosPWR_CSR1_WUIFPWR_CSR1_WUIF_Msk(0x1UL << PWR_CSR1_WUIF_Pos)PWR_CSR1_WUIF_PosPWR_CR1_UDEN_1(0x2UL << PWR_CR1_UDEN_Pos)PWR_CR1_UDEN_0(0x1UL << PWR_CR1_UDEN_Pos)PWR_CR1_UDENPWR_CR1_UDEN_Msk(0x3UL << PWR_CR1_UDEN_Pos)PWR_CR1_UDEN_PosPWR_CR1_ODSWENPWR_CR1_ODSWEN_Msk(0x1UL << PWR_CR1_ODSWEN_Pos)PWR_CR1_ODSWEN_PosPWR_CR1_ODENPWR_CR1_ODEN_Msk(0x1UL << PWR_CR1_ODEN_Pos)PWR_CR1_ODEN_PosPWR_CR1_VOS_1(0x2UL << PWR_CR1_VOS_Pos)PWR_CR1_VOS_0(0x1UL << PWR_CR1_VOS_Pos)PWR_CR1_VOSPWR_CR1_VOS_Msk(0x3UL << PWR_CR1_VOS_Pos)PWR_CR1_VOS_PosPWR_CR1_ADCDC1PWR_CR1_ADCDC1_Msk(0x1UL << PWR_CR1_ADCDC1_Pos)PWR_CR1_ADCDC1_PosPWR_CR1_MRUDSPWR_CR1_MRUDS_Msk(0x1UL << PWR_CR1_MRUDS_Pos)PWR_CR1_MRUDS_PosPWR_CR1_LPUDSPWR_CR1_LPUDS_Msk(0x1UL << PWR_CR1_LPUDS_Pos)PWR_CR1_LPUDS_PosPWR_CR1_FPDSPWR_CR1_FPDS_Msk(0x1UL << PWR_CR1_FPDS_Pos)PWR_CR1_FPDS_PosPWR_CR1_DBPPWR_CR1_DBP_Msk(0x1UL << PWR_CR1_DBP_Pos)PWR_CR1_DBP_PosPWR_CR1_PLS_LEV7PWR_CR1_PLS_LEV7_Msk(0x7UL << PWR_CR1_PLS_LEV7_Pos)PWR_CR1_PLS_LEV7_PosPWR_CR1_PLS_LEV6PWR_CR1_PLS_LEV6_Msk(0x3UL << PWR_CR1_PLS_LEV6_Pos)PWR_CR1_PLS_LEV6_PosPWR_CR1_PLS_LEV5PWR_CR1_PLS_LEV5_Msk(0x5UL << PWR_CR1_PLS_LEV5_Pos)PWR_CR1_PLS_LEV5_PosPWR_CR1_PLS_LEV4PWR_CR1_PLS_LEV4_Msk(0x1UL << PWR_CR1_PLS_LEV4_Pos)PWR_CR1_PLS_LEV4_PosPWR_CR1_PLS_LEV3PWR_CR1_PLS_LEV3_Msk(0x3UL << PWR_CR1_PLS_LEV3_Pos)PWR_CR1_PLS_LEV3_PosPWR_CR1_PLS_LEV2PWR_CR1_PLS_LEV2_Msk(0x1UL << PWR_CR1_PLS_LEV2_Pos)PWR_CR1_PLS_LEV2_PosPWR_CR1_PLS_LEV1PWR_CR1_PLS_LEV1_Msk(0x1UL << PWR_CR1_PLS_LEV1_Pos)PWR_CR1_PLS_LEV1_PosPWR_CR1_PLS_LEV0PWR_CR1_PLS_2(0x4UL << PWR_CR1_PLS_Pos)PWR_CR1_PLS_1(0x2UL << PWR_CR1_PLS_Pos)PWR_CR1_PLS_0(0x1UL << PWR_CR1_PLS_Pos)PWR_CR1_PLSPWR_CR1_PLS_Msk(0x7UL << PWR_CR1_PLS_Pos)PWR_CR1_PLS_PosPWR_CR1_PVDEPWR_CR1_PVDE_Msk(0x1UL << PWR_CR1_PVDE_Pos)PWR_CR1_PVDE_PosPWR_CR1_CSBFPWR_CR1_CSBF_Msk(0x1UL << PWR_CR1_CSBF_Pos)PWR_CR1_CSBF_PosPWR_CR1_PDDSPWR_CR1_PDDS_Msk(0x1UL << PWR_CR1_PDDS_Pos)PWR_CR1_PDDS_PosPWR_CR1_LPDSPWR_CR1_LPDS_Msk(0x1UL << PWR_CR1_LPDS_Pos)PWR_CR1_LPDS_PosLTDC_LxCLUTWR_CLUTADDLTDC_LxCLUTWR_CLUTADD_Msk(0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)LTDC_LxCLUTWR_CLUTADD_PosLTDC_LxCLUTWR_REDLTDC_LxCLUTWR_RED_Msk(0xFFUL << LTDC_LxCLUTWR_RED_Pos)LTDC_LxCLUTWR_RED_PosLTDC_LxCLUTWR_GREENLTDC_LxCLUTWR_GREEN_Msk(0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)LTDC_LxCLUTWR_GREEN_PosLTDC_LxCLUTWR_BLUELTDC_LxCLUTWR_BLUE_Msk(0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)LTDC_LxCLUTWR_BLUE_PosLTDC_LxCFBLNR_CFBLNBRLTDC_LxCFBLNR_CFBLNBR_Msk(0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)LTDC_LxCFBLNR_CFBLNBR_PosLTDC_LxCFBLR_CFBPLTDC_LxCFBLR_CFBP_Msk(0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)LTDC_LxCFBLR_CFBP_PosLTDC_LxCFBLR_CFBLLLTDC_LxCFBLR_CFBLL_Msk(0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)LTDC_LxCFBLR_CFBLL_PosLTDC_LxCFBAR_CFBADDLTDC_LxCFBAR_CFBADD_Msk(0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)LTDC_LxCFBAR_CFBADD_PosLTDC_LxBFCR_BF1LTDC_LxBFCR_BF1_Msk(0x7UL << LTDC_LxBFCR_BF1_Pos)LTDC_LxBFCR_BF1_PosLTDC_LxBFCR_BF2LTDC_LxBFCR_BF2_Msk(0x7UL << LTDC_LxBFCR_BF2_Pos)LTDC_LxBFCR_BF2_PosLTDC_LxDCCR_DCALPHALTDC_LxDCCR_DCALPHA_Msk(0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)LTDC_LxDCCR_DCALPHA_PosLTDC_LxDCCR_DCREDLTDC_LxDCCR_DCRED_Msk(0xFFUL << LTDC_LxDCCR_DCRED_Pos)LTDC_LxDCCR_DCRED_PosLTDC_LxDCCR_DCGREENLTDC_LxDCCR_DCGREEN_Msk(0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)LTDC_LxDCCR_DCGREEN_PosLTDC_LxDCCR_DCBLUELTDC_LxDCCR_DCBLUE_Msk(0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)LTDC_LxDCCR_DCBLUE_PosLTDC_LxCACR_CONSTALTDC_LxCACR_CONSTA_Msk(0xFFUL << LTDC_LxCACR_CONSTA_Pos)LTDC_LxCACR_CONSTA_PosLTDC_LxPFCR_PFLTDC_LxPFCR_PF_Msk(0x7UL << LTDC_LxPFCR_PF_Pos)LTDC_LxPFCR_PF_PosLTDC_LxCKCR_CKREDLTDC_LxCKCR_CKRED_Msk(0xFFUL << LTDC_LxCKCR_CKRED_Pos)LTDC_LxCKCR_CKRED_PosLTDC_LxCKCR_CKGREENLTDC_LxCKCR_CKGREEN_Msk(0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)LTDC_LxCKCR_CKGREEN_PosLTDC_LxCKCR_CKBLUELTDC_LxCKCR_CKBLUE_Msk(0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)LTDC_LxCKCR_CKBLUE_PosLTDC_LxWVPCR_WVSPPOSLTDC_LxWVPCR_WVSPPOS_Msk(0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)LTDC_LxWVPCR_WVSPPOS_PosLTDC_LxWVPCR_WVSTPOSLTDC_LxWVPCR_WVSTPOS_Msk(0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)LTDC_LxWVPCR_WVSTPOS_PosLTDC_LxWHPCR_WHSPPOSLTDC_LxWHPCR_WHSPPOS_Msk(0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)LTDC_LxWHPCR_WHSPPOS_PosLTDC_LxWHPCR_WHSTPOSLTDC_LxWHPCR_WHSTPOS_Msk(0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)LTDC_LxWHPCR_WHSTPOS_PosLTDC_LxCR_CLUTENLTDC_LxCR_CLUTEN_Msk(0x1UL << LTDC_LxCR_CLUTEN_Pos)LTDC_LxCR_CLUTEN_PosLTDC_LxCR_COLKENLTDC_LxCR_COLKEN_Msk(0x1UL << LTDC_LxCR_COLKEN_Pos)LTDC_LxCR_COLKEN_PosLTDC_LxCR_LENLTDC_LxCR_LEN_Msk(0x1UL << LTDC_LxCR_LEN_Pos)LTDC_LxCR_LEN_PosLTDC_CDSR_HSYNCSLTDC_CDSR_HSYNCS_Msk(0x1UL << LTDC_CDSR_HSYNCS_Pos)LTDC_CDSR_HSYNCS_PosLTDC_CDSR_VSYNCSLTDC_CDSR_VSYNCS_Msk(0x1UL << LTDC_CDSR_VSYNCS_Pos)LTDC_CDSR_VSYNCS_PosLTDC_CDSR_HDESLTDC_CDSR_HDES_Msk(0x1UL << LTDC_CDSR_HDES_Pos)LTDC_CDSR_HDES_PosLTDC_CDSR_VDESLTDC_CDSR_VDES_Msk(0x1UL << LTDC_CDSR_VDES_Pos)LTDC_CDSR_VDES_PosLTDC_CPSR_CXPOSLTDC_CPSR_CXPOS_Msk(0xFFFFUL << LTDC_CPSR_CXPOS_Pos)LTDC_CPSR_CXPOS_PosLTDC_CPSR_CYPOSLTDC_CPSR_CYPOS_Msk(0xFFFFUL << LTDC_CPSR_CYPOS_Pos)LTDC_CPSR_CYPOS_PosLTDC_LIPCR_LIPOSLTDC_LIPCR_LIPOS_Msk(0x7FFUL << LTDC_LIPCR_LIPOS_Pos)LTDC_LIPCR_LIPOS_PosLTDC_ICR_CRRIFLTDC_ICR_CRRIF_Msk(0x1UL << LTDC_ICR_CRRIF_Pos)LTDC_ICR_CRRIF_PosLTDC_ICR_CTERRIFLTDC_ICR_CTERRIF_Msk(0x1UL << LTDC_ICR_CTERRIF_Pos)LTDC_ICR_CTERRIF_PosLTDC_ICR_CFUIFLTDC_ICR_CFUIF_Msk(0x1UL << LTDC_ICR_CFUIF_Pos)LTDC_ICR_CFUIF_PosLTDC_ICR_CLIFLTDC_ICR_CLIF_Msk(0x1UL << LTDC_ICR_CLIF_Pos)LTDC_ICR_CLIF_PosLTDC_ISR_RRIFLTDC_ISR_RRIF_Msk(0x1UL << LTDC_ISR_RRIF_Pos)LTDC_ISR_RRIF_PosLTDC_ISR_TERRIFLTDC_ISR_TERRIF_Msk(0x1UL << LTDC_ISR_TERRIF_Pos)LTDC_ISR_TERRIF_PosLTDC_ISR_FUIFLTDC_ISR_FUIF_Msk(0x1UL << LTDC_ISR_FUIF_Pos)LTDC_ISR_FUIF_PosLTDC_ISR_LIFLTDC_ISR_LIF_Msk(0x1UL << LTDC_ISR_LIF_Pos)LTDC_ISR_LIF_PosLTDC_IER_RRIELTDC_IER_RRIE_Msk(0x1UL << LTDC_IER_RRIE_Pos)LTDC_IER_RRIE_PosLTDC_IER_TERRIELTDC_IER_TERRIE_Msk(0x1UL << LTDC_IER_TERRIE_Pos)LTDC_IER_TERRIE_PosLTDC_IER_FUIELTDC_IER_FUIE_Msk(0x1UL << LTDC_IER_FUIE_Pos)LTDC_IER_FUIE_PosLTDC_IER_LIELTDC_IER_LIE_Msk(0x1UL << LTDC_IER_LIE_Pos)LTDC_IER_LIE_PosLTDC_BCCR_BCREDLTDC_BCCR_BCRED_Msk(0xFFUL << LTDC_BCCR_BCRED_Pos)LTDC_BCCR_BCRED_PosLTDC_BCCR_BCGREENLTDC_BCCR_BCGREEN_Msk(0xFFUL << LTDC_BCCR_BCGREEN_Pos)LTDC_BCCR_BCGREEN_PosLTDC_BCCR_BCBLUELTDC_BCCR_BCBLUE_Msk(0xFFUL << LTDC_BCCR_BCBLUE_Pos)LTDC_BCCR_BCBLUE_PosLTDC_SRCR_VBRLTDC_SRCR_VBR_Msk(0x1UL << LTDC_SRCR_VBR_Pos)LTDC_SRCR_VBR_PosLTDC_SRCR_IMRLTDC_SRCR_IMR_Msk(0x1UL << LTDC_SRCR_IMR_Pos)LTDC_SRCR_IMR_PosLTDC_GCR_HSPOLLTDC_GCR_HSPOL_Msk(0x1UL << LTDC_GCR_HSPOL_Pos)LTDC_GCR_HSPOL_PosLTDC_GCR_VSPOLLTDC_GCR_VSPOL_Msk(0x1UL << LTDC_GCR_VSPOL_Pos)LTDC_GCR_VSPOL_PosLTDC_GCR_DEPOLLTDC_GCR_DEPOL_Msk(0x1UL << LTDC_GCR_DEPOL_Pos)LTDC_GCR_DEPOL_PosLTDC_GCR_PCPOLLTDC_GCR_PCPOL_Msk(0x1UL << LTDC_GCR_PCPOL_Pos)LTDC_GCR_PCPOL_PosLTDC_GCR_DENLTDC_GCR_DEN_Msk(0x1UL << LTDC_GCR_DEN_Pos)LTDC_GCR_DEN_PosLTDC_GCR_DRWLTDC_GCR_DRW_Msk(0x7UL << LTDC_GCR_DRW_Pos)LTDC_GCR_DRW_PosLTDC_GCR_DGWLTDC_GCR_DGW_Msk(0x7UL << LTDC_GCR_DGW_Pos)LTDC_GCR_DGW_PosLTDC_GCR_DBWLTDC_GCR_DBW_Msk(0x7UL << LTDC_GCR_DBW_Pos)LTDC_GCR_DBW_PosLTDC_GCR_LTDCENLTDC_GCR_LTDCEN_Msk(0x1UL << LTDC_GCR_LTDCEN_Pos)LTDC_GCR_LTDCEN_PosLTDC_TWCR_TOTALWLTDC_TWCR_TOTALW_Msk(0xFFFUL << LTDC_TWCR_TOTALW_Pos)LTDC_TWCR_TOTALW_PosLTDC_TWCR_TOTALHLTDC_TWCR_TOTALH_Msk(0x7FFUL << LTDC_TWCR_TOTALH_Pos)LTDC_TWCR_TOTALH_PosLTDC_AWCR_AAWLTDC_AWCR_AAW_Msk(0xFFFUL << LTDC_AWCR_AAW_Pos)LTDC_AWCR_AAW_PosLTDC_AWCR_AAHLTDC_AWCR_AAH_Msk(0x7FFUL << LTDC_AWCR_AAH_Pos)LTDC_AWCR_AAH_PosLTDC_BPCR_AHBPLTDC_BPCR_AHBP_Msk(0xFFFUL << LTDC_BPCR_AHBP_Pos)LTDC_BPCR_AHBP_PosLTDC_BPCR_AVBPLTDC_BPCR_AVBP_Msk(0x7FFUL << LTDC_BPCR_AVBP_Pos)LTDC_BPCR_AVBP_PosLTDC_SSCR_HSWLTDC_SSCR_HSW_Msk(0xFFFUL << LTDC_SSCR_HSW_Pos)LTDC_SSCR_HSW_PosLTDC_SSCR_VSHLTDC_SSCR_VSH_Msk(0x7FFUL << LTDC_SSCR_VSH_Pos)LTDC_SSCR_VSH_PosIWDG_WINR_WINIWDG_WINR_WIN_Msk(0xFFFUL << IWDG_WINR_WIN_Pos)IWDG_WINR_WIN_PosIWDG_SR_WVUIWDG_SR_WVU_Msk(0x1UL << IWDG_SR_WVU_Pos)IWDG_SR_WVU_PosIWDG_SR_RVUIWDG_SR_RVU_Msk(0x1UL << IWDG_SR_RVU_Pos)IWDG_SR_RVU_PosIWDG_SR_PVUIWDG_SR_PVU_Msk(0x1UL << IWDG_SR_PVU_Pos)IWDG_SR_PVU_PosIWDG_RLR_RLIWDG_RLR_RL_Msk(0xFFFUL << IWDG_RLR_RL_Pos)IWDG_RLR_RL_PosIWDG_PR_PR_2(0x4UL << IWDG_PR_PR_Pos)IWDG_PR_PR_1(0x2UL << IWDG_PR_PR_Pos)IWDG_PR_PR_0(0x1UL << IWDG_PR_PR_Pos)IWDG_PR_PRIWDG_PR_PR_Msk(0x7UL << IWDG_PR_PR_Pos)IWDG_PR_PR_PosIWDG_KR_KEYIWDG_KR_KEY_Msk(0xFFFFUL << IWDG_KR_KEY_Pos)IWDG_KR_KEY_PosI2C_TXDR_TXDATAI2C_TXDR_TXDATA_Msk(0xFFUL << I2C_TXDR_TXDATA_Pos)I2C_TXDR_TXDATA_PosI2C_RXDR_RXDATAI2C_RXDR_RXDATA_Msk(0xFFUL << I2C_RXDR_RXDATA_Pos)I2C_RXDR_RXDATA_PosI2C_PECR_PECI2C_PECR_PEC_Msk(0xFFUL << I2C_PECR_PEC_Pos)I2C_PECR_PEC_PosI2C_ICR_ALERTCFI2C_ICR_ALERTCF_Msk(0x1UL << I2C_ICR_ALERTCF_Pos)I2C_ICR_ALERTCF_PosI2C_ICR_TIMOUTCFI2C_ICR_TIMOUTCF_Msk(0x1UL << I2C_ICR_TIMOUTCF_Pos)I2C_ICR_TIMOUTCF_PosI2C_ICR_PECCFI2C_ICR_PECCF_Msk(0x1UL << I2C_ICR_PECCF_Pos)I2C_ICR_PECCF_PosI2C_ICR_OVRCFI2C_ICR_OVRCF_Msk(0x1UL << I2C_ICR_OVRCF_Pos)I2C_ICR_OVRCF_PosI2C_ICR_ARLOCFI2C_ICR_ARLOCF_Msk(0x1UL << I2C_ICR_ARLOCF_Pos)I2C_ICR_ARLOCF_PosI2C_ICR_BERRCFI2C_ICR_BERRCF_Msk(0x1UL << I2C_ICR_BERRCF_Pos)I2C_ICR_BERRCF_PosI2C_ICR_STOPCFI2C_ICR_STOPCF_Msk(0x1UL << I2C_ICR_STOPCF_Pos)I2C_ICR_STOPCF_PosI2C_ICR_NACKCFI2C_ICR_NACKCF_Msk(0x1UL << I2C_ICR_NACKCF_Pos)I2C_ICR_NACKCF_PosI2C_ICR_ADDRCFI2C_ICR_ADDRCF_Msk(0x1UL << I2C_ICR_ADDRCF_Pos)I2C_ICR_ADDRCF_PosI2C_ISR_ADDCODEI2C_ISR_ADDCODE_Msk(0x7FUL << I2C_ISR_ADDCODE_Pos)I2C_ISR_ADDCODE_PosI2C_ISR_DIRI2C_ISR_DIR_Msk(0x1UL << I2C_ISR_DIR_Pos)I2C_ISR_DIR_PosI2C_ISR_BUSYI2C_ISR_BUSY_Msk(0x1UL << I2C_ISR_BUSY_Pos)I2C_ISR_BUSY_PosI2C_ISR_ALERTI2C_ISR_ALERT_Msk(0x1UL << I2C_ISR_ALERT_Pos)I2C_ISR_ALERT_PosI2C_ISR_TIMEOUTI2C_ISR_TIMEOUT_Msk(0x1UL << I2C_ISR_TIMEOUT_Pos)I2C_ISR_TIMEOUT_PosI2C_ISR_PECERRI2C_ISR_PECERR_Msk(0x1UL << I2C_ISR_PECERR_Pos)I2C_ISR_PECERR_PosI2C_ISR_OVRI2C_ISR_OVR_Msk(0x1UL << I2C_ISR_OVR_Pos)I2C_ISR_OVR_PosI2C_ISR_ARLOI2C_ISR_ARLO_Msk(0x1UL << I2C_ISR_ARLO_Pos)I2C_ISR_ARLO_PosI2C_ISR_BERRI2C_ISR_BERR_Msk(0x1UL << I2C_ISR_BERR_Pos)I2C_ISR_BERR_PosI2C_ISR_TCRI2C_ISR_TCR_Msk(0x1UL << I2C_ISR_TCR_Pos)I2C_ISR_TCR_PosI2C_ISR_TCI2C_ISR_TC_Msk(0x1UL << I2C_ISR_TC_Pos)I2C_ISR_TC_PosI2C_ISR_STOPFI2C_ISR_STOPF_Msk(0x1UL << I2C_ISR_STOPF_Pos)I2C_ISR_STOPF_PosI2C_ISR_NACKFI2C_ISR_NACKF_Msk(0x1UL << I2C_ISR_NACKF_Pos)I2C_ISR_NACKF_PosI2C_ISR_ADDRI2C_ISR_ADDR_Msk(0x1UL << I2C_ISR_ADDR_Pos)I2C_ISR_ADDR_PosI2C_ISR_RXNEI2C_ISR_RXNE_Msk(0x1UL << I2C_ISR_RXNE_Pos)I2C_ISR_RXNE_PosI2C_ISR_TXISI2C_ISR_TXIS_Msk(0x1UL << I2C_ISR_TXIS_Pos)I2C_ISR_TXIS_PosI2C_ISR_TXEI2C_ISR_TXE_Msk(0x1UL << I2C_ISR_TXE_Pos)I2C_ISR_TXE_PosI2C_TIMEOUTR_TEXTENI2C_TIMEOUTR_TEXTEN_Msk(0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)I2C_TIMEOUTR_TEXTEN_PosI2C_TIMEOUTR_TIMEOUTBI2C_TIMEOUTR_TIMEOUTB_Msk(0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)I2C_TIMEOUTR_TIMEOUTB_PosI2C_TIMEOUTR_TIMOUTENI2C_TIMEOUTR_TIMOUTEN_Msk(0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)I2C_TIMEOUTR_TIMOUTEN_PosI2C_TIMEOUTR_TIDLEI2C_TIMEOUTR_TIDLE_Msk(0x1UL << I2C_TIMEOUTR_TIDLE_Pos)I2C_TIMEOUTR_TIDLE_PosI2C_TIMEOUTR_TIMEOUTAI2C_TIMEOUTR_TIMEOUTA_Msk(0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)I2C_TIMEOUTR_TIMEOUTA_PosI2C_TIMINGR_PRESCI2C_TIMINGR_PRESC_Msk(0xFUL << I2C_TIMINGR_PRESC_Pos)I2C_TIMINGR_PRESC_PosI2C_TIMINGR_SCLDELI2C_TIMINGR_SCLDEL_Msk(0xFUL << I2C_TIMINGR_SCLDEL_Pos)I2C_TIMINGR_SCLDEL_PosI2C_TIMINGR_SDADELI2C_TIMINGR_SDADEL_Msk(0xFUL << I2C_TIMINGR_SDADEL_Pos)I2C_TIMINGR_SDADEL_PosI2C_TIMINGR_SCLHI2C_TIMINGR_SCLH_Msk(0xFFUL << I2C_TIMINGR_SCLH_Pos)I2C_TIMINGR_SCLH_PosI2C_TIMINGR_SCLLI2C_TIMINGR_SCLL_Msk(0xFFUL << I2C_TIMINGR_SCLL_Pos)I2C_TIMINGR_SCLL_PosI2C_OAR2_OA2ENI2C_OAR2_OA2EN_Msk(0x1UL << I2C_OAR2_OA2EN_Pos)I2C_OAR2_OA2EN_PosI2C_OAR2_OA2MASK07I2C_OAR2_OA2MASK07_Msk(0x7UL << I2C_OAR2_OA2MASK07_Pos)I2C_OAR2_OA2MASK07_PosI2C_OAR2_OA2MASK06I2C_OAR2_OA2MASK06_Msk(0x3UL << I2C_OAR2_OA2MASK06_Pos)I2C_OAR2_OA2MASK06_PosI2C_OAR2_OA2MASK05I2C_OAR2_OA2MASK05_Msk(0x5UL << I2C_OAR2_OA2MASK05_Pos)I2C_OAR2_OA2MASK05_PosI2C_OAR2_OA2MASK04I2C_OAR2_OA2MASK04_Msk(0x1UL << I2C_OAR2_OA2MASK04_Pos)I2C_OAR2_OA2MASK04_PosI2C_OAR2_OA2MASK03I2C_OAR2_OA2MASK03_Msk(0x3UL << I2C_OAR2_OA2MASK03_Pos)I2C_OAR2_OA2MASK03_PosI2C_OAR2_OA2MASK02I2C_OAR2_OA2MASK02_Msk(0x1UL << I2C_OAR2_OA2MASK02_Pos)I2C_OAR2_OA2MASK02_PosI2C_OAR2_OA2MASK01I2C_OAR2_OA2MASK01_Msk(0x1UL << I2C_OAR2_OA2MASK01_Pos)I2C_OAR2_OA2MASK01_PosI2C_OAR2_OA2NOMASKI2C_OAR2_OA2MSKI2C_OAR2_OA2MSK_Msk(0x7UL << I2C_OAR2_OA2MSK_Pos)I2C_OAR2_OA2MSK_PosI2C_OAR2_OA2I2C_OAR2_OA2_Msk(0x7FUL << I2C_OAR2_OA2_Pos)I2C_OAR2_OA2_PosI2C_OAR1_OA1ENI2C_OAR1_OA1EN_Msk(0x1UL << I2C_OAR1_OA1EN_Pos)I2C_OAR1_OA1EN_PosI2C_OAR1_OA1MODEI2C_OAR1_OA1MODE_Msk(0x1UL << I2C_OAR1_OA1MODE_Pos)I2C_OAR1_OA1MODE_PosI2C_OAR1_OA1I2C_OAR1_OA1_Msk(0x3FFUL << I2C_OAR1_OA1_Pos)I2C_OAR1_OA1_PosI2C_CR2_PECBYTEI2C_CR2_PECBYTE_Msk(0x1UL << I2C_CR2_PECBYTE_Pos)I2C_CR2_PECBYTE_PosI2C_CR2_AUTOENDI2C_CR2_AUTOEND_Msk(0x1UL << I2C_CR2_AUTOEND_Pos)I2C_CR2_AUTOEND_PosI2C_CR2_RELOADI2C_CR2_RELOAD_Msk(0x1UL << I2C_CR2_RELOAD_Pos)I2C_CR2_RELOAD_PosI2C_CR2_NBYTESI2C_CR2_NBYTES_Msk(0xFFUL << I2C_CR2_NBYTES_Pos)I2C_CR2_NBYTES_PosI2C_CR2_NACKI2C_CR2_NACK_Msk(0x1UL << I2C_CR2_NACK_Pos)I2C_CR2_NACK_PosI2C_CR2_STOPI2C_CR2_STOP_Msk(0x1UL << I2C_CR2_STOP_Pos)I2C_CR2_STOP_PosI2C_CR2_STARTI2C_CR2_START_Msk(0x1UL << I2C_CR2_START_Pos)I2C_CR2_START_PosI2C_CR2_HEAD10RI2C_CR2_HEAD10R_Msk(0x1UL << I2C_CR2_HEAD10R_Pos)I2C_CR2_HEAD10R_PosI2C_CR2_ADD10I2C_CR2_ADD10_Msk(0x1UL << I2C_CR2_ADD10_Pos)I2C_CR2_ADD10_PosI2C_CR2_RD_WRNI2C_CR2_RD_WRN_Msk(0x1UL << I2C_CR2_RD_WRN_Pos)I2C_CR2_RD_WRN_PosI2C_CR2_SADDI2C_CR2_SADD_Msk(0x3FFUL << I2C_CR2_SADD_Pos)I2C_CR2_SADD_PosI2C_CR1_PECENI2C_CR1_PECEN_Msk(0x1UL << I2C_CR1_PECEN_Pos)I2C_CR1_PECEN_PosI2C_CR1_ALERTENI2C_CR1_ALERTEN_Msk(0x1UL << I2C_CR1_ALERTEN_Pos)I2C_CR1_ALERTEN_PosI2C_CR1_SMBDENI2C_CR1_SMBDEN_Msk(0x1UL << I2C_CR1_SMBDEN_Pos)I2C_CR1_SMBDEN_PosI2C_CR1_SMBHENI2C_CR1_SMBHEN_Msk(0x1UL << I2C_CR1_SMBHEN_Pos)I2C_CR1_SMBHEN_PosI2C_CR1_GCENI2C_CR1_GCEN_Msk(0x1UL << I2C_CR1_GCEN_Pos)I2C_CR1_GCEN_PosI2C_CR1_NOSTRETCHI2C_CR1_NOSTRETCH_Msk(0x1UL << I2C_CR1_NOSTRETCH_Pos)I2C_CR1_NOSTRETCH_PosI2C_CR1_SBCI2C_CR1_SBC_Msk(0x1UL << I2C_CR1_SBC_Pos)I2C_CR1_SBC_PosI2C_CR1_RXDMAENI2C_CR1_RXDMAEN_Msk(0x1UL << I2C_CR1_RXDMAEN_Pos)I2C_CR1_RXDMAEN_PosI2C_CR1_TXDMAENI2C_CR1_TXDMAEN_Msk(0x1UL << I2C_CR1_TXDMAEN_Pos)I2C_CR1_TXDMAEN_PosI2C_CR1_ANFOFFI2C_CR1_ANFOFF_Msk(0x1UL << I2C_CR1_ANFOFF_Pos)I2C_CR1_ANFOFF_PosI2C_CR1_DNFI2C_CR1_DNF_Msk(0xFUL << I2C_CR1_DNF_Pos)I2C_CR1_DNF_PosI2C_CR1_ERRIEI2C_CR1_ERRIE_Msk(0x1UL << I2C_CR1_ERRIE_Pos)I2C_CR1_ERRIE_PosI2C_CR1_TCIEI2C_CR1_TCIE_Msk(0x1UL << I2C_CR1_TCIE_Pos)I2C_CR1_TCIE_PosI2C_CR1_STOPIEI2C_CR1_STOPIE_Msk(0x1UL << I2C_CR1_STOPIE_Pos)I2C_CR1_STOPIE_PosI2C_CR1_NACKIEI2C_CR1_NACKIE_Msk(0x1UL << I2C_CR1_NACKIE_Pos)I2C_CR1_NACKIE_PosI2C_CR1_ADDRIEI2C_CR1_ADDRIE_Msk(0x1UL << I2C_CR1_ADDRIE_Pos)I2C_CR1_ADDRIE_PosI2C_CR1_RXIEI2C_CR1_RXIE_Msk(0x1UL << I2C_CR1_RXIE_Pos)I2C_CR1_RXIE_PosI2C_CR1_TXIEI2C_CR1_TXIE_Msk(0x1UL << I2C_CR1_TXIE_Pos)I2C_CR1_TXIE_PosI2C_CR1_PEI2C_CR1_PE_Msk(0x1UL << I2C_CR1_PE_Pos)I2C_CR1_PE_PosGPIO_AFRH_AFRH7_3(0x8UL << GPIO_AFRH_AFRH7_Pos)GPIO_AFRH_AFRH7_2(0x4UL << GPIO_AFRH_AFRH7_Pos)GPIO_AFRH_AFRH7_1(0x2UL << GPIO_AFRH_AFRH7_Pos)GPIO_AFRH_AFRH7_0(0x1UL << GPIO_AFRH_AFRH7_Pos)GPIO_AFRH_AFRH7GPIO_AFRH_AFRH7_Msk(0xFUL << GPIO_AFRH_AFRH7_Pos)GPIO_AFRH_AFRH7_PosGPIO_AFRH_AFRH6_3(0x8UL << GPIO_AFRH_AFRH6_Pos)GPIO_AFRH_AFRH6_2(0x4UL << GPIO_AFRH_AFRH6_Pos)GPIO_AFRH_AFRH6_1(0x2UL << GPIO_AFRH_AFRH6_Pos)GPIO_AFRH_AFRH6_0(0x1UL << GPIO_AFRH_AFRH6_Pos)GPIO_AFRH_AFRH6GPIO_AFRH_AFRH6_Msk(0xFUL << GPIO_AFRH_AFRH6_Pos)GPIO_AFRH_AFRH6_PosGPIO_AFRH_AFRH5_3(0x8UL << GPIO_AFRH_AFRH5_Pos)GPIO_AFRH_AFRH5_2(0x4UL << GPIO_AFRH_AFRH5_Pos)GPIO_AFRH_AFRH5_1(0x2UL << GPIO_AFRH_AFRH5_Pos)GPIO_AFRH_AFRH5_0(0x1UL << GPIO_AFRH_AFRH5_Pos)GPIO_AFRH_AFRH5GPIO_AFRH_AFRH5_Msk(0xFUL << GPIO_AFRH_AFRH5_Pos)GPIO_AFRH_AFRH5_PosGPIO_AFRH_AFRH4_3(0x8UL << GPIO_AFRH_AFRH4_Pos)GPIO_AFRH_AFRH4_2(0x4UL << GPIO_AFRH_AFRH4_Pos)GPIO_AFRH_AFRH4_1(0x2UL << GPIO_AFRH_AFRH4_Pos)GPIO_AFRH_AFRH4_0(0x1UL << GPIO_AFRH_AFRH4_Pos)GPIO_AFRH_AFRH4GPIO_AFRH_AFRH4_Msk(0xFUL << GPIO_AFRH_AFRH4_Pos)GPIO_AFRH_AFRH4_PosGPIO_AFRH_AFRH3_3(0x8UL << GPIO_AFRH_AFRH3_Pos)GPIO_AFRH_AFRH3_2(0x4UL << GPIO_AFRH_AFRH3_Pos)GPIO_AFRH_AFRH3_1(0x2UL << GPIO_AFRH_AFRH3_Pos)GPIO_AFRH_AFRH3_0(0x1UL << GPIO_AFRH_AFRH3_Pos)GPIO_AFRH_AFRH3GPIO_AFRH_AFRH3_Msk(0xFUL << GPIO_AFRH_AFRH3_Pos)GPIO_AFRH_AFRH3_PosGPIO_AFRH_AFRH2_3(0x8UL << GPIO_AFRH_AFRH2_Pos)GPIO_AFRH_AFRH2_2(0x4UL << GPIO_AFRH_AFRH2_Pos)GPIO_AFRH_AFRH2_1(0x2UL << GPIO_AFRH_AFRH2_Pos)GPIO_AFRH_AFRH2_0(0x1UL << GPIO_AFRH_AFRH2_Pos)GPIO_AFRH_AFRH2GPIO_AFRH_AFRH2_Msk(0xFUL << GPIO_AFRH_AFRH2_Pos)GPIO_AFRH_AFRH2_PosGPIO_AFRH_AFRH1_3(0x8UL << GPIO_AFRH_AFRH1_Pos)GPIO_AFRH_AFRH1_2(0x4UL << GPIO_AFRH_AFRH1_Pos)GPIO_AFRH_AFRH1_1(0x2UL << GPIO_AFRH_AFRH1_Pos)GPIO_AFRH_AFRH1_0(0x1UL << GPIO_AFRH_AFRH1_Pos)GPIO_AFRH_AFRH1GPIO_AFRH_AFRH1_Msk(0xFUL << GPIO_AFRH_AFRH1_Pos)GPIO_AFRH_AFRH1_PosGPIO_AFRH_AFRH0_3(0x8UL << GPIO_AFRH_AFRH0_Pos)GPIO_AFRH_AFRH0_2(0x4UL << GPIO_AFRH_AFRH0_Pos)GPIO_AFRH_AFRH0_1(0x2UL << GPIO_AFRH_AFRH0_Pos)GPIO_AFRH_AFRH0_0(0x1UL << GPIO_AFRH_AFRH0_Pos)GPIO_AFRH_AFRH0GPIO_AFRH_AFRH0_Msk(0xFUL << GPIO_AFRH_AFRH0_Pos)GPIO_AFRH_AFRH0_PosGPIO_AFRL_AFRL7_3(0x8UL << GPIO_AFRL_AFRL7_Pos)GPIO_AFRL_AFRL7_2(0x4UL << GPIO_AFRL_AFRL7_Pos)GPIO_AFRL_AFRL7_1(0x2UL << GPIO_AFRL_AFRL7_Pos)GPIO_AFRL_AFRL7_0(0x1UL << GPIO_AFRL_AFRL7_Pos)GPIO_AFRL_AFRL7GPIO_AFRL_AFRL7_Msk(0xFUL << GPIO_AFRL_AFRL7_Pos)GPIO_AFRL_AFRL7_PosGPIO_AFRL_AFRL6_3(0x8UL << GPIO_AFRL_AFRL6_Pos)GPIO_AFRL_AFRL6_2(0x4UL << GPIO_AFRL_AFRL6_Pos)GPIO_AFRL_AFRL6_1(0x2UL << GPIO_AFRL_AFRL6_Pos)GPIO_AFRL_AFRL6_0(0x1UL << GPIO_AFRL_AFRL6_Pos)GPIO_AFRL_AFRL6GPIO_AFRL_AFRL6_Msk(0xFUL << GPIO_AFRL_AFRL6_Pos)GPIO_AFRL_AFRL6_PosGPIO_AFRL_AFRL5_3(0x8UL << GPIO_AFRL_AFRL5_Pos)GPIO_AFRL_AFRL5_2(0x4UL << GPIO_AFRL_AFRL5_Pos)GPIO_AFRL_AFRL5_1(0x2UL << GPIO_AFRL_AFRL5_Pos)GPIO_AFRL_AFRL5_0(0x1UL << GPIO_AFRL_AFRL5_Pos)GPIO_AFRL_AFRL5GPIO_AFRL_AFRL5_Msk(0xFUL << GPIO_AFRL_AFRL5_Pos)GPIO_AFRL_AFRL5_PosGPIO_AFRL_AFRL4_3(0x8UL << GPIO_AFRL_AFRL4_Pos)GPIO_AFRL_AFRL4_2(0x4UL << GPIO_AFRL_AFRL4_Pos)GPIO_AFRL_AFRL4_1(0x2UL << GPIO_AFRL_AFRL4_Pos)GPIO_AFRL_AFRL4_0(0x1UL << GPIO_AFRL_AFRL4_Pos)GPIO_AFRL_AFRL4GPIO_AFRL_AFRL4_Msk(0xFUL << GPIO_AFRL_AFRL4_Pos)GPIO_AFRL_AFRL4_PosGPIO_AFRL_AFRL3_3(0x8UL << GPIO_AFRL_AFRL3_Pos)GPIO_AFRL_AFRL3_2(0x4UL << GPIO_AFRL_AFRL3_Pos)GPIO_AFRL_AFRL3_1(0x2UL << GPIO_AFRL_AFRL3_Pos)GPIO_AFRL_AFRL3_0(0x1UL << GPIO_AFRL_AFRL3_Pos)GPIO_AFRL_AFRL3GPIO_AFRL_AFRL3_Msk(0xFUL << GPIO_AFRL_AFRL3_Pos)GPIO_AFRL_AFRL3_PosGPIO_AFRL_AFRL2_3(0x8UL << GPIO_AFRL_AFRL2_Pos)GPIO_AFRL_AFRL2_2(0x4UL << GPIO_AFRL_AFRL2_Pos)GPIO_AFRL_AFRL2_1(0x2UL << GPIO_AFRL_AFRL2_Pos)GPIO_AFRL_AFRL2_0(0x1UL << GPIO_AFRL_AFRL2_Pos)GPIO_AFRL_AFRL2GPIO_AFRL_AFRL2_Msk(0xFUL << GPIO_AFRL_AFRL2_Pos)GPIO_AFRL_AFRL2_PosGPIO_AFRL_AFRL1_3(0x8UL << GPIO_AFRL_AFRL1_Pos)GPIO_AFRL_AFRL1_2(0x4UL << GPIO_AFRL_AFRL1_Pos)GPIO_AFRL_AFRL1_1(0x2UL << GPIO_AFRL_AFRL1_Pos)GPIO_AFRL_AFRL1_0(0x1UL << GPIO_AFRL_AFRL1_Pos)GPIO_AFRL_AFRL1GPIO_AFRL_AFRL1_Msk(0xFUL << GPIO_AFRL_AFRL1_Pos)GPIO_AFRL_AFRL1_PosGPIO_AFRL_AFRL0_3(0x8UL << GPIO_AFRL_AFRL0_Pos)GPIO_AFRL_AFRL0_2(0x4UL << GPIO_AFRL_AFRL0_Pos)GPIO_AFRL_AFRL0_1(0x2UL << GPIO_AFRL_AFRL0_Pos)GPIO_AFRL_AFRL0_0(0x1UL << GPIO_AFRL_AFRL0_Pos)GPIO_AFRL_AFRL0GPIO_AFRL_AFRL0_Msk(0xFUL << GPIO_AFRL_AFRL0_Pos)GPIO_AFRL_AFRL0_PosGPIO_LCKR_LCKKGPIO_LCKR_LCKK_Msk(0x1UL << GPIO_LCKR_LCKK_Pos)GPIO_LCKR_LCKK_PosGPIO_LCKR_LCK15GPIO_LCKR_LCK15_Msk(0x1UL << GPIO_LCKR_LCK15_Pos)GPIO_LCKR_LCK15_PosGPIO_LCKR_LCK14GPIO_LCKR_LCK14_Msk(0x1UL << GPIO_LCKR_LCK14_Pos)GPIO_LCKR_LCK14_PosGPIO_LCKR_LCK13GPIO_LCKR_LCK13_Msk(0x1UL << GPIO_LCKR_LCK13_Pos)GPIO_LCKR_LCK13_PosGPIO_LCKR_LCK12GPIO_LCKR_LCK12_Msk(0x1UL << GPIO_LCKR_LCK12_Pos)GPIO_LCKR_LCK12_PosGPIO_LCKR_LCK11GPIO_LCKR_LCK11_Msk(0x1UL << GPIO_LCKR_LCK11_Pos)GPIO_LCKR_LCK11_PosGPIO_LCKR_LCK10GPIO_LCKR_LCK10_Msk(0x1UL << GPIO_LCKR_LCK10_Pos)GPIO_LCKR_LCK10_PosGPIO_LCKR_LCK9GPIO_LCKR_LCK9_Msk(0x1UL << GPIO_LCKR_LCK9_Pos)GPIO_LCKR_LCK9_PosGPIO_LCKR_LCK8GPIO_LCKR_LCK8_Msk(0x1UL << GPIO_LCKR_LCK8_Pos)GPIO_LCKR_LCK8_PosGPIO_LCKR_LCK7GPIO_LCKR_LCK7_Msk(0x1UL << GPIO_LCKR_LCK7_Pos)GPIO_LCKR_LCK7_PosGPIO_LCKR_LCK6GPIO_LCKR_LCK6_Msk(0x1UL << GPIO_LCKR_LCK6_Pos)GPIO_LCKR_LCK6_PosGPIO_LCKR_LCK5GPIO_LCKR_LCK5_Msk(0x1UL << GPIO_LCKR_LCK5_Pos)GPIO_LCKR_LCK5_PosGPIO_LCKR_LCK4GPIO_LCKR_LCK4_Msk(0x1UL << GPIO_LCKR_LCK4_Pos)GPIO_LCKR_LCK4_PosGPIO_LCKR_LCK3GPIO_LCKR_LCK3_Msk(0x1UL << GPIO_LCKR_LCK3_Pos)GPIO_LCKR_LCK3_PosGPIO_LCKR_LCK2GPIO_LCKR_LCK2_Msk(0x1UL << GPIO_LCKR_LCK2_Pos)GPIO_LCKR_LCK2_PosGPIO_LCKR_LCK1GPIO_LCKR_LCK1_Msk(0x1UL << GPIO_LCKR_LCK1_Pos)GPIO_LCKR_LCK1_PosGPIO_LCKR_LCK0GPIO_LCKR_LCK0_Msk(0x1UL << GPIO_LCKR_LCK0_Pos)GPIO_LCKR_LCK0_PosGPIO_BSRR_BR_15GPIO_BSRR_BR15GPIO_BSRR_BR_14GPIO_BSRR_BR14GPIO_BSRR_BR_13GPIO_BSRR_BR13GPIO_BSRR_BR_12GPIO_BSRR_BR12GPIO_BSRR_BR_11GPIO_BSRR_BR11GPIO_BSRR_BR_10GPIO_BSRR_BR10GPIO_BSRR_BR_9GPIO_BSRR_BR9GPIO_BSRR_BR_8GPIO_BSRR_BR8GPIO_BSRR_BR_7GPIO_BSRR_BR7GPIO_BSRR_BR_6GPIO_BSRR_BR6GPIO_BSRR_BR_5GPIO_BSRR_BR5GPIO_BSRR_BR_4GPIO_BSRR_BR4GPIO_BSRR_BR_3GPIO_BSRR_BR3GPIO_BSRR_BR_2GPIO_BSRR_BR2GPIO_BSRR_BR_1GPIO_BSRR_BR1GPIO_BSRR_BR_0GPIO_BSRR_BR0GPIO_BSRR_BS_15GPIO_BSRR_BS15GPIO_BSRR_BS_14GPIO_BSRR_BS14GPIO_BSRR_BS_13GPIO_BSRR_BS13GPIO_BSRR_BS_12GPIO_BSRR_BS12GPIO_BSRR_BS_11GPIO_BSRR_BS11GPIO_BSRR_BS_10GPIO_BSRR_BS10GPIO_BSRR_BS_9GPIO_BSRR_BS9GPIO_BSRR_BS_8GPIO_BSRR_BS8GPIO_BSRR_BS_7GPIO_BSRR_BS7GPIO_BSRR_BS_6GPIO_BSRR_BS6GPIO_BSRR_BS_5GPIO_BSRR_BS5GPIO_BSRR_BS_4GPIO_BSRR_BS4GPIO_BSRR_BS_3GPIO_BSRR_BS3GPIO_BSRR_BS_2GPIO_BSRR_BS2GPIO_BSRR_BS_1GPIO_BSRR_BS1GPIO_BSRR_BS_0GPIO_BSRR_BS0GPIO_BSRR_BR15_Msk(0x1UL << GPIO_BSRR_BR15_Pos)GPIO_BSRR_BR15_PosGPIO_BSRR_BR14_Msk(0x1UL << GPIO_BSRR_BR14_Pos)GPIO_BSRR_BR14_PosGPIO_BSRR_BR13_Msk(0x1UL << GPIO_BSRR_BR13_Pos)GPIO_BSRR_BR13_PosGPIO_BSRR_BR12_Msk(0x1UL << GPIO_BSRR_BR12_Pos)GPIO_BSRR_BR12_PosGPIO_BSRR_BR11_Msk(0x1UL << GPIO_BSRR_BR11_Pos)GPIO_BSRR_BR11_PosGPIO_BSRR_BR10_Msk(0x1UL << GPIO_BSRR_BR10_Pos)GPIO_BSRR_BR10_PosGPIO_BSRR_BR9_Msk(0x1UL << GPIO_BSRR_BR9_Pos)GPIO_BSRR_BR9_PosGPIO_BSRR_BR8_Msk(0x1UL << GPIO_BSRR_BR8_Pos)GPIO_BSRR_BR8_PosGPIO_BSRR_BR7_Msk(0x1UL << GPIO_BSRR_BR7_Pos)GPIO_BSRR_BR7_PosGPIO_BSRR_BR6_Msk(0x1UL << GPIO_BSRR_BR6_Pos)GPIO_BSRR_BR6_PosGPIO_BSRR_BR5_Msk(0x1UL << GPIO_BSRR_BR5_Pos)GPIO_BSRR_BR5_PosGPIO_BSRR_BR4_Msk(0x1UL << GPIO_BSRR_BR4_Pos)GPIO_BSRR_BR4_PosGPIO_BSRR_BR3_Msk(0x1UL << GPIO_BSRR_BR3_Pos)GPIO_BSRR_BR3_PosGPIO_BSRR_BR2_Msk(0x1UL << GPIO_BSRR_BR2_Pos)GPIO_BSRR_BR2_PosGPIO_BSRR_BR1_Msk(0x1UL << GPIO_BSRR_BR1_Pos)GPIO_BSRR_BR1_PosGPIO_BSRR_BR0_Msk(0x1UL << GPIO_BSRR_BR0_Pos)GPIO_BSRR_BR0_PosGPIO_BSRR_BS15_Msk(0x1UL << GPIO_BSRR_BS15_Pos)GPIO_BSRR_BS15_PosGPIO_BSRR_BS14_Msk(0x1UL << GPIO_BSRR_BS14_Pos)GPIO_BSRR_BS14_PosGPIO_BSRR_BS13_Msk(0x1UL << GPIO_BSRR_BS13_Pos)GPIO_BSRR_BS13_PosGPIO_BSRR_BS12_Msk(0x1UL << GPIO_BSRR_BS12_Pos)GPIO_BSRR_BS12_PosGPIO_BSRR_BS11_Msk(0x1UL << GPIO_BSRR_BS11_Pos)GPIO_BSRR_BS11_PosGPIO_BSRR_BS10_Msk(0x1UL << GPIO_BSRR_BS10_Pos)GPIO_BSRR_BS10_PosGPIO_BSRR_BS9_Msk(0x1UL << GPIO_BSRR_BS9_Pos)GPIO_BSRR_BS9_PosGPIO_BSRR_BS8_Msk(0x1UL << GPIO_BSRR_BS8_Pos)GPIO_BSRR_BS8_PosGPIO_BSRR_BS7_Msk(0x1UL << GPIO_BSRR_BS7_Pos)GPIO_BSRR_BS7_PosGPIO_BSRR_BS6_Msk(0x1UL << GPIO_BSRR_BS6_Pos)GPIO_BSRR_BS6_PosGPIO_BSRR_BS5_Msk(0x1UL << GPIO_BSRR_BS5_Pos)GPIO_BSRR_BS5_PosGPIO_BSRR_BS4_Msk(0x1UL << GPIO_BSRR_BS4_Pos)GPIO_BSRR_BS4_PosGPIO_BSRR_BS3_Msk(0x1UL << GPIO_BSRR_BS3_Pos)GPIO_BSRR_BS3_PosGPIO_BSRR_BS2_Msk(0x1UL << GPIO_BSRR_BS2_Pos)GPIO_BSRR_BS2_PosGPIO_BSRR_BS1_Msk(0x1UL << GPIO_BSRR_BS1_Pos)GPIO_BSRR_BS1_PosGPIO_BSRR_BS0_Msk(0x1UL << GPIO_BSRR_BS0_Pos)GPIO_BSRR_BS0_PosGPIO_ODR_ODR_15GPIO_ODR_OD15GPIO_ODR_ODR_14GPIO_ODR_OD14GPIO_ODR_ODR_13GPIO_ODR_OD13GPIO_ODR_ODR_12GPIO_ODR_OD12GPIO_ODR_ODR_11GPIO_ODR_OD11GPIO_ODR_ODR_10GPIO_ODR_OD10GPIO_ODR_ODR_9GPIO_ODR_OD9GPIO_ODR_ODR_8GPIO_ODR_OD8GPIO_ODR_ODR_7GPIO_ODR_OD7GPIO_ODR_ODR_6GPIO_ODR_OD6GPIO_ODR_ODR_5GPIO_ODR_OD5GPIO_ODR_ODR_4GPIO_ODR_OD4GPIO_ODR_ODR_3GPIO_ODR_OD3GPIO_ODR_ODR_2GPIO_ODR_OD2GPIO_ODR_ODR_1GPIO_ODR_OD1GPIO_ODR_ODR_0GPIO_ODR_OD0GPIO_ODR_OD15_Msk(0x1UL << GPIO_ODR_OD15_Pos)GPIO_ODR_OD15_PosGPIO_ODR_OD14_Msk(0x1UL << GPIO_ODR_OD14_Pos)GPIO_ODR_OD14_PosGPIO_ODR_OD13_Msk(0x1UL << GPIO_ODR_OD13_Pos)GPIO_ODR_OD13_PosGPIO_ODR_OD12_Msk(0x1UL << GPIO_ODR_OD12_Pos)GPIO_ODR_OD12_PosGPIO_ODR_OD11_Msk(0x1UL << GPIO_ODR_OD11_Pos)GPIO_ODR_OD11_PosGPIO_ODR_OD10_Msk(0x1UL << GPIO_ODR_OD10_Pos)GPIO_ODR_OD10_PosGPIO_ODR_OD9_Msk(0x1UL << GPIO_ODR_OD9_Pos)GPIO_ODR_OD9_PosGPIO_ODR_OD8_Msk(0x1UL << GPIO_ODR_OD8_Pos)GPIO_ODR_OD8_PosGPIO_ODR_OD7_Msk(0x1UL << GPIO_ODR_OD7_Pos)GPIO_ODR_OD7_PosGPIO_ODR_OD6_Msk(0x1UL << GPIO_ODR_OD6_Pos)GPIO_ODR_OD6_PosGPIO_ODR_OD5_Msk(0x1UL << GPIO_ODR_OD5_Pos)GPIO_ODR_OD5_PosGPIO_ODR_OD4_Msk(0x1UL << GPIO_ODR_OD4_Pos)GPIO_ODR_OD4_PosGPIO_ODR_OD3_Msk(0x1UL << GPIO_ODR_OD3_Pos)GPIO_ODR_OD3_PosGPIO_ODR_OD2_Msk(0x1UL << GPIO_ODR_OD2_Pos)GPIO_ODR_OD2_PosGPIO_ODR_OD1_Msk(0x1UL << GPIO_ODR_OD1_Pos)GPIO_ODR_OD1_PosGPIO_ODR_OD0_Msk(0x1UL << GPIO_ODR_OD0_Pos)GPIO_ODR_OD0_PosGPIO_IDR_IDR_15GPIO_IDR_ID15GPIO_IDR_IDR_14GPIO_IDR_ID14GPIO_IDR_IDR_13GPIO_IDR_ID13GPIO_IDR_IDR_12GPIO_IDR_ID12GPIO_IDR_IDR_11GPIO_IDR_ID11GPIO_IDR_IDR_10GPIO_IDR_ID10GPIO_IDR_IDR_9GPIO_IDR_ID9GPIO_IDR_IDR_8GPIO_IDR_ID8GPIO_IDR_IDR_7GPIO_IDR_ID7GPIO_IDR_IDR_6GPIO_IDR_ID6GPIO_IDR_IDR_5GPIO_IDR_ID5GPIO_IDR_IDR_4GPIO_IDR_ID4GPIO_IDR_IDR_3GPIO_IDR_ID3GPIO_IDR_IDR_2GPIO_IDR_ID2GPIO_IDR_IDR_1GPIO_IDR_ID1GPIO_IDR_IDR_0GPIO_IDR_ID0GPIO_IDR_ID15_Msk(0x1UL << GPIO_IDR_ID15_Pos)GPIO_IDR_ID15_PosGPIO_IDR_ID14_Msk(0x1UL << GPIO_IDR_ID14_Pos)GPIO_IDR_ID14_PosGPIO_IDR_ID13_Msk(0x1UL << GPIO_IDR_ID13_Pos)GPIO_IDR_ID13_PosGPIO_IDR_ID12_Msk(0x1UL << GPIO_IDR_ID12_Pos)GPIO_IDR_ID12_PosGPIO_IDR_ID11_Msk(0x1UL << GPIO_IDR_ID11_Pos)GPIO_IDR_ID11_PosGPIO_IDR_ID10_Msk(0x1UL << GPIO_IDR_ID10_Pos)GPIO_IDR_ID10_PosGPIO_IDR_ID9_Msk(0x1UL << GPIO_IDR_ID9_Pos)GPIO_IDR_ID9_PosGPIO_IDR_ID8_Msk(0x1UL << GPIO_IDR_ID8_Pos)GPIO_IDR_ID8_PosGPIO_IDR_ID7_Msk(0x1UL << GPIO_IDR_ID7_Pos)GPIO_IDR_ID7_PosGPIO_IDR_ID6_Msk(0x1UL << GPIO_IDR_ID6_Pos)GPIO_IDR_ID6_PosGPIO_IDR_ID5_Msk(0x1UL << GPIO_IDR_ID5_Pos)GPIO_IDR_ID5_PosGPIO_IDR_ID4_Msk(0x1UL << GPIO_IDR_ID4_Pos)GPIO_IDR_ID4_PosGPIO_IDR_ID3_Msk(0x1UL << GPIO_IDR_ID3_Pos)GPIO_IDR_ID3_PosGPIO_IDR_ID2_Msk(0x1UL << GPIO_IDR_ID2_Pos)GPIO_IDR_ID2_PosGPIO_IDR_ID1_Msk(0x1UL << GPIO_IDR_ID1_Pos)GPIO_IDR_ID1_PosGPIO_IDR_ID0_Msk(0x1UL << GPIO_IDR_ID0_Pos)GPIO_IDR_ID0_PosGPIO_PUPDR_PUPDR15_1(0x2UL << GPIO_PUPDR_PUPDR15_Pos)GPIO_PUPDR_PUPDR15_0(0x1UL << GPIO_PUPDR_PUPDR15_Pos)GPIO_PUPDR_PUPDR15GPIO_PUPDR_PUPDR15_Msk(0x3UL << GPIO_PUPDR_PUPDR15_Pos)GPIO_PUPDR_PUPDR15_PosGPIO_PUPDR_PUPDR14_1(0x2UL << GPIO_PUPDR_PUPDR14_Pos)GPIO_PUPDR_PUPDR14_0(0x1UL << GPIO_PUPDR_PUPDR14_Pos)GPIO_PUPDR_PUPDR14GPIO_PUPDR_PUPDR14_Msk(0x3UL << GPIO_PUPDR_PUPDR14_Pos)GPIO_PUPDR_PUPDR14_PosGPIO_PUPDR_PUPDR13_1(0x2UL << GPIO_PUPDR_PUPDR13_Pos)GPIO_PUPDR_PUPDR13_0(0x1UL << GPIO_PUPDR_PUPDR13_Pos)GPIO_PUPDR_PUPDR13GPIO_PUPDR_PUPDR13_Msk(0x3UL << GPIO_PUPDR_PUPDR13_Pos)GPIO_PUPDR_PUPDR13_PosGPIO_PUPDR_PUPDR12_1(0x2UL << GPIO_PUPDR_PUPDR12_Pos)GPIO_PUPDR_PUPDR12_0(0x1UL << GPIO_PUPDR_PUPDR12_Pos)GPIO_PUPDR_PUPDR12GPIO_PUPDR_PUPDR12_Msk(0x3UL << GPIO_PUPDR_PUPDR12_Pos)GPIO_PUPDR_PUPDR12_PosGPIO_PUPDR_PUPDR11_1(0x2UL << GPIO_PUPDR_PUPDR11_Pos)GPIO_PUPDR_PUPDR11_0(0x1UL << GPIO_PUPDR_PUPDR11_Pos)GPIO_PUPDR_PUPDR11GPIO_PUPDR_PUPDR11_Msk(0x3UL << GPIO_PUPDR_PUPDR11_Pos)GPIO_PUPDR_PUPDR11_PosGPIO_PUPDR_PUPDR10_1(0x2UL << GPIO_PUPDR_PUPDR10_Pos)GPIO_PUPDR_PUPDR10_0(0x1UL << GPIO_PUPDR_PUPDR10_Pos)GPIO_PUPDR_PUPDR10GPIO_PUPDR_PUPDR10_Msk(0x3UL << GPIO_PUPDR_PUPDR10_Pos)GPIO_PUPDR_PUPDR10_PosGPIO_PUPDR_PUPDR9_1(0x2UL << GPIO_PUPDR_PUPDR9_Pos)GPIO_PUPDR_PUPDR9_0(0x1UL << GPIO_PUPDR_PUPDR9_Pos)GPIO_PUPDR_PUPDR9GPIO_PUPDR_PUPDR9_Msk(0x3UL << GPIO_PUPDR_PUPDR9_Pos)GPIO_PUPDR_PUPDR9_PosGPIO_PUPDR_PUPDR8_1(0x2UL << GPIO_PUPDR_PUPDR8_Pos)GPIO_PUPDR_PUPDR8_0(0x1UL << GPIO_PUPDR_PUPDR8_Pos)GPIO_PUPDR_PUPDR8GPIO_PUPDR_PUPDR8_Msk(0x3UL << GPIO_PUPDR_PUPDR8_Pos)GPIO_PUPDR_PUPDR8_PosGPIO_PUPDR_PUPDR7_1(0x2UL << GPIO_PUPDR_PUPDR7_Pos)GPIO_PUPDR_PUPDR7_0(0x1UL << GPIO_PUPDR_PUPDR7_Pos)GPIO_PUPDR_PUPDR7GPIO_PUPDR_PUPDR7_Msk(0x3UL << GPIO_PUPDR_PUPDR7_Pos)GPIO_PUPDR_PUPDR7_PosGPIO_PUPDR_PUPDR6_1(0x2UL << GPIO_PUPDR_PUPDR6_Pos)GPIO_PUPDR_PUPDR6_0(0x1UL << GPIO_PUPDR_PUPDR6_Pos)GPIO_PUPDR_PUPDR6GPIO_PUPDR_PUPDR6_Msk(0x3UL << GPIO_PUPDR_PUPDR6_Pos)GPIO_PUPDR_PUPDR6_PosGPIO_PUPDR_PUPDR5_1(0x2UL << GPIO_PUPDR_PUPDR5_Pos)GPIO_PUPDR_PUPDR5_0(0x1UL << GPIO_PUPDR_PUPDR5_Pos)GPIO_PUPDR_PUPDR5GPIO_PUPDR_PUPDR5_Msk(0x3UL << GPIO_PUPDR_PUPDR5_Pos)GPIO_PUPDR_PUPDR5_PosGPIO_PUPDR_PUPDR4_1(0x2UL << GPIO_PUPDR_PUPDR4_Pos)GPIO_PUPDR_PUPDR4_0(0x1UL << GPIO_PUPDR_PUPDR4_Pos)GPIO_PUPDR_PUPDR4GPIO_PUPDR_PUPDR4_Msk(0x3UL << GPIO_PUPDR_PUPDR4_Pos)GPIO_PUPDR_PUPDR4_PosGPIO_PUPDR_PUPDR3_1(0x2UL << GPIO_PUPDR_PUPDR3_Pos)GPIO_PUPDR_PUPDR3_0(0x1UL << GPIO_PUPDR_PUPDR3_Pos)GPIO_PUPDR_PUPDR3GPIO_PUPDR_PUPDR3_Msk(0x3UL << GPIO_PUPDR_PUPDR3_Pos)GPIO_PUPDR_PUPDR3_PosGPIO_PUPDR_PUPDR2_1(0x2UL << GPIO_PUPDR_PUPDR2_Pos)GPIO_PUPDR_PUPDR2_0(0x1UL << GPIO_PUPDR_PUPDR2_Pos)GPIO_PUPDR_PUPDR2GPIO_PUPDR_PUPDR2_Msk(0x3UL << GPIO_PUPDR_PUPDR2_Pos)GPIO_PUPDR_PUPDR2_PosGPIO_PUPDR_PUPDR1_1(0x2UL << GPIO_PUPDR_PUPDR1_Pos)GPIO_PUPDR_PUPDR1_0(0x1UL << GPIO_PUPDR_PUPDR1_Pos)GPIO_PUPDR_PUPDR1GPIO_PUPDR_PUPDR1_Msk(0x3UL << GPIO_PUPDR_PUPDR1_Pos)GPIO_PUPDR_PUPDR1_PosGPIO_PUPDR_PUPDR0_1(0x2UL << GPIO_PUPDR_PUPDR0_Pos)GPIO_PUPDR_PUPDR0_0(0x1UL << GPIO_PUPDR_PUPDR0_Pos)GPIO_PUPDR_PUPDR0GPIO_PUPDR_PUPDR0_Msk(0x3UL << GPIO_PUPDR_PUPDR0_Pos)GPIO_PUPDR_PUPDR0_PosGPIO_OSPEEDER_OSPEEDR15_1GPIO_OSPEEDR_OSPEEDR15_1GPIO_OSPEEDER_OSPEEDR15_0GPIO_OSPEEDR_OSPEEDR15_0GPIO_OSPEEDER_OSPEEDR15GPIO_OSPEEDR_OSPEEDR15GPIO_OSPEEDER_OSPEEDR15_MskGPIO_OSPEEDR_OSPEEDR15_MskGPIO_OSPEEDER_OSPEEDR15_PosGPIO_OSPEEDR_OSPEEDR15_PosGPIO_OSPEEDER_OSPEEDR14_1GPIO_OSPEEDR_OSPEEDR14_1GPIO_OSPEEDER_OSPEEDR14_0GPIO_OSPEEDR_OSPEEDR14_0GPIO_OSPEEDER_OSPEEDR14GPIO_OSPEEDR_OSPEEDR14GPIO_OSPEEDER_OSPEEDR14_MskGPIO_OSPEEDR_OSPEEDR14_MskGPIO_OSPEEDER_OSPEEDR14_PosGPIO_OSPEEDR_OSPEEDR14_PosGPIO_OSPEEDER_OSPEEDR13_1GPIO_OSPEEDR_OSPEEDR13_1GPIO_OSPEEDER_OSPEEDR13_0GPIO_OSPEEDR_OSPEEDR13_0GPIO_OSPEEDER_OSPEEDR13GPIO_OSPEEDR_OSPEEDR13GPIO_OSPEEDER_OSPEEDR13_MskGPIO_OSPEEDR_OSPEEDR13_MskGPIO_OSPEEDER_OSPEEDR13_PosGPIO_OSPEEDR_OSPEEDR13_PosGPIO_OSPEEDER_OSPEEDR12_1GPIO_OSPEEDR_OSPEEDR12_1GPIO_OSPEEDER_OSPEEDR12_0GPIO_OSPEEDR_OSPEEDR12_0GPIO_OSPEEDER_OSPEEDR12GPIO_OSPEEDR_OSPEEDR12GPIO_OSPEEDER_OSPEEDR12_MskGPIO_OSPEEDR_OSPEEDR12_MskGPIO_OSPEEDER_OSPEEDR12_PosGPIO_OSPEEDR_OSPEEDR12_PosGPIO_OSPEEDER_OSPEEDR11_1GPIO_OSPEEDR_OSPEEDR11_1GPIO_OSPEEDER_OSPEEDR11_0GPIO_OSPEEDR_OSPEEDR11_0GPIO_OSPEEDER_OSPEEDR11GPIO_OSPEEDR_OSPEEDR11GPIO_OSPEEDER_OSPEEDR11_MskGPIO_OSPEEDR_OSPEEDR11_MskGPIO_OSPEEDER_OSPEEDR11_PosGPIO_OSPEEDR_OSPEEDR11_PosGPIO_OSPEEDER_OSPEEDR10_1GPIO_OSPEEDR_OSPEEDR10_1GPIO_OSPEEDER_OSPEEDR10_0GPIO_OSPEEDR_OSPEEDR10_0GPIO_OSPEEDER_OSPEEDR10GPIO_OSPEEDR_OSPEEDR10GPIO_OSPEEDER_OSPEEDR10_MskGPIO_OSPEEDR_OSPEEDR10_MskGPIO_OSPEEDER_OSPEEDR10_PosGPIO_OSPEEDR_OSPEEDR10_PosGPIO_OSPEEDER_OSPEEDR9_1GPIO_OSPEEDR_OSPEEDR9_1GPIO_OSPEEDER_OSPEEDR9_0GPIO_OSPEEDR_OSPEEDR9_0GPIO_OSPEEDER_OSPEEDR9GPIO_OSPEEDR_OSPEEDR9GPIO_OSPEEDER_OSPEEDR9_MskGPIO_OSPEEDR_OSPEEDR9_MskGPIO_OSPEEDER_OSPEEDR9_PosGPIO_OSPEEDR_OSPEEDR9_PosGPIO_OSPEEDER_OSPEEDR8_1GPIO_OSPEEDR_OSPEEDR8_1GPIO_OSPEEDER_OSPEEDR8_0GPIO_OSPEEDR_OSPEEDR8_0GPIO_OSPEEDER_OSPEEDR8GPIO_OSPEEDR_OSPEEDR8GPIO_OSPEEDER_OSPEEDR8_MskGPIO_OSPEEDR_OSPEEDR8_MskGPIO_OSPEEDER_OSPEEDR8_PosGPIO_OSPEEDR_OSPEEDR8_PosGPIO_OSPEEDER_OSPEEDR7_1GPIO_OSPEEDR_OSPEEDR7_1GPIO_OSPEEDER_OSPEEDR7_0GPIO_OSPEEDR_OSPEEDR7_0GPIO_OSPEEDER_OSPEEDR7GPIO_OSPEEDR_OSPEEDR7GPIO_OSPEEDER_OSPEEDR7_MskGPIO_OSPEEDR_OSPEEDR7_MskGPIO_OSPEEDER_OSPEEDR7_PosGPIO_OSPEEDR_OSPEEDR7_PosGPIO_OSPEEDER_OSPEEDR6_1GPIO_OSPEEDR_OSPEEDR6_1GPIO_OSPEEDER_OSPEEDR6_0GPIO_OSPEEDR_OSPEEDR6_0GPIO_OSPEEDER_OSPEEDR6GPIO_OSPEEDR_OSPEEDR6GPIO_OSPEEDER_OSPEEDR6_MskGPIO_OSPEEDR_OSPEEDR6_MskGPIO_OSPEEDER_OSPEEDR6_PosGPIO_OSPEEDR_OSPEEDR6_PosGPIO_OSPEEDER_OSPEEDR5_1GPIO_OSPEEDR_OSPEEDR5_1GPIO_OSPEEDER_OSPEEDR5_0GPIO_OSPEEDR_OSPEEDR5_0GPIO_OSPEEDER_OSPEEDR5GPIO_OSPEEDR_OSPEEDR5GPIO_OSPEEDER_OSPEEDR5_MskGPIO_OSPEEDR_OSPEEDR5_MskGPIO_OSPEEDER_OSPEEDR5_PosGPIO_OSPEEDR_OSPEEDR5_PosGPIO_OSPEEDER_OSPEEDR4_1GPIO_OSPEEDR_OSPEEDR4_1GPIO_OSPEEDER_OSPEEDR4_0GPIO_OSPEEDR_OSPEEDR4_0GPIO_OSPEEDER_OSPEEDR4GPIO_OSPEEDR_OSPEEDR4GPIO_OSPEEDER_OSPEEDR4_MskGPIO_OSPEEDR_OSPEEDR4_MskGPIO_OSPEEDER_OSPEEDR4_PosGPIO_OSPEEDR_OSPEEDR4_PosGPIO_OSPEEDER_OSPEEDR3_1GPIO_OSPEEDR_OSPEEDR3_1GPIO_OSPEEDER_OSPEEDR3_0GPIO_OSPEEDR_OSPEEDR3_0GPIO_OSPEEDER_OSPEEDR3GPIO_OSPEEDR_OSPEEDR3GPIO_OSPEEDER_OSPEEDR3_MskGPIO_OSPEEDR_OSPEEDR3_MskGPIO_OSPEEDER_OSPEEDR3_PosGPIO_OSPEEDR_OSPEEDR3_PosGPIO_OSPEEDER_OSPEEDR2_1GPIO_OSPEEDR_OSPEEDR2_1GPIO_OSPEEDER_OSPEEDR2_0GPIO_OSPEEDR_OSPEEDR2_0GPIO_OSPEEDER_OSPEEDR2GPIO_OSPEEDR_OSPEEDR2GPIO_OSPEEDER_OSPEEDR2_MskGPIO_OSPEEDR_OSPEEDR2_MskGPIO_OSPEEDER_OSPEEDR2_PosGPIO_OSPEEDR_OSPEEDR2_PosGPIO_OSPEEDER_OSPEEDR1_1GPIO_OSPEEDR_OSPEEDR1_1GPIO_OSPEEDER_OSPEEDR1_0GPIO_OSPEEDR_OSPEEDR1_0GPIO_OSPEEDER_OSPEEDR1GPIO_OSPEEDR_OSPEEDR1GPIO_OSPEEDER_OSPEEDR1_MskGPIO_OSPEEDR_OSPEEDR1_MskGPIO_OSPEEDER_OSPEEDR1_PosGPIO_OSPEEDR_OSPEEDR1_PosGPIO_OSPEEDER_OSPEEDR0_1GPIO_OSPEEDR_OSPEEDR0_1GPIO_OSPEEDER_OSPEEDR0_0GPIO_OSPEEDR_OSPEEDR0_0GPIO_OSPEEDER_OSPEEDR0GPIO_OSPEEDR_OSPEEDR0GPIO_OSPEEDER_OSPEEDR0_MskGPIO_OSPEEDR_OSPEEDR0_MskGPIO_OSPEEDER_OSPEEDR0_PosGPIO_OSPEEDR_OSPEEDR0_Pos(0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)(0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)(0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)(0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)GPIO_OTYPER_OT_15GPIO_OTYPER_OT15GPIO_OTYPER_OT_14GPIO_OTYPER_OT14GPIO_OTYPER_OT_13GPIO_OTYPER_OT13GPIO_OTYPER_OT_12GPIO_OTYPER_OT12GPIO_OTYPER_OT_11GPIO_OTYPER_OT11GPIO_OTYPER_OT_10GPIO_OTYPER_OT10GPIO_OTYPER_OT_9GPIO_OTYPER_OT9GPIO_OTYPER_OT_8GPIO_OTYPER_OT8GPIO_OTYPER_OT_7GPIO_OTYPER_OT7GPIO_OTYPER_OT_6GPIO_OTYPER_OT6GPIO_OTYPER_OT_5GPIO_OTYPER_OT5GPIO_OTYPER_OT_4GPIO_OTYPER_OT4GPIO_OTYPER_OT_3GPIO_OTYPER_OT3GPIO_OTYPER_OT_2GPIO_OTYPER_OT2GPIO_OTYPER_OT_1GPIO_OTYPER_OT1GPIO_OTYPER_OT_0GPIO_OTYPER_OT0GPIO_OTYPER_OT15_Msk(0x1UL << GPIO_OTYPER_OT15_Pos)GPIO_OTYPER_OT15_PosGPIO_OTYPER_OT14_Msk(0x1UL << GPIO_OTYPER_OT14_Pos)GPIO_OTYPER_OT14_PosGPIO_OTYPER_OT13_Msk(0x1UL << GPIO_OTYPER_OT13_Pos)GPIO_OTYPER_OT13_PosGPIO_OTYPER_OT12_Msk(0x1UL << GPIO_OTYPER_OT12_Pos)GPIO_OTYPER_OT12_PosGPIO_OTYPER_OT11_Msk(0x1UL << GPIO_OTYPER_OT11_Pos)GPIO_OTYPER_OT11_PosGPIO_OTYPER_OT10_Msk(0x1UL << GPIO_OTYPER_OT10_Pos)GPIO_OTYPER_OT10_PosGPIO_OTYPER_OT9_Msk(0x1UL << GPIO_OTYPER_OT9_Pos)GPIO_OTYPER_OT9_PosGPIO_OTYPER_OT8_Msk(0x1UL << GPIO_OTYPER_OT8_Pos)GPIO_OTYPER_OT8_PosGPIO_OTYPER_OT7_Msk(0x1UL << GPIO_OTYPER_OT7_Pos)GPIO_OTYPER_OT7_PosGPIO_OTYPER_OT6_Msk(0x1UL << GPIO_OTYPER_OT6_Pos)GPIO_OTYPER_OT6_PosGPIO_OTYPER_OT5_Msk(0x1UL << GPIO_OTYPER_OT5_Pos)GPIO_OTYPER_OT5_PosGPIO_OTYPER_OT4_Msk(0x1UL << GPIO_OTYPER_OT4_Pos)GPIO_OTYPER_OT4_PosGPIO_OTYPER_OT3_Msk(0x1UL << GPIO_OTYPER_OT3_Pos)GPIO_OTYPER_OT3_PosGPIO_OTYPER_OT2_Msk(0x1UL << GPIO_OTYPER_OT2_Pos)GPIO_OTYPER_OT2_PosGPIO_OTYPER_OT1_Msk(0x1UL << GPIO_OTYPER_OT1_Pos)GPIO_OTYPER_OT1_PosGPIO_OTYPER_OT0_Msk(0x1UL << GPIO_OTYPER_OT0_Pos)GPIO_OTYPER_OT0_PosGPIO_MODER_MODER15_1(0x2UL << GPIO_MODER_MODER15_Pos)GPIO_MODER_MODER15_0(0x1UL << GPIO_MODER_MODER15_Pos)GPIO_MODER_MODER15GPIO_MODER_MODER15_Msk(0x3UL << GPIO_MODER_MODER15_Pos)GPIO_MODER_MODER15_PosGPIO_MODER_MODER14_1(0x2UL << GPIO_MODER_MODER14_Pos)GPIO_MODER_MODER14_0(0x1UL << GPIO_MODER_MODER14_Pos)GPIO_MODER_MODER14GPIO_MODER_MODER14_Msk(0x3UL << GPIO_MODER_MODER14_Pos)GPIO_MODER_MODER14_PosGPIO_MODER_MODER13_1(0x2UL << GPIO_MODER_MODER13_Pos)GPIO_MODER_MODER13_0(0x1UL << GPIO_MODER_MODER13_Pos)GPIO_MODER_MODER13GPIO_MODER_MODER13_Msk(0x3UL << GPIO_MODER_MODER13_Pos)GPIO_MODER_MODER13_PosGPIO_MODER_MODER12_1(0x2UL << GPIO_MODER_MODER12_Pos)GPIO_MODER_MODER12_0(0x1UL << GPIO_MODER_MODER12_Pos)GPIO_MODER_MODER12GPIO_MODER_MODER12_Msk(0x3UL << GPIO_MODER_MODER12_Pos)GPIO_MODER_MODER12_PosGPIO_MODER_MODER11_1(0x2UL << GPIO_MODER_MODER11_Pos)GPIO_MODER_MODER11_0(0x1UL << GPIO_MODER_MODER11_Pos)GPIO_MODER_MODER11GPIO_MODER_MODER11_Msk(0x3UL << GPIO_MODER_MODER11_Pos)GPIO_MODER_MODER11_PosGPIO_MODER_MODER10_1(0x2UL << GPIO_MODER_MODER10_Pos)GPIO_MODER_MODER10_0(0x1UL << GPIO_MODER_MODER10_Pos)GPIO_MODER_MODER10GPIO_MODER_MODER10_Msk(0x3UL << GPIO_MODER_MODER10_Pos)GPIO_MODER_MODER10_PosGPIO_MODER_MODER9_1(0x2UL << GPIO_MODER_MODER9_Pos)GPIO_MODER_MODER9_0(0x1UL << GPIO_MODER_MODER9_Pos)GPIO_MODER_MODER9GPIO_MODER_MODER9_Msk(0x3UL << GPIO_MODER_MODER9_Pos)GPIO_MODER_MODER9_PosGPIO_MODER_MODER8_1(0x2UL << GPIO_MODER_MODER8_Pos)GPIO_MODER_MODER8_0(0x1UL << GPIO_MODER_MODER8_Pos)GPIO_MODER_MODER8GPIO_MODER_MODER8_Msk(0x3UL << GPIO_MODER_MODER8_Pos)GPIO_MODER_MODER8_PosGPIO_MODER_MODER7_1(0x2UL << GPIO_MODER_MODER7_Pos)GPIO_MODER_MODER7_0(0x1UL << GPIO_MODER_MODER7_Pos)GPIO_MODER_MODER7GPIO_MODER_MODER7_Msk(0x3UL << GPIO_MODER_MODER7_Pos)GPIO_MODER_MODER7_PosGPIO_MODER_MODER6_1(0x2UL << GPIO_MODER_MODER6_Pos)GPIO_MODER_MODER6_0(0x1UL << GPIO_MODER_MODER6_Pos)GPIO_MODER_MODER6GPIO_MODER_MODER6_Msk(0x3UL << GPIO_MODER_MODER6_Pos)GPIO_MODER_MODER6_PosGPIO_MODER_MODER5_1(0x2UL << GPIO_MODER_MODER5_Pos)GPIO_MODER_MODER5_0(0x1UL << GPIO_MODER_MODER5_Pos)GPIO_MODER_MODER5GPIO_MODER_MODER5_Msk(0x3UL << GPIO_MODER_MODER5_Pos)GPIO_MODER_MODER5_PosGPIO_MODER_MODER4_1(0x2UL << GPIO_MODER_MODER4_Pos)GPIO_MODER_MODER4_0(0x1UL << GPIO_MODER_MODER4_Pos)GPIO_MODER_MODER4GPIO_MODER_MODER4_Msk(0x3UL << GPIO_MODER_MODER4_Pos)GPIO_MODER_MODER4_PosGPIO_MODER_MODER3_1(0x2UL << GPIO_MODER_MODER3_Pos)GPIO_MODER_MODER3_0(0x1UL << GPIO_MODER_MODER3_Pos)GPIO_MODER_MODER3GPIO_MODER_MODER3_Msk(0x3UL << GPIO_MODER_MODER3_Pos)GPIO_MODER_MODER3_PosGPIO_MODER_MODER2_1(0x2UL << GPIO_MODER_MODER2_Pos)GPIO_MODER_MODER2_0(0x1UL << GPIO_MODER_MODER2_Pos)GPIO_MODER_MODER2GPIO_MODER_MODER2_Msk(0x3UL << GPIO_MODER_MODER2_Pos)GPIO_MODER_MODER2_PosGPIO_MODER_MODER1_1(0x2UL << GPIO_MODER_MODER1_Pos)GPIO_MODER_MODER1_0(0x1UL << GPIO_MODER_MODER1_Pos)GPIO_MODER_MODER1GPIO_MODER_MODER1_Msk(0x3UL << GPIO_MODER_MODER1_Pos)GPIO_MODER_MODER1_PosGPIO_MODER_MODER0_1(0x2UL << GPIO_MODER_MODER0_Pos)GPIO_MODER_MODER0_0(0x1UL << GPIO_MODER_MODER0_Pos)GPIO_MODER_MODER0GPIO_MODER_MODER0_Msk(0x3UL << GPIO_MODER_MODER0_Pos)GPIO_MODER_MODER0_PosFMC_SDSR_BUSYFMC_SDSR_BUSY_Msk(0x1UL << FMC_SDSR_BUSY_Pos)FMC_SDSR_BUSY_PosFMC_SDSR_MODES2_1(0x2UL << FMC_SDSR_MODES2_Pos)FMC_SDSR_MODES2_0(0x1UL << FMC_SDSR_MODES2_Pos)FMC_SDSR_MODES2FMC_SDSR_MODES2_Msk(0x3UL << FMC_SDSR_MODES2_Pos)FMC_SDSR_MODES2_PosFMC_SDSR_MODES1_1(0x2UL << FMC_SDSR_MODES1_Pos)FMC_SDSR_MODES1_0(0x1UL << FMC_SDSR_MODES1_Pos)FMC_SDSR_MODES1FMC_SDSR_MODES1_Msk(0x3UL << FMC_SDSR_MODES1_Pos)FMC_SDSR_MODES1_PosFMC_SDSR_REFMC_SDSR_RE_Msk(0x1UL << FMC_SDSR_RE_Pos)FMC_SDSR_RE_PosFMC_SDRTR_REIEFMC_SDRTR_REIE_Msk(0x1UL << FMC_SDRTR_REIE_Pos)FMC_SDRTR_REIE_PosFMC_SDRTR_COUNTFMC_SDRTR_COUNT_Msk(0x1FFFUL << FMC_SDRTR_COUNT_Pos)FMC_SDRTR_COUNT_PosFMC_SDRTR_CREFMC_SDRTR_CRE_Msk(0x1UL << FMC_SDRTR_CRE_Pos)FMC_SDRTR_CRE_PosFMC_SDCMR_MRDFMC_SDCMR_MRD_Msk(0x1FFFUL << FMC_SDCMR_MRD_Pos)FMC_SDCMR_MRD_PosFMC_SDCMR_NRFS_3(0x8UL << FMC_SDCMR_NRFS_Pos)FMC_SDCMR_NRFS_2(0x4UL << FMC_SDCMR_NRFS_Pos)FMC_SDCMR_NRFS_1(0x2UL << FMC_SDCMR_NRFS_Pos)FMC_SDCMR_NRFS_0(0x1UL << FMC_SDCMR_NRFS_Pos)FMC_SDCMR_NRFSFMC_SDCMR_NRFS_Msk(0xFUL << FMC_SDCMR_NRFS_Pos)FMC_SDCMR_NRFS_PosFMC_SDCMR_CTB1FMC_SDCMR_CTB1_Msk(0x1UL << FMC_SDCMR_CTB1_Pos)FMC_SDCMR_CTB1_PosFMC_SDCMR_CTB2FMC_SDCMR_CTB2_Msk(0x1UL << FMC_SDCMR_CTB2_Pos)FMC_SDCMR_CTB2_PosFMC_SDCMR_MODE_2(0x4UL << FMC_SDCMR_MODE_Pos)FMC_SDCMR_MODE_1(0x2UL << FMC_SDCMR_MODE_Pos)FMC_SDCMR_MODE_0(0x1UL << FMC_SDCMR_MODE_Pos)FMC_SDCMR_MODEFMC_SDCMR_MODE_Msk(0x7UL << FMC_SDCMR_MODE_Pos)FMC_SDCMR_MODE_PosFMC_SDTR2_TRCD_2(0x4UL << FMC_SDTR2_TRCD_Pos)FMC_SDTR2_TRCD_1(0x2UL << FMC_SDTR2_TRCD_Pos)FMC_SDTR2_TRCD_0(0x1UL << FMC_SDTR2_TRCD_Pos)FMC_SDTR2_TRCDFMC_SDTR2_TRCD_Msk(0xFUL << FMC_SDTR2_TRCD_Pos)FMC_SDTR2_TRCD_PosFMC_SDTR2_TRP_2(0x4UL << FMC_SDTR2_TRP_Pos)FMC_SDTR2_TRP_1(0x2UL << FMC_SDTR2_TRP_Pos)FMC_SDTR2_TRP_0(0x1UL << FMC_SDTR2_TRP_Pos)FMC_SDTR2_TRPFMC_SDTR2_TRP_Msk(0xFUL << FMC_SDTR2_TRP_Pos)FMC_SDTR2_TRP_PosFMC_SDTR2_TWR_2(0x4UL << FMC_SDTR2_TWR_Pos)FMC_SDTR2_TWR_1(0x2UL << FMC_SDTR2_TWR_Pos)FMC_SDTR2_TWR_0(0x1UL << FMC_SDTR2_TWR_Pos)FMC_SDTR2_TWRFMC_SDTR2_TWR_Msk(0xFUL << FMC_SDTR2_TWR_Pos)FMC_SDTR2_TWR_PosFMC_SDTR2_TRC_2(0x4UL << FMC_SDTR2_TRC_Pos)FMC_SDTR2_TRC_1(0x2UL << FMC_SDTR2_TRC_Pos)FMC_SDTR2_TRC_0(0x1UL << FMC_SDTR2_TRC_Pos)FMC_SDTR2_TRCFMC_SDTR2_TRC_Msk(0xFUL << FMC_SDTR2_TRC_Pos)FMC_SDTR2_TRC_PosFMC_SDTR2_TRAS_3(0x8UL << FMC_SDTR2_TRAS_Pos)FMC_SDTR2_TRAS_2(0x4UL << FMC_SDTR2_TRAS_Pos)FMC_SDTR2_TRAS_1(0x2UL << FMC_SDTR2_TRAS_Pos)FMC_SDTR2_TRAS_0(0x1UL << FMC_SDTR2_TRAS_Pos)FMC_SDTR2_TRASFMC_SDTR2_TRAS_Msk(0xFUL << FMC_SDTR2_TRAS_Pos)FMC_SDTR2_TRAS_PosFMC_SDTR2_TXSR_3(0x8UL << FMC_SDTR2_TXSR_Pos)FMC_SDTR2_TXSR_2(0x4UL << FMC_SDTR2_TXSR_Pos)FMC_SDTR2_TXSR_1(0x2UL << FMC_SDTR2_TXSR_Pos)FMC_SDTR2_TXSR_0(0x1UL << FMC_SDTR2_TXSR_Pos)FMC_SDTR2_TXSRFMC_SDTR2_TXSR_Msk(0xFUL << FMC_SDTR2_TXSR_Pos)FMC_SDTR2_TXSR_PosFMC_SDTR2_TMRD_3(0x8UL << FMC_SDTR2_TMRD_Pos)FMC_SDTR2_TMRD_2(0x4UL << FMC_SDTR2_TMRD_Pos)FMC_SDTR2_TMRD_1(0x2UL << FMC_SDTR2_TMRD_Pos)FMC_SDTR2_TMRD_0(0x1UL << FMC_SDTR2_TMRD_Pos)FMC_SDTR2_TMRDFMC_SDTR2_TMRD_Msk(0xFUL << FMC_SDTR2_TMRD_Pos)FMC_SDTR2_TMRD_PosFMC_SDTR1_TRCD_2(0x4UL << FMC_SDTR1_TRCD_Pos)FMC_SDTR1_TRCD_1(0x2UL << FMC_SDTR1_TRCD_Pos)FMC_SDTR1_TRCD_0(0x1UL << FMC_SDTR1_TRCD_Pos)FMC_SDTR1_TRCDFMC_SDTR1_TRCD_Msk(0xFUL << FMC_SDTR1_TRCD_Pos)FMC_SDTR1_TRCD_PosFMC_SDTR1_TRP_2(0x4UL << FMC_SDTR1_TRP_Pos)FMC_SDTR1_TRP_1(0x2UL << FMC_SDTR1_TRP_Pos)FMC_SDTR1_TRP_0(0x1UL << FMC_SDTR1_TRP_Pos)FMC_SDTR1_TRPFMC_SDTR1_TRP_Msk(0xFUL << FMC_SDTR1_TRP_Pos)FMC_SDTR1_TRP_PosFMC_SDTR1_TWR_2(0x4UL << FMC_SDTR1_TWR_Pos)FMC_SDTR1_TWR_1(0x2UL << FMC_SDTR1_TWR_Pos)FMC_SDTR1_TWR_0(0x1UL << FMC_SDTR1_TWR_Pos)FMC_SDTR1_TWRFMC_SDTR1_TWR_Msk(0xFUL << FMC_SDTR1_TWR_Pos)FMC_SDTR1_TWR_PosFMC_SDTR1_TRC_2(0x4UL << FMC_SDTR1_TRC_Pos)FMC_SDTR1_TRC_1(0x2UL << FMC_SDTR1_TRC_Pos)FMC_SDTR1_TRC_0(0x1UL << FMC_SDTR1_TRC_Pos)FMC_SDTR1_TRCFMC_SDTR1_TRC_Msk(0xFUL << FMC_SDTR1_TRC_Pos)FMC_SDTR1_TRC_PosFMC_SDTR1_TRAS_3(0x8UL << FMC_SDTR1_TRAS_Pos)FMC_SDTR1_TRAS_2(0x4UL << FMC_SDTR1_TRAS_Pos)FMC_SDTR1_TRAS_1(0x2UL << FMC_SDTR1_TRAS_Pos)FMC_SDTR1_TRAS_0(0x1UL << FMC_SDTR1_TRAS_Pos)FMC_SDTR1_TRASFMC_SDTR1_TRAS_Msk(0xFUL << FMC_SDTR1_TRAS_Pos)FMC_SDTR1_TRAS_PosFMC_SDTR1_TXSR_3(0x8UL << FMC_SDTR1_TXSR_Pos)FMC_SDTR1_TXSR_2(0x4UL << FMC_SDTR1_TXSR_Pos)FMC_SDTR1_TXSR_1(0x2UL << FMC_SDTR1_TXSR_Pos)FMC_SDTR1_TXSR_0(0x1UL << FMC_SDTR1_TXSR_Pos)FMC_SDTR1_TXSRFMC_SDTR1_TXSR_Msk(0xFUL << FMC_SDTR1_TXSR_Pos)FMC_SDTR1_TXSR_PosFMC_SDTR1_TMRD_3(0x8UL << FMC_SDTR1_TMRD_Pos)FMC_SDTR1_TMRD_2(0x4UL << FMC_SDTR1_TMRD_Pos)FMC_SDTR1_TMRD_1(0x2UL << FMC_SDTR1_TMRD_Pos)FMC_SDTR1_TMRD_0(0x1UL << FMC_SDTR1_TMRD_Pos)FMC_SDTR1_TMRDFMC_SDTR1_TMRD_Msk(0xFUL << FMC_SDTR1_TMRD_Pos)FMC_SDTR1_TMRD_PosFMC_SDCR2_RPIPE_1(0x2UL << FMC_SDCR2_RPIPE_Pos)FMC_SDCR2_RPIPE_0(0x1UL << FMC_SDCR2_RPIPE_Pos)FMC_SDCR2_RPIPEFMC_SDCR2_RPIPE_Msk(0x3UL << FMC_SDCR2_RPIPE_Pos)FMC_SDCR2_RPIPE_PosFMC_SDCR2_RBURSTFMC_SDCR2_RBURST_Msk(0x1UL << FMC_SDCR2_RBURST_Pos)FMC_SDCR2_RBURST_PosFMC_SDCR2_SDCLK_1(0x2UL << FMC_SDCR2_SDCLK_Pos)FMC_SDCR2_SDCLK_0(0x1UL << FMC_SDCR2_SDCLK_Pos)FMC_SDCR2_SDCLKFMC_SDCR2_SDCLK_Msk(0x3UL << FMC_SDCR2_SDCLK_Pos)FMC_SDCR2_SDCLK_PosFMC_SDCR2_WPFMC_SDCR2_WP_Msk(0x1UL << FMC_SDCR2_WP_Pos)FMC_SDCR2_WP_PosFMC_SDCR2_CAS_1(0x2UL << FMC_SDCR2_CAS_Pos)FMC_SDCR2_CAS_0(0x1UL << FMC_SDCR2_CAS_Pos)FMC_SDCR2_CASFMC_SDCR2_CAS_Msk(0x3UL << FMC_SDCR2_CAS_Pos)FMC_SDCR2_CAS_PosFMC_SDCR2_NBFMC_SDCR2_NB_Msk(0x1UL << FMC_SDCR2_NB_Pos)FMC_SDCR2_NB_PosFMC_SDCR2_MWID_1(0x2UL << FMC_SDCR2_MWID_Pos)FMC_SDCR2_MWID_0(0x1UL << FMC_SDCR2_MWID_Pos)FMC_SDCR2_MWIDFMC_SDCR2_MWID_Msk(0x3UL << FMC_SDCR2_MWID_Pos)FMC_SDCR2_MWID_PosFMC_SDCR2_NR_1(0x2UL << FMC_SDCR2_NR_Pos)FMC_SDCR2_NR_0(0x1UL << FMC_SDCR2_NR_Pos)FMC_SDCR2_NRFMC_SDCR2_NR_Msk(0x3UL << FMC_SDCR2_NR_Pos)FMC_SDCR2_NR_PosFMC_SDCR2_NC_1(0x2UL << FMC_SDCR2_NC_Pos)FMC_SDCR2_NC_0(0x1UL << FMC_SDCR2_NC_Pos)FMC_SDCR2_NCFMC_SDCR2_NC_Msk(0x3UL << FMC_SDCR2_NC_Pos)FMC_SDCR2_NC_PosFMC_SDCR1_RPIPE_1(0x2UL << FMC_SDCR1_RPIPE_Pos)FMC_SDCR1_RPIPE_0(0x1UL << FMC_SDCR1_RPIPE_Pos)FMC_SDCR1_RPIPEFMC_SDCR1_RPIPE_Msk(0x3UL << FMC_SDCR1_RPIPE_Pos)FMC_SDCR1_RPIPE_PosFMC_SDCR1_RBURSTFMC_SDCR1_RBURST_Msk(0x1UL << FMC_SDCR1_RBURST_Pos)FMC_SDCR1_RBURST_PosFMC_SDCR1_SDCLK_1(0x2UL << FMC_SDCR1_SDCLK_Pos)FMC_SDCR1_SDCLK_0(0x1UL << FMC_SDCR1_SDCLK_Pos)FMC_SDCR1_SDCLKFMC_SDCR1_SDCLK_Msk(0x3UL << FMC_SDCR1_SDCLK_Pos)FMC_SDCR1_SDCLK_PosFMC_SDCR1_WPFMC_SDCR1_WP_Msk(0x1UL << FMC_SDCR1_WP_Pos)FMC_SDCR1_WP_PosFMC_SDCR1_CAS_1(0x2UL << FMC_SDCR1_CAS_Pos)FMC_SDCR1_CAS_0(0x1UL << FMC_SDCR1_CAS_Pos)FMC_SDCR1_CASFMC_SDCR1_CAS_Msk(0x3UL << FMC_SDCR1_CAS_Pos)FMC_SDCR1_CAS_PosFMC_SDCR1_NBFMC_SDCR1_NB_Msk(0x1UL << FMC_SDCR1_NB_Pos)FMC_SDCR1_NB_PosFMC_SDCR1_MWID_1(0x2UL << FMC_SDCR1_MWID_Pos)FMC_SDCR1_MWID_0(0x1UL << FMC_SDCR1_MWID_Pos)FMC_SDCR1_MWIDFMC_SDCR1_MWID_Msk(0x3UL << FMC_SDCR1_MWID_Pos)FMC_SDCR1_MWID_PosFMC_SDCR1_NR_1(0x2UL << FMC_SDCR1_NR_Pos)FMC_SDCR1_NR_0(0x1UL << FMC_SDCR1_NR_Pos)FMC_SDCR1_NRFMC_SDCR1_NR_Msk(0x3UL << FMC_SDCR1_NR_Pos)FMC_SDCR1_NR_PosFMC_SDCR1_NC_1(0x2UL << FMC_SDCR1_NC_Pos)FMC_SDCR1_NC_0(0x1UL << FMC_SDCR1_NC_Pos)FMC_SDCR1_NCFMC_SDCR1_NC_Msk(0x3UL << FMC_SDCR1_NC_Pos)FMC_SDCR1_NC_PosFMC_ECCR_ECC3FMC_ECCR_ECC3_Msk(0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)FMC_ECCR_ECC3_PosFMC_PATT_ATTHIZ3_7(0x80UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_6(0x40UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_5(0x20UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_4(0x10UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_3(0x08UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_2(0x04UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_1(0x02UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_0(0x01UL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3FMC_PATT_ATTHIZ3_Msk(0xFFUL << FMC_PATT_ATTHIZ3_Pos)FMC_PATT_ATTHIZ3_PosFMC_PATT_ATTHOLD3_7(0x80UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_6(0x40UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_5(0x20UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_4(0x10UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_3(0x08UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_2(0x04UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_1(0x02UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_0(0x01UL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3FMC_PATT_ATTHOLD3_Msk(0xFFUL << FMC_PATT_ATTHOLD3_Pos)FMC_PATT_ATTHOLD3_PosFMC_PATT_ATTWAIT3_7(0x80UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_6(0x40UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_5(0x20UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_4(0x10UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_3(0x08UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_2(0x04UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_1(0x02UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_0(0x01UL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3FMC_PATT_ATTWAIT3_Msk(0xFFUL << FMC_PATT_ATTWAIT3_Pos)FMC_PATT_ATTWAIT3_PosFMC_PATT_ATTSET3_7(0x80UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_6(0x40UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_5(0x20UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_4(0x10UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_3(0x08UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_2(0x04UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_1(0x02UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_0(0x01UL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3FMC_PATT_ATTSET3_Msk(0xFFUL << FMC_PATT_ATTSET3_Pos)FMC_PATT_ATTSET3_PosFMC_PMEM_MEMHIZ3_7(0x80UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_6(0x40UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_5(0x20UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_4(0x10UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_3(0x08UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_2(0x04UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_1(0x02UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_0(0x01UL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3FMC_PMEM_MEMHIZ3_Msk(0xFFUL << FMC_PMEM_MEMHIZ3_Pos)FMC_PMEM_MEMHIZ3_PosFMC_PMEM_MEMHOLD3_7(0x80UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_6(0x40UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_5(0x20UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_4(0x10UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_3(0x08UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_2(0x04UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_1(0x02UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_0(0x01UL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3FMC_PMEM_MEMHOLD3_Msk(0xFFUL << FMC_PMEM_MEMHOLD3_Pos)FMC_PMEM_MEMHOLD3_PosFMC_PMEM_MEMWAIT3_7(0x80UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_6(0x40UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_5(0x20UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_4(0x10UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_3(0x08UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_2(0x04UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_1(0x02UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_0(0x01UL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3FMC_PMEM_MEMWAIT3_Msk(0xFFUL << FMC_PMEM_MEMWAIT3_Pos)FMC_PMEM_MEMWAIT3_PosFMC_PMEM_MEMSET3_7(0x80UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_6(0x40UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_5(0x20UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_4(0x10UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_3(0x08UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_2(0x04UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_1(0x02UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_0(0x01UL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3FMC_PMEM_MEMSET3_Msk(0xFFUL << FMC_PMEM_MEMSET3_Pos)FMC_PMEM_MEMSET3_PosFMC_SR_FEMPTFMC_SR_FEMPT_Msk(0x1UL << FMC_SR_FEMPT_Pos)FMC_SR_FEMPT_PosFMC_SR_IFENFMC_SR_IFEN_Msk(0x1UL << FMC_SR_IFEN_Pos)FMC_SR_IFEN_PosFMC_SR_ILENFMC_SR_ILEN_Msk(0x1UL << FMC_SR_ILEN_Pos)FMC_SR_ILEN_PosFMC_SR_IRENFMC_SR_IREN_Msk(0x1UL << FMC_SR_IREN_Pos)FMC_SR_IREN_PosFMC_SR_IFSFMC_SR_IFS_Msk(0x1UL << FMC_SR_IFS_Pos)FMC_SR_IFS_PosFMC_SR_ILSFMC_SR_ILS_Msk(0x1UL << FMC_SR_ILS_Pos)FMC_SR_ILS_PosFMC_SR_IRSFMC_SR_IRS_Msk(0x1UL << FMC_SR_IRS_Pos)FMC_SR_IRS_PosFMC_PCR_ECCPS_2(0x4UL << FMC_PCR_ECCPS_Pos)FMC_PCR_ECCPS_1(0x2UL << FMC_PCR_ECCPS_Pos)FMC_PCR_ECCPS_0(0x1UL << FMC_PCR_ECCPS_Pos)FMC_PCR_ECCPSFMC_PCR_ECCPS_Msk(0x7UL << FMC_PCR_ECCPS_Pos)FMC_PCR_ECCPS_PosFMC_PCR_TAR_3(0x8UL << FMC_PCR_TAR_Pos)FMC_PCR_TAR_2(0x4UL << FMC_PCR_TAR_Pos)FMC_PCR_TAR_1(0x2UL << FMC_PCR_TAR_Pos)FMC_PCR_TAR_0(0x1UL << FMC_PCR_TAR_Pos)FMC_PCR_TARFMC_PCR_TAR_Msk(0xFUL << FMC_PCR_TAR_Pos)FMC_PCR_TAR_PosFMC_PCR_TCLR_3(0x8UL << FMC_PCR_TCLR_Pos)FMC_PCR_TCLR_2(0x4UL << FMC_PCR_TCLR_Pos)FMC_PCR_TCLR_1(0x2UL << FMC_PCR_TCLR_Pos)FMC_PCR_TCLR_0(0x1UL << FMC_PCR_TCLR_Pos)FMC_PCR_TCLRFMC_PCR_TCLR_Msk(0xFUL << FMC_PCR_TCLR_Pos)FMC_PCR_TCLR_PosFMC_PCR_ECCENFMC_PCR_ECCEN_Msk(0x1UL << FMC_PCR_ECCEN_Pos)FMC_PCR_ECCEN_PosFMC_PCR_PWID_1(0x2UL << FMC_PCR_PWID_Pos)FMC_PCR_PWID_0(0x1UL << FMC_PCR_PWID_Pos)FMC_PCR_PWIDFMC_PCR_PWID_Msk(0x3UL << FMC_PCR_PWID_Pos)FMC_PCR_PWID_PosFMC_PCR_PTYPFMC_PCR_PTYP_Msk(0x1UL << FMC_PCR_PTYP_Pos)FMC_PCR_PTYP_PosFMC_PCR_PBKENFMC_PCR_PBKEN_Msk(0x1UL << FMC_PCR_PBKEN_Pos)FMC_PCR_PBKEN_PosFMC_PCR_PWAITENFMC_PCR_PWAITEN_Msk(0x1UL << FMC_PCR_PWAITEN_Pos)FMC_PCR_PWAITEN_PosFMC_BWTR4_ACCMOD_1(0x2UL << FMC_BWTR4_ACCMOD_Pos)FMC_BWTR4_ACCMOD_0(0x1UL << FMC_BWTR4_ACCMOD_Pos)FMC_BWTR4_ACCMODFMC_BWTR4_ACCMOD_Msk(0x3UL << FMC_BWTR4_ACCMOD_Pos)FMC_BWTR4_ACCMOD_PosFMC_BWTR4_BUSTURN_3(0x8UL << FMC_BWTR4_BUSTURN_Pos)FMC_BWTR4_BUSTURN_2(0x4UL << FMC_BWTR4_BUSTURN_Pos)FMC_BWTR4_BUSTURN_1(0x2UL << FMC_BWTR4_BUSTURN_Pos)FMC_BWTR4_BUSTURN_0(0x1UL << FMC_BWTR4_BUSTURN_Pos)FMC_BWTR4_BUSTURNFMC_BWTR4_BUSTURN_Msk(0xFUL << FMC_BWTR4_BUSTURN_Pos)FMC_BWTR4_BUSTURN_PosFMC_BWTR4_DATAST_7(0x80UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_6(0x40UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_5(0x20UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_4(0x10UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_3(0x08UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_2(0x04UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_1(0x02UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_0(0x01UL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATASTFMC_BWTR4_DATAST_Msk(0xFFUL << FMC_BWTR4_DATAST_Pos)FMC_BWTR4_DATAST_PosFMC_BWTR4_ADDHLD_3(0x8UL << FMC_BWTR4_ADDHLD_Pos)FMC_BWTR4_ADDHLD_2(0x4UL << FMC_BWTR4_ADDHLD_Pos)FMC_BWTR4_ADDHLD_1(0x2UL << FMC_BWTR4_ADDHLD_Pos)FMC_BWTR4_ADDHLD_0(0x1UL << FMC_BWTR4_ADDHLD_Pos)FMC_BWTR4_ADDHLDFMC_BWTR4_ADDHLD_Msk(0xFUL << FMC_BWTR4_ADDHLD_Pos)FMC_BWTR4_ADDHLD_PosFMC_BWTR4_ADDSET_3(0x8UL << FMC_BWTR4_ADDSET_Pos)FMC_BWTR4_ADDSET_2(0x4UL << FMC_BWTR4_ADDSET_Pos)FMC_BWTR4_ADDSET_1(0x2UL << FMC_BWTR4_ADDSET_Pos)FMC_BWTR4_ADDSET_0(0x1UL << FMC_BWTR4_ADDSET_Pos)FMC_BWTR4_ADDSETFMC_BWTR4_ADDSET_Msk(0xFUL << FMC_BWTR4_ADDSET_Pos)FMC_BWTR4_ADDSET_PosFMC_BWTR3_ACCMOD_1(0x2UL << FMC_BWTR3_ACCMOD_Pos)FMC_BWTR3_ACCMOD_0(0x1UL << FMC_BWTR3_ACCMOD_Pos)FMC_BWTR3_ACCMODFMC_BWTR3_ACCMOD_Msk(0x3UL << FMC_BWTR3_ACCMOD_Pos)FMC_BWTR3_ACCMOD_PosFMC_BWTR3_BUSTURN_3(0x8UL << FMC_BWTR3_BUSTURN_Pos)FMC_BWTR3_BUSTURN_2(0x4UL << FMC_BWTR3_BUSTURN_Pos)FMC_BWTR3_BUSTURN_1(0x2UL << FMC_BWTR3_BUSTURN_Pos)FMC_BWTR3_BUSTURN_0(0x1UL << FMC_BWTR3_BUSTURN_Pos)FMC_BWTR3_BUSTURNFMC_BWTR3_BUSTURN_Msk(0xFUL << FMC_BWTR3_BUSTURN_Pos)FMC_BWTR3_BUSTURN_PosFMC_BWTR3_DATAST_7(0x80UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_6(0x40UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_5(0x20UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_4(0x10UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_3(0x08UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_2(0x04UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_1(0x02UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_0(0x01UL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATASTFMC_BWTR3_DATAST_Msk(0xFFUL << FMC_BWTR3_DATAST_Pos)FMC_BWTR3_DATAST_PosFMC_BWTR3_ADDHLD_3(0x8UL << FMC_BWTR3_ADDHLD_Pos)FMC_BWTR3_ADDHLD_2(0x4UL << FMC_BWTR3_ADDHLD_Pos)FMC_BWTR3_ADDHLD_1(0x2UL << FMC_BWTR3_ADDHLD_Pos)FMC_BWTR3_ADDHLD_0(0x1UL << FMC_BWTR3_ADDHLD_Pos)FMC_BWTR3_ADDHLDFMC_BWTR3_ADDHLD_Msk(0xFUL << FMC_BWTR3_ADDHLD_Pos)FMC_BWTR3_ADDHLD_PosFMC_BWTR3_ADDSET_3(0x8UL << FMC_BWTR3_ADDSET_Pos)FMC_BWTR3_ADDSET_2(0x4UL << FMC_BWTR3_ADDSET_Pos)FMC_BWTR3_ADDSET_1(0x2UL << FMC_BWTR3_ADDSET_Pos)FMC_BWTR3_ADDSET_0(0x1UL << FMC_BWTR3_ADDSET_Pos)FMC_BWTR3_ADDSETFMC_BWTR3_ADDSET_Msk(0xFUL << FMC_BWTR3_ADDSET_Pos)FMC_BWTR3_ADDSET_PosFMC_BWTR2_ACCMOD_1(0x2UL << FMC_BWTR2_ACCMOD_Pos)FMC_BWTR2_ACCMOD_0(0x1UL << FMC_BWTR2_ACCMOD_Pos)FMC_BWTR2_ACCMODFMC_BWTR2_ACCMOD_Msk(0x3UL << FMC_BWTR2_ACCMOD_Pos)FMC_BWTR2_ACCMOD_PosFMC_BWTR2_BUSTURN_3(0x8UL << FMC_BWTR2_BUSTURN_Pos)FMC_BWTR2_BUSTURN_2(0x4UL << FMC_BWTR2_BUSTURN_Pos)FMC_BWTR2_BUSTURN_1(0x2UL << FMC_BWTR2_BUSTURN_Pos)FMC_BWTR2_BUSTURN_0(0x1UL << FMC_BWTR2_BUSTURN_Pos)FMC_BWTR2_BUSTURNFMC_BWTR2_BUSTURN_Msk(0xFUL << FMC_BWTR2_BUSTURN_Pos)FMC_BWTR2_BUSTURN_PosFMC_BWTR2_DATAST_7(0x80UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_6(0x40UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_5(0x20UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_4(0x10UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_3(0x08UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_2(0x04UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_1(0x02UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_0(0x01UL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATASTFMC_BWTR2_DATAST_Msk(0xFFUL << FMC_BWTR2_DATAST_Pos)FMC_BWTR2_DATAST_PosFMC_BWTR2_ADDHLD_3(0x8UL << FMC_BWTR2_ADDHLD_Pos)FMC_BWTR2_ADDHLD_2(0x4UL << FMC_BWTR2_ADDHLD_Pos)FMC_BWTR2_ADDHLD_1(0x2UL << FMC_BWTR2_ADDHLD_Pos)FMC_BWTR2_ADDHLD_0(0x1UL << FMC_BWTR2_ADDHLD_Pos)FMC_BWTR2_ADDHLDFMC_BWTR2_ADDHLD_Msk(0xFUL << FMC_BWTR2_ADDHLD_Pos)FMC_BWTR2_ADDHLD_PosFMC_BWTR2_ADDSET_3(0x8UL << FMC_BWTR2_ADDSET_Pos)FMC_BWTR2_ADDSET_2(0x4UL << FMC_BWTR2_ADDSET_Pos)FMC_BWTR2_ADDSET_1(0x2UL << FMC_BWTR2_ADDSET_Pos)FMC_BWTR2_ADDSET_0(0x1UL << FMC_BWTR2_ADDSET_Pos)FMC_BWTR2_ADDSETFMC_BWTR2_ADDSET_Msk(0xFUL << FMC_BWTR2_ADDSET_Pos)FMC_BWTR2_ADDSET_PosFMC_BWTR1_ACCMOD_1(0x2UL << FMC_BWTR1_ACCMOD_Pos)FMC_BWTR1_ACCMOD_0(0x1UL << FMC_BWTR1_ACCMOD_Pos)FMC_BWTR1_ACCMODFMC_BWTR1_ACCMOD_Msk(0x3UL << FMC_BWTR1_ACCMOD_Pos)FMC_BWTR1_ACCMOD_PosFMC_BWTR1_BUSTURN_3(0x8UL << FMC_BWTR1_BUSTURN_Pos)FMC_BWTR1_BUSTURN_2(0x4UL << FMC_BWTR1_BUSTURN_Pos)FMC_BWTR1_BUSTURN_1(0x2UL << FMC_BWTR1_BUSTURN_Pos)FMC_BWTR1_BUSTURN_0(0x1UL << FMC_BWTR1_BUSTURN_Pos)FMC_BWTR1_BUSTURNFMC_BWTR1_BUSTURN_Msk(0xFUL << FMC_BWTR1_BUSTURN_Pos)FMC_BWTR1_BUSTURN_PosFMC_BWTR1_DATAST_7(0x80UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_6(0x40UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_5(0x20UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_4(0x10UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_3(0x08UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_2(0x04UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_1(0x02UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_0(0x01UL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATASTFMC_BWTR1_DATAST_Msk(0xFFUL << FMC_BWTR1_DATAST_Pos)FMC_BWTR1_DATAST_PosFMC_BWTR1_ADDHLD_3(0x8UL << FMC_BWTR1_ADDHLD_Pos)FMC_BWTR1_ADDHLD_2(0x4UL << FMC_BWTR1_ADDHLD_Pos)FMC_BWTR1_ADDHLD_1(0x2UL << FMC_BWTR1_ADDHLD_Pos)FMC_BWTR1_ADDHLD_0(0x1UL << FMC_BWTR1_ADDHLD_Pos)FMC_BWTR1_ADDHLDFMC_BWTR1_ADDHLD_Msk(0xFUL << FMC_BWTR1_ADDHLD_Pos)FMC_BWTR1_ADDHLD_PosFMC_BWTR1_ADDSET_3(0x8UL << FMC_BWTR1_ADDSET_Pos)FMC_BWTR1_ADDSET_2(0x4UL << FMC_BWTR1_ADDSET_Pos)FMC_BWTR1_ADDSET_1(0x2UL << FMC_BWTR1_ADDSET_Pos)FMC_BWTR1_ADDSET_0(0x1UL << FMC_BWTR1_ADDSET_Pos)FMC_BWTR1_ADDSETFMC_BWTR1_ADDSET_Msk(0xFUL << FMC_BWTR1_ADDSET_Pos)FMC_BWTR1_ADDSET_PosFMC_BTR4_ACCMOD_1(0x2UL << FMC_BTR4_ACCMOD_Pos)FMC_BTR4_ACCMOD_0(0x1UL << FMC_BTR4_ACCMOD_Pos)FMC_BTR4_ACCMODFMC_BTR4_ACCMOD_Msk(0x3UL << FMC_BTR4_ACCMOD_Pos)FMC_BTR4_ACCMOD_PosFMC_BTR4_DATLAT_3(0x8UL << FMC_BTR4_DATLAT_Pos)FMC_BTR4_DATLAT_2(0x4UL << FMC_BTR4_DATLAT_Pos)FMC_BTR4_DATLAT_1(0x2UL << FMC_BTR4_DATLAT_Pos)FMC_BTR4_DATLAT_0(0x1UL << FMC_BTR4_DATLAT_Pos)FMC_BTR4_DATLATFMC_BTR4_DATLAT_Msk(0xFUL << FMC_BTR4_DATLAT_Pos)FMC_BTR4_DATLAT_PosFMC_BTR4_CLKDIV_3(0x8UL << FMC_BTR4_CLKDIV_Pos)FMC_BTR4_CLKDIV_2(0x4UL << FMC_BTR4_CLKDIV_Pos)FMC_BTR4_CLKDIV_1(0x2UL << FMC_BTR4_CLKDIV_Pos)FMC_BTR4_CLKDIV_0(0x1UL << FMC_BTR4_CLKDIV_Pos)FMC_BTR4_CLKDIVFMC_BTR4_CLKDIV_Msk(0xFUL << FMC_BTR4_CLKDIV_Pos)FMC_BTR4_CLKDIV_PosFMC_BTR4_BUSTURN_3(0x8UL << FMC_BTR4_BUSTURN_Pos)FMC_BTR4_BUSTURN_2(0x4UL << FMC_BTR4_BUSTURN_Pos)FMC_BTR4_BUSTURN_1(0x2UL << FMC_BTR4_BUSTURN_Pos)FMC_BTR4_BUSTURN_0(0x1UL << FMC_BTR4_BUSTURN_Pos)FMC_BTR4_BUSTURNFMC_BTR4_BUSTURN_Msk(0xFUL << FMC_BTR4_BUSTURN_Pos)FMC_BTR4_BUSTURN_PosFMC_BTR4_DATAST_7(0x80UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_6(0x40UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_5(0x20UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_4(0x10UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_3(0x08UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_2(0x04UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_1(0x02UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_0(0x01UL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATASTFMC_BTR4_DATAST_Msk(0xFFUL << FMC_BTR4_DATAST_Pos)FMC_BTR4_DATAST_PosFMC_BTR4_ADDHLD_3(0x8UL << FMC_BTR4_ADDHLD_Pos)FMC_BTR4_ADDHLD_2(0x4UL << FMC_BTR4_ADDHLD_Pos)FMC_BTR4_ADDHLD_1(0x2UL << FMC_BTR4_ADDHLD_Pos)FMC_BTR4_ADDHLD_0(0x1UL << FMC_BTR4_ADDHLD_Pos)FMC_BTR4_ADDHLDFMC_BTR4_ADDHLD_Msk(0xFUL << FMC_BTR4_ADDHLD_Pos)FMC_BTR4_ADDHLD_PosFMC_BTR4_ADDSET_3(0x8UL << FMC_BTR4_ADDSET_Pos)FMC_BTR4_ADDSET_2(0x4UL << FMC_BTR4_ADDSET_Pos)FMC_BTR4_ADDSET_1(0x2UL << FMC_BTR4_ADDSET_Pos)FMC_BTR4_ADDSET_0(0x1UL << FMC_BTR4_ADDSET_Pos)FMC_BTR4_ADDSETFMC_BTR4_ADDSET_Msk(0xFUL << FMC_BTR4_ADDSET_Pos)FMC_BTR4_ADDSET_PosFMC_BTR3_ACCMOD_1(0x2UL << FMC_BTR3_ACCMOD_Pos)FMC_BTR3_ACCMOD_0(0x1UL << FMC_BTR3_ACCMOD_Pos)FMC_BTR3_ACCMODFMC_BTR3_ACCMOD_Msk(0x3UL << FMC_BTR3_ACCMOD_Pos)FMC_BTR3_ACCMOD_PosFMC_BTR3_DATLAT_3(0x8UL << FMC_BTR3_DATLAT_Pos)FMC_BTR3_DATLAT_2(0x4UL << FMC_BTR3_DATLAT_Pos)FMC_BTR3_DATLAT_1(0x2UL << FMC_BTR3_DATLAT_Pos)FMC_BTR3_DATLAT_0(0x1UL << FMC_BTR3_DATLAT_Pos)FMC_BTR3_DATLATFMC_BTR3_DATLAT_Msk(0xFUL << FMC_BTR3_DATLAT_Pos)FMC_BTR3_DATLAT_PosFMC_BTR3_CLKDIV_3(0x8UL << FMC_BTR3_CLKDIV_Pos)FMC_BTR3_CLKDIV_2(0x4UL << FMC_BTR3_CLKDIV_Pos)FMC_BTR3_CLKDIV_1(0x2UL << FMC_BTR3_CLKDIV_Pos)FMC_BTR3_CLKDIV_0(0x1UL << FMC_BTR3_CLKDIV_Pos)FMC_BTR3_CLKDIVFMC_BTR3_CLKDIV_Msk(0xFUL << FMC_BTR3_CLKDIV_Pos)FMC_BTR3_CLKDIV_PosFMC_BTR3_BUSTURN_3(0x8UL << FMC_BTR3_BUSTURN_Pos)FMC_BTR3_BUSTURN_2(0x4UL << FMC_BTR3_BUSTURN_Pos)FMC_BTR3_BUSTURN_1(0x2UL << FMC_BTR3_BUSTURN_Pos)FMC_BTR3_BUSTURN_0(0x1UL << FMC_BTR3_BUSTURN_Pos)FMC_BTR3_BUSTURNFMC_BTR3_BUSTURN_Msk(0xFUL << FMC_BTR3_BUSTURN_Pos)FMC_BTR3_BUSTURN_PosFMC_BTR3_DATAST_7(0x80UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_6(0x40UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_5(0x20UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_4(0x10UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_3(0x08UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_2(0x04UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_1(0x02UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_0(0x01UL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATASTFMC_BTR3_DATAST_Msk(0xFFUL << FMC_BTR3_DATAST_Pos)FMC_BTR3_DATAST_PosFMC_BTR3_ADDHLD_3(0x8UL << FMC_BTR3_ADDHLD_Pos)FMC_BTR3_ADDHLD_2(0x4UL << FMC_BTR3_ADDHLD_Pos)FMC_BTR3_ADDHLD_1(0x2UL << FMC_BTR3_ADDHLD_Pos)FMC_BTR3_ADDHLD_0(0x1UL << FMC_BTR3_ADDHLD_Pos)FMC_BTR3_ADDHLDFMC_BTR3_ADDHLD_Msk(0xFUL << FMC_BTR3_ADDHLD_Pos)FMC_BTR3_ADDHLD_PosFMC_BTR3_ADDSET_3(0x8UL << FMC_BTR3_ADDSET_Pos)FMC_BTR3_ADDSET_2(0x4UL << FMC_BTR3_ADDSET_Pos)FMC_BTR3_ADDSET_1(0x2UL << FMC_BTR3_ADDSET_Pos)FMC_BTR3_ADDSET_0(0x1UL << FMC_BTR3_ADDSET_Pos)FMC_BTR3_ADDSETFMC_BTR3_ADDSET_Msk(0xFUL << FMC_BTR3_ADDSET_Pos)FMC_BTR3_ADDSET_PosFMC_BTR2_ACCMOD_1(0x2UL << FMC_BTR2_ACCMOD_Pos)FMC_BTR2_ACCMOD_0(0x1UL << FMC_BTR2_ACCMOD_Pos)FMC_BTR2_ACCMODFMC_BTR2_ACCMOD_Msk(0x3UL << FMC_BTR2_ACCMOD_Pos)FMC_BTR2_ACCMOD_PosFMC_BTR2_DATLAT_3(0x8UL << FMC_BTR2_DATLAT_Pos)FMC_BTR2_DATLAT_2(0x4UL << FMC_BTR2_DATLAT_Pos)FMC_BTR2_DATLAT_1(0x2UL << FMC_BTR2_DATLAT_Pos)FMC_BTR2_DATLAT_0(0x1UL << FMC_BTR2_DATLAT_Pos)FMC_BTR2_DATLATFMC_BTR2_DATLAT_Msk(0xFUL << FMC_BTR2_DATLAT_Pos)FMC_BTR2_DATLAT_PosFMC_BTR2_CLKDIV_3(0x8UL << FMC_BTR2_CLKDIV_Pos)FMC_BTR2_CLKDIV_2(0x4UL << FMC_BTR2_CLKDIV_Pos)FMC_BTR2_CLKDIV_1(0x2UL << FMC_BTR2_CLKDIV_Pos)FMC_BTR2_CLKDIV_0(0x1UL << FMC_BTR2_CLKDIV_Pos)FMC_BTR2_CLKDIVFMC_BTR2_CLKDIV_Msk(0xFUL << FMC_BTR2_CLKDIV_Pos)FMC_BTR2_CLKDIV_PosFMC_BTR2_BUSTURN_3(0x8UL << FMC_BTR2_BUSTURN_Pos)FMC_BTR2_BUSTURN_2(0x4UL << FMC_BTR2_BUSTURN_Pos)FMC_BTR2_BUSTURN_1(0x2UL << FMC_BTR2_BUSTURN_Pos)FMC_BTR2_BUSTURN_0(0x1UL << FMC_BTR2_BUSTURN_Pos)FMC_BTR2_BUSTURNFMC_BTR2_BUSTURN_Msk(0xFUL << FMC_BTR2_BUSTURN_Pos)FMC_BTR2_BUSTURN_PosFMC_BTR2_DATAST_7(0x80UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_6(0x40UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_5(0x20UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_4(0x10UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_3(0x08UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_2(0x04UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_1(0x02UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_0(0x01UL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATASTFMC_BTR2_DATAST_Msk(0xFFUL << FMC_BTR2_DATAST_Pos)FMC_BTR2_DATAST_PosFMC_BTR2_ADDHLD_3(0x8UL << FMC_BTR2_ADDHLD_Pos)FMC_BTR2_ADDHLD_2(0x4UL << FMC_BTR2_ADDHLD_Pos)FMC_BTR2_ADDHLD_1(0x2UL << FMC_BTR2_ADDHLD_Pos)FMC_BTR2_ADDHLD_0(0x1UL << FMC_BTR2_ADDHLD_Pos)FMC_BTR2_ADDHLDFMC_BTR2_ADDHLD_Msk(0xFUL << FMC_BTR2_ADDHLD_Pos)FMC_BTR2_ADDHLD_PosFMC_BTR2_ADDSET_3(0x8UL << FMC_BTR2_ADDSET_Pos)FMC_BTR2_ADDSET_2(0x4UL << FMC_BTR2_ADDSET_Pos)FMC_BTR2_ADDSET_1(0x2UL << FMC_BTR2_ADDSET_Pos)FMC_BTR2_ADDSET_0(0x1UL << FMC_BTR2_ADDSET_Pos)FMC_BTR2_ADDSETFMC_BTR2_ADDSET_Msk(0xFUL << FMC_BTR2_ADDSET_Pos)FMC_BTR2_ADDSET_PosFMC_BTR1_ACCMOD_1(0x2UL << FMC_BTR1_ACCMOD_Pos)FMC_BTR1_ACCMOD_0(0x1UL << FMC_BTR1_ACCMOD_Pos)FMC_BTR1_ACCMODFMC_BTR1_ACCMOD_Msk(0x3UL << FMC_BTR1_ACCMOD_Pos)FMC_BTR1_ACCMOD_PosFMC_BTR1_DATLAT_3(0x8UL << FMC_BTR1_DATLAT_Pos)FMC_BTR1_DATLAT_2(0x4UL << FMC_BTR1_DATLAT_Pos)FMC_BTR1_DATLAT_1(0x2UL << FMC_BTR1_DATLAT_Pos)FMC_BTR1_DATLAT_0(0x1UL << FMC_BTR1_DATLAT_Pos)FMC_BTR1_DATLATFMC_BTR1_DATLAT_Msk(0xFUL << FMC_BTR1_DATLAT_Pos)FMC_BTR1_DATLAT_PosFMC_BTR1_CLKDIV_3(0x8UL << FMC_BTR1_CLKDIV_Pos)FMC_BTR1_CLKDIV_2(0x4UL << FMC_BTR1_CLKDIV_Pos)FMC_BTR1_CLKDIV_1(0x2UL << FMC_BTR1_CLKDIV_Pos)FMC_BTR1_CLKDIV_0(0x1UL << FMC_BTR1_CLKDIV_Pos)FMC_BTR1_CLKDIVFMC_BTR1_CLKDIV_Msk(0xFUL << FMC_BTR1_CLKDIV_Pos)FMC_BTR1_CLKDIV_PosFMC_BTR1_BUSTURN_3(0x8UL << FMC_BTR1_BUSTURN_Pos)FMC_BTR1_BUSTURN_2(0x4UL << FMC_BTR1_BUSTURN_Pos)FMC_BTR1_BUSTURN_1(0x2UL << FMC_BTR1_BUSTURN_Pos)FMC_BTR1_BUSTURN_0(0x1UL << FMC_BTR1_BUSTURN_Pos)FMC_BTR1_BUSTURNFMC_BTR1_BUSTURN_Msk(0xFUL << FMC_BTR1_BUSTURN_Pos)FMC_BTR1_BUSTURN_PosFMC_BTR1_DATAST_7(0x80UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_6(0x40UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_5(0x20UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_4(0x10UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_3(0x08UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_2(0x04UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_1(0x02UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_0(0x01UL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATASTFMC_BTR1_DATAST_Msk(0xFFUL << FMC_BTR1_DATAST_Pos)FMC_BTR1_DATAST_PosFMC_BTR1_ADDHLD_3(0x8UL << FMC_BTR1_ADDHLD_Pos)FMC_BTR1_ADDHLD_2(0x4UL << FMC_BTR1_ADDHLD_Pos)FMC_BTR1_ADDHLD_1(0x2UL << FMC_BTR1_ADDHLD_Pos)FMC_BTR1_ADDHLD_0(0x1UL << FMC_BTR1_ADDHLD_Pos)FMC_BTR1_ADDHLDFMC_BTR1_ADDHLD_Msk(0xFUL << FMC_BTR1_ADDHLD_Pos)FMC_BTR1_ADDHLD_PosFMC_BTR1_ADDSET_3(0x8UL << FMC_BTR1_ADDSET_Pos)FMC_BTR1_ADDSET_2(0x4UL << FMC_BTR1_ADDSET_Pos)FMC_BTR1_ADDSET_1(0x2UL << FMC_BTR1_ADDSET_Pos)FMC_BTR1_ADDSET_0(0x1UL << FMC_BTR1_ADDSET_Pos)FMC_BTR1_ADDSETFMC_BTR1_ADDSET_Msk(0xFUL << FMC_BTR1_ADDSET_Pos)FMC_BTR1_ADDSET_PosFMC_BCR4_CBURSTRWFMC_BCR4_CBURSTRW_Msk(0x1UL << FMC_BCR4_CBURSTRW_Pos)FMC_BCR4_CBURSTRW_PosFMC_BCR4_CPSIZE_2(0x4UL << FMC_BCR4_CPSIZE_Pos)FMC_BCR4_CPSIZE_1(0x2UL << FMC_BCR4_CPSIZE_Pos)FMC_BCR4_CPSIZE_0(0x1UL << FMC_BCR4_CPSIZE_Pos)FMC_BCR4_CPSIZEFMC_BCR4_CPSIZE_Msk(0x7UL << FMC_BCR4_CPSIZE_Pos)FMC_BCR4_CPSIZE_PosFMC_BCR4_ASYNCWAITFMC_BCR4_ASYNCWAIT_Msk(0x1UL << FMC_BCR4_ASYNCWAIT_Pos)FMC_BCR4_ASYNCWAIT_PosFMC_BCR4_EXTMODFMC_BCR4_EXTMOD_Msk(0x1UL << FMC_BCR4_EXTMOD_Pos)FMC_BCR4_EXTMOD_PosFMC_BCR4_WAITENFMC_BCR4_WAITEN_Msk(0x1UL << FMC_BCR4_WAITEN_Pos)FMC_BCR4_WAITEN_PosFMC_BCR4_WRENFMC_BCR4_WREN_Msk(0x1UL << FMC_BCR4_WREN_Pos)FMC_BCR4_WREN_PosFMC_BCR4_WAITCFGFMC_BCR4_WAITCFG_Msk(0x1UL << FMC_BCR4_WAITCFG_Pos)FMC_BCR4_WAITCFG_PosFMC_BCR4_WRAPMODFMC_BCR4_WRAPMOD_Msk(0x1UL << FMC_BCR4_WRAPMOD_Pos)FMC_BCR4_WRAPMOD_PosFMC_BCR4_WAITPOLFMC_BCR4_WAITPOL_Msk(0x1UL << FMC_BCR4_WAITPOL_Pos)FMC_BCR4_WAITPOL_PosFMC_BCR4_BURSTENFMC_BCR4_BURSTEN_Msk(0x1UL << FMC_BCR4_BURSTEN_Pos)FMC_BCR4_BURSTEN_PosFMC_BCR4_FACCENFMC_BCR4_FACCEN_Msk(0x1UL << FMC_BCR4_FACCEN_Pos)FMC_BCR4_FACCEN_PosFMC_BCR4_MWID_1(0x2UL << FMC_BCR4_MWID_Pos)FMC_BCR4_MWID_0(0x1UL << FMC_BCR4_MWID_Pos)FMC_BCR4_MWIDFMC_BCR4_MWID_Msk(0x3UL << FMC_BCR4_MWID_Pos)FMC_BCR4_MWID_PosFMC_BCR4_MTYP_1(0x2UL << FMC_BCR4_MTYP_Pos)FMC_BCR4_MTYP_0(0x1UL << FMC_BCR4_MTYP_Pos)FMC_BCR4_MTYPFMC_BCR4_MTYP_Msk(0x3UL << FMC_BCR4_MTYP_Pos)FMC_BCR4_MTYP_PosFMC_BCR4_MUXENFMC_BCR4_MUXEN_Msk(0x1UL << FMC_BCR4_MUXEN_Pos)FMC_BCR4_MUXEN_PosFMC_BCR4_MBKENFMC_BCR4_MBKEN_Msk(0x1UL << FMC_BCR4_MBKEN_Pos)FMC_BCR4_MBKEN_PosFMC_BCR3_CBURSTRWFMC_BCR3_CBURSTRW_Msk(0x1UL << FMC_BCR3_CBURSTRW_Pos)FMC_BCR3_CBURSTRW_PosFMC_BCR3_CPSIZE_2(0x4UL << FMC_BCR3_CPSIZE_Pos)FMC_BCR3_CPSIZE_1(0x2UL << FMC_BCR3_CPSIZE_Pos)FMC_BCR3_CPSIZE_0(0x1UL << FMC_BCR3_CPSIZE_Pos)FMC_BCR3_CPSIZEFMC_BCR3_CPSIZE_Msk(0x7UL << FMC_BCR3_CPSIZE_Pos)FMC_BCR3_CPSIZE_PosFMC_BCR3_ASYNCWAITFMC_BCR3_ASYNCWAIT_Msk(0x1UL << FMC_BCR3_ASYNCWAIT_Pos)FMC_BCR3_ASYNCWAIT_PosFMC_BCR3_EXTMODFMC_BCR3_EXTMOD_Msk(0x1UL << FMC_BCR3_EXTMOD_Pos)FMC_BCR3_EXTMOD_PosFMC_BCR3_WAITENFMC_BCR3_WAITEN_Msk(0x1UL << FMC_BCR3_WAITEN_Pos)FMC_BCR3_WAITEN_PosFMC_BCR3_WRENFMC_BCR3_WREN_Msk(0x1UL << FMC_BCR3_WREN_Pos)FMC_BCR3_WREN_PosFMC_BCR3_WAITCFGFMC_BCR3_WAITCFG_Msk(0x1UL << FMC_BCR3_WAITCFG_Pos)FMC_BCR3_WAITCFG_PosFMC_BCR3_WRAPMODFMC_BCR3_WRAPMOD_Msk(0x1UL << FMC_BCR3_WRAPMOD_Pos)FMC_BCR3_WRAPMOD_PosFMC_BCR3_WAITPOLFMC_BCR3_WAITPOL_Msk(0x1UL << FMC_BCR3_WAITPOL_Pos)FMC_BCR3_WAITPOL_PosFMC_BCR3_BURSTENFMC_BCR3_BURSTEN_Msk(0x1UL << FMC_BCR3_BURSTEN_Pos)FMC_BCR3_BURSTEN_PosFMC_BCR3_FACCENFMC_BCR3_FACCEN_Msk(0x1UL << FMC_BCR3_FACCEN_Pos)FMC_BCR3_FACCEN_PosFMC_BCR3_MWID_1(0x2UL << FMC_BCR3_MWID_Pos)FMC_BCR3_MWID_0(0x1UL << FMC_BCR3_MWID_Pos)FMC_BCR3_MWIDFMC_BCR3_MWID_Msk(0x3UL << FMC_BCR3_MWID_Pos)FMC_BCR3_MWID_PosFMC_BCR3_MTYP_1(0x2UL << FMC_BCR3_MTYP_Pos)FMC_BCR3_MTYP_0(0x1UL << FMC_BCR3_MTYP_Pos)FMC_BCR3_MTYPFMC_BCR3_MTYP_Msk(0x3UL << FMC_BCR3_MTYP_Pos)FMC_BCR3_MTYP_PosFMC_BCR3_MUXENFMC_BCR3_MUXEN_Msk(0x1UL << FMC_BCR3_MUXEN_Pos)FMC_BCR3_MUXEN_PosFMC_BCR3_MBKENFMC_BCR3_MBKEN_Msk(0x1UL << FMC_BCR3_MBKEN_Pos)FMC_BCR3_MBKEN_PosFMC_BCR2_CBURSTRWFMC_BCR2_CBURSTRW_Msk(0x1UL << FMC_BCR2_CBURSTRW_Pos)FMC_BCR2_CBURSTRW_PosFMC_BCR2_CPSIZE_2(0x4UL << FMC_BCR2_CPSIZE_Pos)FMC_BCR2_CPSIZE_1(0x2UL << FMC_BCR2_CPSIZE_Pos)FMC_BCR2_CPSIZE_0(0x1UL << FMC_BCR2_CPSIZE_Pos)FMC_BCR2_CPSIZEFMC_BCR2_CPSIZE_Msk(0x7UL << FMC_BCR2_CPSIZE_Pos)FMC_BCR2_CPSIZE_PosFMC_BCR2_ASYNCWAITFMC_BCR2_ASYNCWAIT_Msk(0x1UL << FMC_BCR2_ASYNCWAIT_Pos)FMC_BCR2_ASYNCWAIT_PosFMC_BCR2_EXTMODFMC_BCR2_EXTMOD_Msk(0x1UL << FMC_BCR2_EXTMOD_Pos)FMC_BCR2_EXTMOD_PosFMC_BCR2_WAITENFMC_BCR2_WAITEN_Msk(0x1UL << FMC_BCR2_WAITEN_Pos)FMC_BCR2_WAITEN_PosFMC_BCR2_WRENFMC_BCR2_WREN_Msk(0x1UL << FMC_BCR2_WREN_Pos)FMC_BCR2_WREN_PosFMC_BCR2_WAITCFGFMC_BCR2_WAITCFG_Msk(0x1UL << FMC_BCR2_WAITCFG_Pos)FMC_BCR2_WAITCFG_PosFMC_BCR2_WRAPMODFMC_BCR2_WRAPMOD_Msk(0x1UL << FMC_BCR2_WRAPMOD_Pos)FMC_BCR2_WRAPMOD_PosFMC_BCR2_WAITPOLFMC_BCR2_WAITPOL_Msk(0x1UL << FMC_BCR2_WAITPOL_Pos)FMC_BCR2_WAITPOL_PosFMC_BCR2_BURSTENFMC_BCR2_BURSTEN_Msk(0x1UL << FMC_BCR2_BURSTEN_Pos)FMC_BCR2_BURSTEN_PosFMC_BCR2_FACCENFMC_BCR2_FACCEN_Msk(0x1UL << FMC_BCR2_FACCEN_Pos)FMC_BCR2_FACCEN_PosFMC_BCR2_MWID_1(0x2UL << FMC_BCR2_MWID_Pos)FMC_BCR2_MWID_0(0x1UL << FMC_BCR2_MWID_Pos)FMC_BCR2_MWIDFMC_BCR2_MWID_Msk(0x3UL << FMC_BCR2_MWID_Pos)FMC_BCR2_MWID_PosFMC_BCR2_MTYP_1(0x2UL << FMC_BCR2_MTYP_Pos)FMC_BCR2_MTYP_0(0x1UL << FMC_BCR2_MTYP_Pos)FMC_BCR2_MTYPFMC_BCR2_MTYP_Msk(0x3UL << FMC_BCR2_MTYP_Pos)FMC_BCR2_MTYP_PosFMC_BCR2_MUXENFMC_BCR2_MUXEN_Msk(0x1UL << FMC_BCR2_MUXEN_Pos)FMC_BCR2_MUXEN_PosFMC_BCR2_MBKENFMC_BCR2_MBKEN_Msk(0x1UL << FMC_BCR2_MBKEN_Pos)FMC_BCR2_MBKEN_PosFMC_BCR1_WFDISFMC_BCR1_WFDIS_Msk(0x1UL << FMC_BCR1_WFDIS_Pos)FMC_BCR1_WFDIS_PosFMC_BCR1_CCLKENFMC_BCR1_CCLKEN_Msk(0x1UL << FMC_BCR1_CCLKEN_Pos)FMC_BCR1_CCLKEN_PosFMC_BCR1_CBURSTRWFMC_BCR1_CBURSTRW_Msk(0x1UL << FMC_BCR1_CBURSTRW_Pos)FMC_BCR1_CBURSTRW_PosFMC_BCR1_CPSIZE_2(0x4UL << FMC_BCR1_CPSIZE_Pos)FMC_BCR1_CPSIZE_1(0x2UL << FMC_BCR1_CPSIZE_Pos)FMC_BCR1_CPSIZE_0(0x1UL << FMC_BCR1_CPSIZE_Pos)FMC_BCR1_CPSIZEFMC_BCR1_CPSIZE_Msk(0x7UL << FMC_BCR1_CPSIZE_Pos)FMC_BCR1_CPSIZE_PosFMC_BCR1_ASYNCWAITFMC_BCR1_ASYNCWAIT_Msk(0x1UL << FMC_BCR1_ASYNCWAIT_Pos)FMC_BCR1_ASYNCWAIT_PosFMC_BCR1_EXTMODFMC_BCR1_EXTMOD_Msk(0x1UL << FMC_BCR1_EXTMOD_Pos)FMC_BCR1_EXTMOD_PosFMC_BCR1_WAITENFMC_BCR1_WAITEN_Msk(0x1UL << FMC_BCR1_WAITEN_Pos)FMC_BCR1_WAITEN_PosFMC_BCR1_WRENFMC_BCR1_WREN_Msk(0x1UL << FMC_BCR1_WREN_Pos)FMC_BCR1_WREN_PosFMC_BCR1_WAITCFGFMC_BCR1_WAITCFG_Msk(0x1UL << FMC_BCR1_WAITCFG_Pos)FMC_BCR1_WAITCFG_PosFMC_BCR1_WRAPMODFMC_BCR1_WRAPMOD_Msk(0x1UL << FMC_BCR1_WRAPMOD_Pos)FMC_BCR1_WRAPMOD_PosFMC_BCR1_WAITPOLFMC_BCR1_WAITPOL_Msk(0x1UL << FMC_BCR1_WAITPOL_Pos)FMC_BCR1_WAITPOL_PosFMC_BCR1_BURSTENFMC_BCR1_BURSTEN_Msk(0x1UL << FMC_BCR1_BURSTEN_Pos)FMC_BCR1_BURSTEN_PosFMC_BCR1_FACCENFMC_BCR1_FACCEN_Msk(0x1UL << FMC_BCR1_FACCEN_Pos)FMC_BCR1_FACCEN_PosFMC_BCR1_MWID_1(0x2UL << FMC_BCR1_MWID_Pos)FMC_BCR1_MWID_0(0x1UL << FMC_BCR1_MWID_Pos)FMC_BCR1_MWIDFMC_BCR1_MWID_Msk(0x3UL << FMC_BCR1_MWID_Pos)FMC_BCR1_MWID_PosFMC_BCR1_MTYP_1(0x2UL << FMC_BCR1_MTYP_Pos)FMC_BCR1_MTYP_0(0x1UL << FMC_BCR1_MTYP_Pos)FMC_BCR1_MTYPFMC_BCR1_MTYP_Msk(0x3UL << FMC_BCR1_MTYP_Pos)FMC_BCR1_MTYP_PosFMC_BCR1_MUXENFMC_BCR1_MUXEN_Msk(0x1UL << FMC_BCR1_MUXEN_Pos)FMC_BCR1_MUXEN_PosFMC_BCR1_MBKENFMC_BCR1_MBKEN_Msk(0x1UL << FMC_BCR1_MBKEN_Pos)FMC_BCR1_MBKEN_PosFLASH_OPTCR1_BOOT_ADD1FLASH_OPTCR1_BOOT_ADD1_Msk(0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)FLASH_OPTCR1_BOOT_ADD1_PosFLASH_OPTCR1_BOOT_ADD0FLASH_OPTCR1_BOOT_ADD0_Msk(0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)FLASH_OPTCR1_BOOT_ADD0_PosFLASH_OPTCR_IWDG_STOPFLASH_OPTCR_IWDG_STOP_Msk(0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)FLASH_OPTCR_IWDG_STOP_PosFLASH_OPTCR_IWDG_STDBYFLASH_OPTCR_IWDG_STDBY_Msk(0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)FLASH_OPTCR_IWDG_STDBY_PosFLASH_OPTCR_nDBANKFLASH_OPTCR_nDBANK_Msk(0x1UL << FLASH_OPTCR_nDBANK_Pos)FLASH_OPTCR_nDBANK_PosFLASH_OPTCR_nDBOOTFLASH_OPTCR_nDBOOT_Msk(0x1UL << FLASH_OPTCR_nDBOOT_Pos)FLASH_OPTCR_nDBOOT_PosFLASH_OPTCR_nWRP_11FLASH_OPTCR_nWRP_10FLASH_OPTCR_nWRP_9FLASH_OPTCR_nWRP_8FLASH_OPTCR_nWRP_70x00800000UFLASH_OPTCR_nWRP_6FLASH_OPTCR_nWRP_5FLASH_OPTCR_nWRP_4FLASH_OPTCR_nWRP_3FLASH_OPTCR_nWRP_2FLASH_OPTCR_nWRP_1FLASH_OPTCR_nWRP_0FLASH_OPTCR_nWRPFLASH_OPTCR_nWRP_Msk(0xFFFUL << FLASH_OPTCR_nWRP_Pos)FLASH_OPTCR_nWRP_PosFLASH_OPTCR_RDP_7(0x80UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_6(0x40UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_5(0x20UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_4(0x10UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_3(0x08UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_2(0x04UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_1(0x02UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_0(0x01UL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDPFLASH_OPTCR_RDP_Msk(0xFFUL << FLASH_OPTCR_RDP_Pos)FLASH_OPTCR_RDP_PosFLASH_OPTCR_nRST_STDBYFLASH_OPTCR_nRST_STDBY_Msk(0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)FLASH_OPTCR_nRST_STDBY_PosFLASH_OPTCR_nRST_STOPFLASH_OPTCR_nRST_STOP_Msk(0x1UL << FLASH_OPTCR_nRST_STOP_Pos)FLASH_OPTCR_nRST_STOP_PosFLASH_OPTCR_IWDG_SWFLASH_OPTCR_IWDG_SW_Msk(0x1UL << FLASH_OPTCR_IWDG_SW_Pos)FLASH_OPTCR_IWDG_SW_PosFLASH_OPTCR_WWDG_SWFLASH_OPTCR_WWDG_SW_Msk(0x1UL << FLASH_OPTCR_WWDG_SW_Pos)FLASH_OPTCR_WWDG_SW_PosFLASH_OPTCR_BOR_LEV_1(0x2UL << FLASH_OPTCR_BOR_LEV_Pos)FLASH_OPTCR_BOR_LEV_0(0x1UL << FLASH_OPTCR_BOR_LEV_Pos)FLASH_OPTCR_BOR_LEVFLASH_OPTCR_BOR_LEV_Msk(0x3UL << FLASH_OPTCR_BOR_LEV_Pos)FLASH_OPTCR_BOR_LEV_PosFLASH_OPTCR_OPTSTRTFLASH_OPTCR_OPTSTRT_Msk(0x1UL << FLASH_OPTCR_OPTSTRT_Pos)FLASH_OPTCR_OPTSTRT_PosFLASH_OPTCR_OPTLOCKFLASH_OPTCR_OPTLOCK_Msk(0x1UL << FLASH_OPTCR_OPTLOCK_Pos)FLASH_OPTCR_OPTLOCK_PosFLASH_CR_LOCKFLASH_CR_LOCK_Msk(0x1UL << FLASH_CR_LOCK_Pos)FLASH_CR_LOCK_PosFLASH_CR_ERRIEFLASH_CR_ERRIE_Msk(0x1UL << FLASH_CR_ERRIE_Pos)FLASH_CR_ERRIE_PosFLASH_CR_EOPIEFLASH_CR_EOPIE_Msk(0x1UL << FLASH_CR_EOPIE_Pos)FLASH_CR_EOPIE_PosFLASH_CR_STRTFLASH_CR_STRT_Msk(0x1UL << FLASH_CR_STRT_Pos)FLASH_CR_STRT_PosFLASH_CR_MER2FLASH_CR_MER2_Msk(0x1UL << FLASH_CR_MER2_Pos)FLASH_CR_MER2_PosFLASH_CR_PSIZE_1(0x2UL << FLASH_CR_PSIZE_Pos)FLASH_CR_PSIZE_0(0x1UL << FLASH_CR_PSIZE_Pos)FLASH_CR_PSIZEFLASH_CR_PSIZE_Msk(0x3UL << FLASH_CR_PSIZE_Pos)FLASH_CR_PSIZE_PosFLASH_CR_SNB_4FLASH_CR_SNB_3FLASH_CR_SNB_2FLASH_CR_SNB_1FLASH_CR_SNB_0FLASH_CR_SNBFLASH_CR_SNB_Msk(0x1FUL << FLASH_CR_SNB_Pos)FLASH_CR_SNB_PosFLASH_CR_MER1FLASH_CR_MERFLASH_CR_MER_Msk(0x1UL << FLASH_CR_MER_Pos)FLASH_CR_MER_PosFLASH_CR_SERFLASH_CR_SER_Msk(0x1UL << FLASH_CR_SER_Pos)FLASH_CR_SER_PosFLASH_CR_PGFLASH_CR_PG_Msk(0x1UL << FLASH_CR_PG_Pos)FLASH_CR_PG_PosFLASH_SR_BSYFLASH_SR_BSY_Msk(0x1UL << FLASH_SR_BSY_Pos)FLASH_SR_BSY_PosFLASH_SR_ERSERRFLASH_SR_ERSERR_Msk(0x1UL << FLASH_SR_ERSERR_Pos)FLASH_SR_ERSERR_PosFLASH_SR_PGPERRFLASH_SR_PGPERR_Msk(0x1UL << FLASH_SR_PGPERR_Pos)FLASH_SR_PGPERR_PosFLASH_SR_PGAERRFLASH_SR_PGAERR_Msk(0x1UL << FLASH_SR_PGAERR_Pos)FLASH_SR_PGAERR_PosFLASH_SR_WRPERRFLASH_SR_WRPERR_Msk(0x1UL << FLASH_SR_WRPERR_Pos)FLASH_SR_WRPERR_PosFLASH_SR_OPERRFLASH_SR_OPERR_Msk(0x1UL << FLASH_SR_OPERR_Pos)FLASH_SR_OPERR_PosFLASH_SR_EOPFLASH_SR_EOP_Msk(0x1UL << FLASH_SR_EOP_Pos)FLASH_SR_EOP_PosFLASH_ACR_ARTRSTFLASH_ACR_ARTRST_Msk(0x1UL << FLASH_ACR_ARTRST_Pos)FLASH_ACR_ARTRST_PosFLASH_ACR_ARTENFLASH_ACR_ARTEN_Msk(0x1UL << FLASH_ACR_ARTEN_Pos)FLASH_ACR_ARTEN_PosFLASH_ACR_PRFTENFLASH_ACR_PRFTEN_Msk(0x1UL << FLASH_ACR_PRFTEN_Pos)FLASH_ACR_PRFTEN_PosFLASH_ACR_LATENCY_15WS0x0000000FUFLASH_ACR_LATENCY_14WS0x0000000EUFLASH_ACR_LATENCY_13WS0x0000000DUFLASH_ACR_LATENCY_12WSFLASH_ACR_LATENCY_11WS0x0000000BUFLASH_ACR_LATENCY_10WS0x0000000AUFLASH_ACR_LATENCY_9WS0x00000009UFLASH_ACR_LATENCY_8WSFLASH_ACR_LATENCY_7WS0x00000007UFLASH_ACR_LATENCY_6WS0x00000006UFLASH_ACR_LATENCY_5WS0x00000005UFLASH_ACR_LATENCY_4WSFLASH_ACR_LATENCY_3WSFLASH_ACR_LATENCY_2WSFLASH_ACR_LATENCY_1WSFLASH_ACR_LATENCY_0WSFLASH_ACR_LATENCYFLASH_ACR_LATENCY_Msk(0xFUL << FLASH_ACR_LATENCY_Pos)FLASH_ACR_LATENCY_PosFLASH_SECTOR_TOTALEXTI_PR_PR24EXTI_PR_PR24_Msk(0x1UL << EXTI_PR_PR24_Pos)EXTI_PR_PR24_PosEXTI_PR_PR23EXTI_PR_PR23_Msk(0x1UL << EXTI_PR_PR23_Pos)EXTI_PR_PR23_PosEXTI_PR_PR22EXTI_PR_PR22_Msk(0x1UL << EXTI_PR_PR22_Pos)EXTI_PR_PR22_PosEXTI_PR_PR21EXTI_PR_PR21_Msk(0x1UL << EXTI_PR_PR21_Pos)EXTI_PR_PR21_PosEXTI_PR_PR20EXTI_PR_PR20_Msk(0x1UL << EXTI_PR_PR20_Pos)EXTI_PR_PR20_PosEXTI_PR_PR19EXTI_PR_PR19_Msk(0x1UL << EXTI_PR_PR19_Pos)EXTI_PR_PR19_PosEXTI_PR_PR18EXTI_PR_PR18_Msk(0x1UL << EXTI_PR_PR18_Pos)EXTI_PR_PR18_PosEXTI_PR_PR17EXTI_PR_PR17_Msk(0x1UL << EXTI_PR_PR17_Pos)EXTI_PR_PR17_PosEXTI_PR_PR16EXTI_PR_PR16_Msk(0x1UL << EXTI_PR_PR16_Pos)EXTI_PR_PR16_PosEXTI_PR_PR15EXTI_PR_PR15_Msk(0x1UL << EXTI_PR_PR15_Pos)EXTI_PR_PR15_PosEXTI_PR_PR14EXTI_PR_PR14_Msk(0x1UL << EXTI_PR_PR14_Pos)EXTI_PR_PR14_PosEXTI_PR_PR13EXTI_PR_PR13_Msk(0x1UL << EXTI_PR_PR13_Pos)EXTI_PR_PR13_PosEXTI_PR_PR12EXTI_PR_PR12_Msk(0x1UL << EXTI_PR_PR12_Pos)EXTI_PR_PR12_PosEXTI_PR_PR11EXTI_PR_PR11_Msk(0x1UL << EXTI_PR_PR11_Pos)EXTI_PR_PR11_PosEXTI_PR_PR10EXTI_PR_PR10_Msk(0x1UL << EXTI_PR_PR10_Pos)EXTI_PR_PR10_PosEXTI_PR_PR9EXTI_PR_PR9_Msk(0x1UL << EXTI_PR_PR9_Pos)EXTI_PR_PR9_PosEXTI_PR_PR8EXTI_PR_PR8_Msk(0x1UL << EXTI_PR_PR8_Pos)EXTI_PR_PR8_PosEXTI_PR_PR7EXTI_PR_PR7_Msk(0x1UL << EXTI_PR_PR7_Pos)EXTI_PR_PR7_PosEXTI_PR_PR6EXTI_PR_PR6_Msk(0x1UL << EXTI_PR_PR6_Pos)EXTI_PR_PR6_PosEXTI_PR_PR5EXTI_PR_PR5_Msk(0x1UL << EXTI_PR_PR5_Pos)EXTI_PR_PR5_PosEXTI_PR_PR4EXTI_PR_PR4_Msk(0x1UL << EXTI_PR_PR4_Pos)EXTI_PR_PR4_PosEXTI_PR_PR3EXTI_PR_PR3_Msk(0x1UL << EXTI_PR_PR3_Pos)EXTI_PR_PR3_PosEXTI_PR_PR2EXTI_PR_PR2_Msk(0x1UL << EXTI_PR_PR2_Pos)EXTI_PR_PR2_PosEXTI_PR_PR1EXTI_PR_PR1_Msk(0x1UL << EXTI_PR_PR1_Pos)EXTI_PR_PR1_PosEXTI_PR_PR0EXTI_PR_PR0_Msk(0x1UL << EXTI_PR_PR0_Pos)EXTI_PR_PR0_PosEXTI_SWIER_SWIER24EXTI_SWIER_SWIER24_Msk(0x1UL << EXTI_SWIER_SWIER24_Pos)EXTI_SWIER_SWIER24_PosEXTI_SWIER_SWIER23EXTI_SWIER_SWIER23_Msk(0x1UL << EXTI_SWIER_SWIER23_Pos)EXTI_SWIER_SWIER23_PosEXTI_SWIER_SWIER22EXTI_SWIER_SWIER22_Msk(0x1UL << EXTI_SWIER_SWIER22_Pos)EXTI_SWIER_SWIER22_PosEXTI_SWIER_SWIER21EXTI_SWIER_SWIER21_Msk(0x1UL << EXTI_SWIER_SWIER21_Pos)EXTI_SWIER_SWIER21_PosEXTI_SWIER_SWIER20EXTI_SWIER_SWIER20_Msk(0x1UL << EXTI_SWIER_SWIER20_Pos)EXTI_SWIER_SWIER20_PosEXTI_SWIER_SWIER19EXTI_SWIER_SWIER19_Msk(0x1UL << EXTI_SWIER_SWIER19_Pos)EXTI_SWIER_SWIER19_PosEXTI_SWIER_SWIER18EXTI_SWIER_SWIER18_Msk(0x1UL << EXTI_SWIER_SWIER18_Pos)EXTI_SWIER_SWIER18_PosEXTI_SWIER_SWIER17EXTI_SWIER_SWIER17_Msk(0x1UL << EXTI_SWIER_SWIER17_Pos)EXTI_SWIER_SWIER17_PosEXTI_SWIER_SWIER16EXTI_SWIER_SWIER16_Msk(0x1UL << EXTI_SWIER_SWIER16_Pos)EXTI_SWIER_SWIER16_PosEXTI_SWIER_SWIER15EXTI_SWIER_SWIER15_Msk(0x1UL << EXTI_SWIER_SWIER15_Pos)EXTI_SWIER_SWIER15_PosEXTI_SWIER_SWIER14EXTI_SWIER_SWIER14_Msk(0x1UL << EXTI_SWIER_SWIER14_Pos)EXTI_SWIER_SWIER14_PosEXTI_SWIER_SWIER13EXTI_SWIER_SWIER13_Msk(0x1UL << EXTI_SWIER_SWIER13_Pos)EXTI_SWIER_SWIER13_PosEXTI_SWIER_SWIER12EXTI_SWIER_SWIER12_Msk(0x1UL << EXTI_SWIER_SWIER12_Pos)EXTI_SWIER_SWIER12_PosEXTI_SWIER_SWIER11EXTI_SWIER_SWIER11_Msk(0x1UL << EXTI_SWIER_SWIER11_Pos)EXTI_SWIER_SWIER11_PosEXTI_SWIER_SWIER10EXTI_SWIER_SWIER10_Msk(0x1UL << EXTI_SWIER_SWIER10_Pos)EXTI_SWIER_SWIER10_PosEXTI_SWIER_SWIER9EXTI_SWIER_SWIER9_Msk(0x1UL << EXTI_SWIER_SWIER9_Pos)EXTI_SWIER_SWIER9_PosEXTI_SWIER_SWIER8EXTI_SWIER_SWIER8_Msk(0x1UL << EXTI_SWIER_SWIER8_Pos)EXTI_SWIER_SWIER8_PosEXTI_SWIER_SWIER7EXTI_SWIER_SWIER7_Msk(0x1UL << EXTI_SWIER_SWIER7_Pos)EXTI_SWIER_SWIER7_PosEXTI_SWIER_SWIER6EXTI_SWIER_SWIER6_Msk(0x1UL << EXTI_SWIER_SWIER6_Pos)EXTI_SWIER_SWIER6_PosEXTI_SWIER_SWIER5EXTI_SWIER_SWIER5_Msk(0x1UL << EXTI_SWIER_SWIER5_Pos)EXTI_SWIER_SWIER5_PosEXTI_SWIER_SWIER4EXTI_SWIER_SWIER4_Msk(0x1UL << EXTI_SWIER_SWIER4_Pos)EXTI_SWIER_SWIER4_PosEXTI_SWIER_SWIER3EXTI_SWIER_SWIER3_Msk(0x1UL << EXTI_SWIER_SWIER3_Pos)EXTI_SWIER_SWIER3_PosEXTI_SWIER_SWIER2EXTI_SWIER_SWIER2_Msk(0x1UL << EXTI_SWIER_SWIER2_Pos)EXTI_SWIER_SWIER2_PosEXTI_SWIER_SWIER1EXTI_SWIER_SWIER1_Msk(0x1UL << EXTI_SWIER_SWIER1_Pos)EXTI_SWIER_SWIER1_PosEXTI_SWIER_SWIER0EXTI_SWIER_SWIER0_Msk(0x1UL << EXTI_SWIER_SWIER0_Pos)EXTI_SWIER_SWIER0_PosEXTI_FTSR_TR24EXTI_FTSR_TR24_Msk(0x1UL << EXTI_FTSR_TR24_Pos)EXTI_FTSR_TR24_PosEXTI_FTSR_TR23EXTI_FTSR_TR23_Msk(0x1UL << EXTI_FTSR_TR23_Pos)EXTI_FTSR_TR23_PosEXTI_FTSR_TR22EXTI_FTSR_TR22_Msk(0x1UL << EXTI_FTSR_TR22_Pos)EXTI_FTSR_TR22_PosEXTI_FTSR_TR21EXTI_FTSR_TR21_Msk(0x1UL << EXTI_FTSR_TR21_Pos)EXTI_FTSR_TR21_PosEXTI_FTSR_TR20EXTI_FTSR_TR20_Msk(0x1UL << EXTI_FTSR_TR20_Pos)EXTI_FTSR_TR20_PosEXTI_FTSR_TR19EXTI_FTSR_TR19_Msk(0x1UL << EXTI_FTSR_TR19_Pos)EXTI_FTSR_TR19_PosEXTI_FTSR_TR18EXTI_FTSR_TR18_Msk(0x1UL << EXTI_FTSR_TR18_Pos)EXTI_FTSR_TR18_PosEXTI_FTSR_TR17EXTI_FTSR_TR17_Msk(0x1UL << EXTI_FTSR_TR17_Pos)EXTI_FTSR_TR17_PosEXTI_FTSR_TR16EXTI_FTSR_TR16_Msk(0x1UL << EXTI_FTSR_TR16_Pos)EXTI_FTSR_TR16_PosEXTI_FTSR_TR15EXTI_FTSR_TR15_Msk(0x1UL << EXTI_FTSR_TR15_Pos)EXTI_FTSR_TR15_PosEXTI_FTSR_TR14EXTI_FTSR_TR14_Msk(0x1UL << EXTI_FTSR_TR14_Pos)EXTI_FTSR_TR14_PosEXTI_FTSR_TR13EXTI_FTSR_TR13_Msk(0x1UL << EXTI_FTSR_TR13_Pos)EXTI_FTSR_TR13_PosEXTI_FTSR_TR12EXTI_FTSR_TR12_Msk(0x1UL << EXTI_FTSR_TR12_Pos)EXTI_FTSR_TR12_PosEXTI_FTSR_TR11EXTI_FTSR_TR11_Msk(0x1UL << EXTI_FTSR_TR11_Pos)EXTI_FTSR_TR11_PosEXTI_FTSR_TR10EXTI_FTSR_TR10_Msk(0x1UL << EXTI_FTSR_TR10_Pos)EXTI_FTSR_TR10_PosEXTI_FTSR_TR9EXTI_FTSR_TR9_Msk(0x1UL << EXTI_FTSR_TR9_Pos)EXTI_FTSR_TR9_PosEXTI_FTSR_TR8EXTI_FTSR_TR8_Msk(0x1UL << EXTI_FTSR_TR8_Pos)EXTI_FTSR_TR8_PosEXTI_FTSR_TR7EXTI_FTSR_TR7_Msk(0x1UL << EXTI_FTSR_TR7_Pos)EXTI_FTSR_TR7_PosEXTI_FTSR_TR6EXTI_FTSR_TR6_Msk(0x1UL << EXTI_FTSR_TR6_Pos)EXTI_FTSR_TR6_PosEXTI_FTSR_TR5EXTI_FTSR_TR5_Msk(0x1UL << EXTI_FTSR_TR5_Pos)EXTI_FTSR_TR5_PosEXTI_FTSR_TR4EXTI_FTSR_TR4_Msk(0x1UL << EXTI_FTSR_TR4_Pos)EXTI_FTSR_TR4_PosEXTI_FTSR_TR3EXTI_FTSR_TR3_Msk(0x1UL << EXTI_FTSR_TR3_Pos)EXTI_FTSR_TR3_PosEXTI_FTSR_TR2EXTI_FTSR_TR2_Msk(0x1UL << EXTI_FTSR_TR2_Pos)EXTI_FTSR_TR2_PosEXTI_FTSR_TR1EXTI_FTSR_TR1_Msk(0x1UL << EXTI_FTSR_TR1_Pos)EXTI_FTSR_TR1_PosEXTI_FTSR_TR0EXTI_FTSR_TR0_Msk(0x1UL << EXTI_FTSR_TR0_Pos)EXTI_FTSR_TR0_PosEXTI_RTSR_TR24EXTI_RTSR_TR24_Msk(0x1UL << EXTI_RTSR_TR24_Pos)EXTI_RTSR_TR24_PosEXTI_RTSR_TR23EXTI_RTSR_TR23_Msk(0x1UL << EXTI_RTSR_TR23_Pos)EXTI_RTSR_TR23_PosEXTI_RTSR_TR22EXTI_RTSR_TR22_Msk(0x1UL << EXTI_RTSR_TR22_Pos)EXTI_RTSR_TR22_PosEXTI_RTSR_TR21EXTI_RTSR_TR21_Msk(0x1UL << EXTI_RTSR_TR21_Pos)EXTI_RTSR_TR21_PosEXTI_RTSR_TR20EXTI_RTSR_TR20_Msk(0x1UL << EXTI_RTSR_TR20_Pos)EXTI_RTSR_TR20_PosEXTI_RTSR_TR19EXTI_RTSR_TR19_Msk(0x1UL << EXTI_RTSR_TR19_Pos)EXTI_RTSR_TR19_PosEXTI_RTSR_TR18EXTI_RTSR_TR18_Msk(0x1UL << EXTI_RTSR_TR18_Pos)EXTI_RTSR_TR18_PosEXTI_RTSR_TR17EXTI_RTSR_TR17_Msk(0x1UL << EXTI_RTSR_TR17_Pos)EXTI_RTSR_TR17_PosEXTI_RTSR_TR16EXTI_RTSR_TR16_Msk(0x1UL << EXTI_RTSR_TR16_Pos)EXTI_RTSR_TR16_PosEXTI_RTSR_TR15EXTI_RTSR_TR15_Msk(0x1UL << EXTI_RTSR_TR15_Pos)EXTI_RTSR_TR15_PosEXTI_RTSR_TR14EXTI_RTSR_TR14_Msk(0x1UL << EXTI_RTSR_TR14_Pos)EXTI_RTSR_TR14_PosEXTI_RTSR_TR13EXTI_RTSR_TR13_Msk(0x1UL << EXTI_RTSR_TR13_Pos)EXTI_RTSR_TR13_PosEXTI_RTSR_TR12EXTI_RTSR_TR12_Msk(0x1UL << EXTI_RTSR_TR12_Pos)EXTI_RTSR_TR12_PosEXTI_RTSR_TR11EXTI_RTSR_TR11_Msk(0x1UL << EXTI_RTSR_TR11_Pos)EXTI_RTSR_TR11_PosEXTI_RTSR_TR10EXTI_RTSR_TR10_Msk(0x1UL << EXTI_RTSR_TR10_Pos)EXTI_RTSR_TR10_PosEXTI_RTSR_TR9EXTI_RTSR_TR9_Msk(0x1UL << EXTI_RTSR_TR9_Pos)EXTI_RTSR_TR9_PosEXTI_RTSR_TR8EXTI_RTSR_TR8_Msk(0x1UL << EXTI_RTSR_TR8_Pos)EXTI_RTSR_TR8_PosEXTI_RTSR_TR7EXTI_RTSR_TR7_Msk(0x1UL << EXTI_RTSR_TR7_Pos)EXTI_RTSR_TR7_PosEXTI_RTSR_TR6EXTI_RTSR_TR6_Msk(0x1UL << EXTI_RTSR_TR6_Pos)EXTI_RTSR_TR6_PosEXTI_RTSR_TR5EXTI_RTSR_TR5_Msk(0x1UL << EXTI_RTSR_TR5_Pos)EXTI_RTSR_TR5_PosEXTI_RTSR_TR4EXTI_RTSR_TR4_Msk(0x1UL << EXTI_RTSR_TR4_Pos)EXTI_RTSR_TR4_PosEXTI_RTSR_TR3EXTI_RTSR_TR3_Msk(0x1UL << EXTI_RTSR_TR3_Pos)EXTI_RTSR_TR3_PosEXTI_RTSR_TR2EXTI_RTSR_TR2_Msk(0x1UL << EXTI_RTSR_TR2_Pos)EXTI_RTSR_TR2_PosEXTI_RTSR_TR1EXTI_RTSR_TR1_Msk(0x1UL << EXTI_RTSR_TR1_Pos)EXTI_RTSR_TR1_PosEXTI_RTSR_TR0EXTI_RTSR_TR0_Msk(0x1UL << EXTI_RTSR_TR0_Pos)EXTI_RTSR_TR0_PosEXTI_EMR_EM24EXTI_EMR_MR24EXTI_EMR_EM23EXTI_EMR_MR23EXTI_EMR_EM22EXTI_EMR_MR22EXTI_EMR_EM21EXTI_EMR_MR21EXTI_EMR_EM20EXTI_EMR_MR20EXTI_EMR_EM19EXTI_EMR_MR19EXTI_EMR_EM18EXTI_EMR_MR18EXTI_EMR_EM17EXTI_EMR_MR17EXTI_EMR_EM16EXTI_EMR_MR16EXTI_EMR_EM15EXTI_EMR_MR15EXTI_EMR_EM14EXTI_EMR_MR14EXTI_EMR_EM13EXTI_EMR_MR13EXTI_EMR_EM12EXTI_EMR_MR12EXTI_EMR_EM11EXTI_EMR_MR11EXTI_EMR_EM10EXTI_EMR_MR10EXTI_EMR_EM9EXTI_EMR_MR9EXTI_EMR_EM8EXTI_EMR_MR8EXTI_EMR_EM7EXTI_EMR_MR7EXTI_EMR_EM6EXTI_EMR_MR6EXTI_EMR_EM5EXTI_EMR_MR5EXTI_EMR_EM4EXTI_EMR_MR4EXTI_EMR_EM3EXTI_EMR_MR3EXTI_EMR_EM2EXTI_EMR_MR2EXTI_EMR_EM1EXTI_EMR_MR1EXTI_EMR_EM0EXTI_EMR_MR0EXTI_EMR_MR24_Msk(0x1UL << EXTI_EMR_MR24_Pos)EXTI_EMR_MR24_PosEXTI_EMR_MR23_Msk(0x1UL << EXTI_EMR_MR23_Pos)EXTI_EMR_MR23_PosEXTI_EMR_MR22_Msk(0x1UL << EXTI_EMR_MR22_Pos)EXTI_EMR_MR22_PosEXTI_EMR_MR21_Msk(0x1UL << EXTI_EMR_MR21_Pos)EXTI_EMR_MR21_PosEXTI_EMR_MR20_Msk(0x1UL << EXTI_EMR_MR20_Pos)EXTI_EMR_MR20_PosEXTI_EMR_MR19_Msk(0x1UL << EXTI_EMR_MR19_Pos)EXTI_EMR_MR19_PosEXTI_EMR_MR18_Msk(0x1UL << EXTI_EMR_MR18_Pos)EXTI_EMR_MR18_PosEXTI_EMR_MR17_Msk(0x1UL << EXTI_EMR_MR17_Pos)EXTI_EMR_MR17_PosEXTI_EMR_MR16_Msk(0x1UL << EXTI_EMR_MR16_Pos)EXTI_EMR_MR16_PosEXTI_EMR_MR15_Msk(0x1UL << EXTI_EMR_MR15_Pos)EXTI_EMR_MR15_PosEXTI_EMR_MR14_Msk(0x1UL << EXTI_EMR_MR14_Pos)EXTI_EMR_MR14_PosEXTI_EMR_MR13_Msk(0x1UL << EXTI_EMR_MR13_Pos)EXTI_EMR_MR13_PosEXTI_EMR_MR12_Msk(0x1UL << EXTI_EMR_MR12_Pos)EXTI_EMR_MR12_PosEXTI_EMR_MR11_Msk(0x1UL << EXTI_EMR_MR11_Pos)EXTI_EMR_MR11_PosEXTI_EMR_MR10_Msk(0x1UL << EXTI_EMR_MR10_Pos)EXTI_EMR_MR10_PosEXTI_EMR_MR9_Msk(0x1UL << EXTI_EMR_MR9_Pos)EXTI_EMR_MR9_PosEXTI_EMR_MR8_Msk(0x1UL << EXTI_EMR_MR8_Pos)EXTI_EMR_MR8_PosEXTI_EMR_MR7_Msk(0x1UL << EXTI_EMR_MR7_Pos)EXTI_EMR_MR7_PosEXTI_EMR_MR6_Msk(0x1UL << EXTI_EMR_MR6_Pos)EXTI_EMR_MR6_PosEXTI_EMR_MR5_Msk(0x1UL << EXTI_EMR_MR5_Pos)EXTI_EMR_MR5_PosEXTI_EMR_MR4_Msk(0x1UL << EXTI_EMR_MR4_Pos)EXTI_EMR_MR4_PosEXTI_EMR_MR3_Msk(0x1UL << EXTI_EMR_MR3_Pos)EXTI_EMR_MR3_PosEXTI_EMR_MR2_Msk(0x1UL << EXTI_EMR_MR2_Pos)EXTI_EMR_MR2_PosEXTI_EMR_MR1_Msk(0x1UL << EXTI_EMR_MR1_Pos)EXTI_EMR_MR1_PosEXTI_EMR_MR0_Msk(0x1UL << EXTI_EMR_MR0_Pos)EXTI_EMR_MR0_PosEXTI_IMR_IMEXTI_IMR_IM_Msk(0x1FFFFFFUL << EXTI_IMR_IM_Pos)EXTI_IMR_IM_PosEXTI_IMR_IM24EXTI_IMR_MR24EXTI_IMR_IM23EXTI_IMR_MR23EXTI_IMR_IM22EXTI_IMR_MR22EXTI_IMR_IM21EXTI_IMR_MR21EXTI_IMR_IM20EXTI_IMR_MR20EXTI_IMR_IM19EXTI_IMR_MR19EXTI_IMR_IM18EXTI_IMR_MR18EXTI_IMR_IM17EXTI_IMR_MR17EXTI_IMR_IM16EXTI_IMR_MR16EXTI_IMR_IM15EXTI_IMR_MR15EXTI_IMR_IM14EXTI_IMR_MR14EXTI_IMR_IM13EXTI_IMR_MR13EXTI_IMR_IM12EXTI_IMR_MR12EXTI_IMR_IM11EXTI_IMR_MR11EXTI_IMR_IM10EXTI_IMR_MR10EXTI_IMR_IM9EXTI_IMR_MR9EXTI_IMR_IM8EXTI_IMR_MR8EXTI_IMR_IM7EXTI_IMR_MR7EXTI_IMR_IM6EXTI_IMR_MR6EXTI_IMR_IM5EXTI_IMR_MR5EXTI_IMR_IM4EXTI_IMR_MR4EXTI_IMR_IM3EXTI_IMR_MR3EXTI_IMR_IM2EXTI_IMR_MR2EXTI_IMR_IM1EXTI_IMR_MR1EXTI_IMR_IM0EXTI_IMR_MR0EXTI_IMR_MR24_Msk(0x1UL << EXTI_IMR_MR24_Pos)EXTI_IMR_MR24_PosEXTI_IMR_MR23_Msk(0x1UL << EXTI_IMR_MR23_Pos)EXTI_IMR_MR23_PosEXTI_IMR_MR22_Msk(0x1UL << EXTI_IMR_MR22_Pos)EXTI_IMR_MR22_PosEXTI_IMR_MR21_Msk(0x1UL << EXTI_IMR_MR21_Pos)EXTI_IMR_MR21_PosEXTI_IMR_MR20_Msk(0x1UL << EXTI_IMR_MR20_Pos)EXTI_IMR_MR20_PosEXTI_IMR_MR19_Msk(0x1UL << EXTI_IMR_MR19_Pos)EXTI_IMR_MR19_PosEXTI_IMR_MR18_Msk(0x1UL << EXTI_IMR_MR18_Pos)EXTI_IMR_MR18_PosEXTI_IMR_MR17_Msk(0x1UL << EXTI_IMR_MR17_Pos)EXTI_IMR_MR17_PosEXTI_IMR_MR16_Msk(0x1UL << EXTI_IMR_MR16_Pos)EXTI_IMR_MR16_PosEXTI_IMR_MR15_Msk(0x1UL << EXTI_IMR_MR15_Pos)EXTI_IMR_MR15_PosEXTI_IMR_MR14_Msk(0x1UL << EXTI_IMR_MR14_Pos)EXTI_IMR_MR14_PosEXTI_IMR_MR13_Msk(0x1UL << EXTI_IMR_MR13_Pos)EXTI_IMR_MR13_PosEXTI_IMR_MR12_Msk(0x1UL << EXTI_IMR_MR12_Pos)EXTI_IMR_MR12_PosEXTI_IMR_MR11_Msk(0x1UL << EXTI_IMR_MR11_Pos)EXTI_IMR_MR11_PosEXTI_IMR_MR10_Msk(0x1UL << EXTI_IMR_MR10_Pos)EXTI_IMR_MR10_PosEXTI_IMR_MR9_Msk(0x1UL << EXTI_IMR_MR9_Pos)EXTI_IMR_MR9_PosEXTI_IMR_MR8_Msk(0x1UL << EXTI_IMR_MR8_Pos)EXTI_IMR_MR8_PosEXTI_IMR_MR7_Msk(0x1UL << EXTI_IMR_MR7_Pos)EXTI_IMR_MR7_PosEXTI_IMR_MR6_Msk(0x1UL << EXTI_IMR_MR6_Pos)EXTI_IMR_MR6_PosEXTI_IMR_MR5_Msk(0x1UL << EXTI_IMR_MR5_Pos)EXTI_IMR_MR5_PosEXTI_IMR_MR4_Msk(0x1UL << EXTI_IMR_MR4_Pos)EXTI_IMR_MR4_PosEXTI_IMR_MR3_Msk(0x1UL << EXTI_IMR_MR3_Pos)EXTI_IMR_MR3_PosEXTI_IMR_MR2_Msk(0x1UL << EXTI_IMR_MR2_Pos)EXTI_IMR_MR2_PosEXTI_IMR_MR1_Msk(0x1UL << EXTI_IMR_MR1_Pos)EXTI_IMR_MR1_PosEXTI_IMR_MR0_Msk(0x1UL << EXTI_IMR_MR0_Pos)EXTI_IMR_MR0_PosDMA2D_AMTCR_DTDMA2D_AMTCR_DT_Msk(0xFFUL << DMA2D_AMTCR_DT_Pos)DMA2D_AMTCR_DT_PosDMA2D_AMTCR_ENDMA2D_AMTCR_EN_Msk(0x1UL << DMA2D_AMTCR_EN_Pos)DMA2D_AMTCR_EN_PosDMA2D_LWR_LWDMA2D_LWR_LW_Msk(0xFFFFUL << DMA2D_LWR_LW_Pos)DMA2D_LWR_LW_PosDMA2D_NLR_PLDMA2D_NLR_PL_Msk(0x3FFFUL << DMA2D_NLR_PL_Pos)DMA2D_NLR_PL_PosDMA2D_NLR_NLDMA2D_NLR_NL_Msk(0xFFFFUL << DMA2D_NLR_NL_Pos)DMA2D_NLR_NL_PosDMA2D_OOR_LODMA2D_OOR_LO_Msk(0x3FFFUL << DMA2D_OOR_LO_Pos)DMA2D_OOR_LO_PosDMA2D_OMAR_MADMA2D_OMAR_MA_Msk(0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)DMA2D_OMAR_MA_PosDMA2D_OCOLR_ALPHA_40x0000F000UDMA2D_OCOLR_RED_40x00000F00UDMA2D_OCOLR_GREEN_4DMA2D_OCOLR_BLUE_4DMA2D_OCOLR_ALPHA_3DMA2D_OCOLR_RED_30x00007C00UDMA2D_OCOLR_GREEN_30x000003E0UDMA2D_OCOLR_BLUE_30x0000001FUDMA2D_OCOLR_RED_20x0000F800UDMA2D_OCOLR_GREEN_20x000007E0UDMA2D_OCOLR_BLUE_2DMA2D_OCOLR_ALPHA_10xFF000000UDMA2D_OCOLR_RED_10x00FF0000UDMA2D_OCOLR_GREEN_10x0000FF00UDMA2D_OCOLR_BLUE_10x000000FFUDMA2D_OPFCCR_RBSDMA2D_OPFCCR_RBS_Msk(0x1UL << DMA2D_OPFCCR_RBS_Pos)DMA2D_OPFCCR_RBS_PosDMA2D_OPFCCR_AIDMA2D_OPFCCR_AI_Msk(0x1UL << DMA2D_OPFCCR_AI_Pos)DMA2D_OPFCCR_AI_PosDMA2D_OPFCCR_CM_2(0x4UL << DMA2D_OPFCCR_CM_Pos)DMA2D_OPFCCR_CM_1(0x2UL << DMA2D_OPFCCR_CM_Pos)DMA2D_OPFCCR_CM_0(0x1UL << DMA2D_OPFCCR_CM_Pos)DMA2D_OPFCCR_CMDMA2D_OPFCCR_CM_Msk(0x7UL << DMA2D_OPFCCR_CM_Pos)DMA2D_OPFCCR_CM_PosDMA2D_BGCMAR_MADMA2D_BGCMAR_MA_Msk(0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)DMA2D_BGCMAR_MA_PosDMA2D_FGCMAR_MADMA2D_FGCMAR_MA_Msk(0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)DMA2D_FGCMAR_MA_PosDMA2D_BGCOLR_REDDMA2D_BGCOLR_RED_Msk(0xFFUL << DMA2D_BGCOLR_RED_Pos)DMA2D_BGCOLR_RED_PosDMA2D_BGCOLR_GREENDMA2D_BGCOLR_GREEN_Msk(0xFFUL << DMA2D_BGCOLR_GREEN_Pos)DMA2D_BGCOLR_GREEN_PosDMA2D_BGCOLR_BLUEDMA2D_BGCOLR_BLUE_Msk(0xFFUL << DMA2D_BGCOLR_BLUE_Pos)DMA2D_BGCOLR_BLUE_PosDMA2D_BGPFCCR_ALPHADMA2D_BGPFCCR_ALPHA_Msk(0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)DMA2D_BGPFCCR_ALPHA_PosDMA2D_BGPFCCR_RBSDMA2D_BGPFCCR_RBS_Msk(0x1UL << DMA2D_BGPFCCR_RBS_Pos)DMA2D_BGPFCCR_RBS_PosDMA2D_BGPFCCR_AIDMA2D_BGPFCCR_AI_Msk(0x1UL << DMA2D_BGPFCCR_AI_Pos)DMA2D_BGPFCCR_AI_PosDMA2D_BGPFCCR_AM_1(0x2UL << DMA2D_BGPFCCR_AM_Pos)DMA2D_BGPFCCR_AM_0(0x1UL << DMA2D_BGPFCCR_AM_Pos)DMA2D_BGPFCCR_AMDMA2D_BGPFCCR_AM_Msk(0x3UL << DMA2D_BGPFCCR_AM_Pos)DMA2D_BGPFCCR_AM_PosDMA2D_BGPFCCR_CSDMA2D_BGPFCCR_CS_Msk(0xFFUL << DMA2D_BGPFCCR_CS_Pos)DMA2D_BGPFCCR_CS_PosDMA2D_BGPFCCR_STARTDMA2D_BGPFCCR_START_Msk(0x1UL << DMA2D_BGPFCCR_START_Pos)DMA2D_BGPFCCR_START_PosDMA2D_BGPFCCR_CCMDMA2D_BGPFCCR_CCM_Msk(0x1UL << DMA2D_BGPFCCR_CCM_Pos)DMA2D_BGPFCCR_CCM_PosDMA2D_BGPFCCR_CM_3DMA2D_BGPFCCR_CM_2(0x4UL << DMA2D_BGPFCCR_CM_Pos)DMA2D_BGPFCCR_CM_1(0x2UL << DMA2D_BGPFCCR_CM_Pos)DMA2D_BGPFCCR_CM_0(0x1UL << DMA2D_BGPFCCR_CM_Pos)DMA2D_BGPFCCR_CMDMA2D_BGPFCCR_CM_Msk(0xFUL << DMA2D_BGPFCCR_CM_Pos)DMA2D_BGPFCCR_CM_PosDMA2D_FGCOLR_REDDMA2D_FGCOLR_RED_Msk(0xFFUL << DMA2D_FGCOLR_RED_Pos)DMA2D_FGCOLR_RED_PosDMA2D_FGCOLR_GREENDMA2D_FGCOLR_GREEN_Msk(0xFFUL << DMA2D_FGCOLR_GREEN_Pos)DMA2D_FGCOLR_GREEN_PosDMA2D_FGCOLR_BLUEDMA2D_FGCOLR_BLUE_Msk(0xFFUL << DMA2D_FGCOLR_BLUE_Pos)DMA2D_FGCOLR_BLUE_PosDMA2D_FGPFCCR_ALPHADMA2D_FGPFCCR_ALPHA_Msk(0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)DMA2D_FGPFCCR_ALPHA_PosDMA2D_FGPFCCR_RBSDMA2D_FGPFCCR_RBS_Msk(0x1UL << DMA2D_FGPFCCR_RBS_Pos)DMA2D_FGPFCCR_RBS_PosDMA2D_FGPFCCR_AIDMA2D_FGPFCCR_AI_Msk(0x1UL << DMA2D_FGPFCCR_AI_Pos)DMA2D_FGPFCCR_AI_PosDMA2D_FGPFCCR_AM_1(0x2UL << DMA2D_FGPFCCR_AM_Pos)DMA2D_FGPFCCR_AM_0(0x1UL << DMA2D_FGPFCCR_AM_Pos)DMA2D_FGPFCCR_AMDMA2D_FGPFCCR_AM_Msk(0x3UL << DMA2D_FGPFCCR_AM_Pos)DMA2D_FGPFCCR_AM_PosDMA2D_FGPFCCR_CSDMA2D_FGPFCCR_CS_Msk(0xFFUL << DMA2D_FGPFCCR_CS_Pos)DMA2D_FGPFCCR_CS_PosDMA2D_FGPFCCR_STARTDMA2D_FGPFCCR_START_Msk(0x1UL << DMA2D_FGPFCCR_START_Pos)DMA2D_FGPFCCR_START_PosDMA2D_FGPFCCR_CCMDMA2D_FGPFCCR_CCM_Msk(0x1UL << DMA2D_FGPFCCR_CCM_Pos)DMA2D_FGPFCCR_CCM_PosDMA2D_FGPFCCR_CM_3(0x8UL << DMA2D_FGPFCCR_CM_Pos)DMA2D_FGPFCCR_CM_2(0x4UL << DMA2D_FGPFCCR_CM_Pos)DMA2D_FGPFCCR_CM_1(0x2UL << DMA2D_FGPFCCR_CM_Pos)DMA2D_FGPFCCR_CM_0(0x1UL << DMA2D_FGPFCCR_CM_Pos)DMA2D_FGPFCCR_CMDMA2D_FGPFCCR_CM_Msk(0xFUL << DMA2D_FGPFCCR_CM_Pos)DMA2D_FGPFCCR_CM_PosDMA2D_BGOR_LODMA2D_BGOR_LO_Msk(0x3FFFUL << DMA2D_BGOR_LO_Pos)DMA2D_BGOR_LO_PosDMA2D_BGMAR_MADMA2D_BGMAR_MA_Msk(0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)DMA2D_BGMAR_MA_PosDMA2D_FGOR_LODMA2D_FGOR_LO_Msk(0x3FFFUL << DMA2D_FGOR_LO_Pos)DMA2D_FGOR_LO_PosDMA2D_FGMAR_MADMA2D_FGMAR_MA_Msk(0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)DMA2D_FGMAR_MA_PosDMA2D_IFSR_CCEIFDMA2D_IFCR_CCEIFDMA2D_IFSR_CCTCIFDMA2D_IFCR_CCTCIFDMA2D_IFSR_CCAEIFDMA2D_IFCR_CAECIFDMA2D_IFSR_CTWIFDMA2D_IFCR_CTWIFDMA2D_IFSR_CTCIFDMA2D_IFCR_CTCIFDMA2D_IFSR_CTEIFDMA2D_IFCR_CTEIFDMA2D_IFCR_CCEIF_Msk(0x1UL << DMA2D_IFCR_CCEIF_Pos)DMA2D_IFCR_CCEIF_PosDMA2D_IFCR_CCTCIF_Msk(0x1UL << DMA2D_IFCR_CCTCIF_Pos)DMA2D_IFCR_CCTCIF_PosDMA2D_IFCR_CAECIF_Msk(0x1UL << DMA2D_IFCR_CAECIF_Pos)DMA2D_IFCR_CAECIF_PosDMA2D_IFCR_CTWIF_Msk(0x1UL << DMA2D_IFCR_CTWIF_Pos)DMA2D_IFCR_CTWIF_PosDMA2D_IFCR_CTCIF_Msk(0x1UL << DMA2D_IFCR_CTCIF_Pos)DMA2D_IFCR_CTCIF_PosDMA2D_IFCR_CTEIF_Msk(0x1UL << DMA2D_IFCR_CTEIF_Pos)DMA2D_IFCR_CTEIF_PosDMA2D_ISR_CEIFDMA2D_ISR_CEIF_Msk(0x1UL << DMA2D_ISR_CEIF_Pos)DMA2D_ISR_CEIF_PosDMA2D_ISR_CTCIFDMA2D_ISR_CTCIF_Msk(0x1UL << DMA2D_ISR_CTCIF_Pos)DMA2D_ISR_CTCIF_PosDMA2D_ISR_CAEIFDMA2D_ISR_CAEIF_Msk(0x1UL << DMA2D_ISR_CAEIF_Pos)DMA2D_ISR_CAEIF_PosDMA2D_ISR_TWIFDMA2D_ISR_TWIF_Msk(0x1UL << DMA2D_ISR_TWIF_Pos)DMA2D_ISR_TWIF_PosDMA2D_ISR_TCIFDMA2D_ISR_TCIF_Msk(0x1UL << DMA2D_ISR_TCIF_Pos)DMA2D_ISR_TCIF_PosDMA2D_ISR_TEIFDMA2D_ISR_TEIF_Msk(0x1UL << DMA2D_ISR_TEIF_Pos)DMA2D_ISR_TEIF_PosDMA2D_CR_MODE_1(0x2UL << DMA2D_CR_MODE_Pos)DMA2D_CR_MODE_0(0x1UL << DMA2D_CR_MODE_Pos)DMA2D_CR_MODEDMA2D_CR_MODE_Msk(0x3UL << DMA2D_CR_MODE_Pos)DMA2D_CR_MODE_PosDMA2D_CR_CEIEDMA2D_CR_CEIE_Msk(0x1UL << DMA2D_CR_CEIE_Pos)DMA2D_CR_CEIE_PosDMA2D_CR_CTCIEDMA2D_CR_CTCIE_Msk(0x1UL << DMA2D_CR_CTCIE_Pos)DMA2D_CR_CTCIE_PosDMA2D_CR_CAEIEDMA2D_CR_CAEIE_Msk(0x1UL << DMA2D_CR_CAEIE_Pos)DMA2D_CR_CAEIE_PosDMA2D_CR_TWIEDMA2D_CR_TWIE_Msk(0x1UL << DMA2D_CR_TWIE_Pos)DMA2D_CR_TWIE_PosDMA2D_CR_TCIEDMA2D_CR_TCIE_Msk(0x1UL << DMA2D_CR_TCIE_Pos)DMA2D_CR_TCIE_PosDMA2D_CR_TEIEDMA2D_CR_TEIE_Msk(0x1UL << DMA2D_CR_TEIE_Pos)DMA2D_CR_TEIE_PosDMA2D_CR_ABORTDMA2D_CR_ABORT_Msk(0x1UL << DMA2D_CR_ABORT_Pos)DMA2D_CR_ABORT_PosDMA2D_CR_SUSPDMA2D_CR_SUSP_Msk(0x1UL << DMA2D_CR_SUSP_Pos)DMA2D_CR_SUSP_PosDMA2D_CR_STARTDMA2D_CR_START_Msk(0x1UL << DMA2D_CR_START_Pos)DMA2D_CR_START_PosDMA2D_ALPHA_INV_RB_SWAP_SUPPORTDMA_SxM1AR_M1ADMA_SxM1AR_M1A_Msk(0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)DMA_SxM1AR_M1A_PosDMA_SxM0AR_M0ADMA_SxM0AR_M0A_Msk(0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)DMA_SxM0AR_M0A_PosDMA_SxPAR_PADMA_SxPAR_PA_Msk(0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)DMA_SxPAR_PA_PosDMA_HIFCR_CFEIF4DMA_HIFCR_CFEIF4_Msk(0x1UL << DMA_HIFCR_CFEIF4_Pos)DMA_HIFCR_CFEIF4_PosDMA_HIFCR_CDMEIF4DMA_HIFCR_CDMEIF4_Msk(0x1UL << DMA_HIFCR_CDMEIF4_Pos)DMA_HIFCR_CDMEIF4_PosDMA_HIFCR_CTEIF4DMA_HIFCR_CTEIF4_Msk(0x1UL << DMA_HIFCR_CTEIF4_Pos)DMA_HIFCR_CTEIF4_PosDMA_HIFCR_CHTIF4DMA_HIFCR_CHTIF4_Msk(0x1UL << DMA_HIFCR_CHTIF4_Pos)DMA_HIFCR_CHTIF4_PosDMA_HIFCR_CTCIF4DMA_HIFCR_CTCIF4_Msk(0x1UL << DMA_HIFCR_CTCIF4_Pos)DMA_HIFCR_CTCIF4_PosDMA_HIFCR_CFEIF5DMA_HIFCR_CFEIF5_Msk(0x1UL << DMA_HIFCR_CFEIF5_Pos)DMA_HIFCR_CFEIF5_PosDMA_HIFCR_CDMEIF5DMA_HIFCR_CDMEIF5_Msk(0x1UL << DMA_HIFCR_CDMEIF5_Pos)DMA_HIFCR_CDMEIF5_PosDMA_HIFCR_CTEIF5DMA_HIFCR_CTEIF5_Msk(0x1UL << DMA_HIFCR_CTEIF5_Pos)DMA_HIFCR_CTEIF5_PosDMA_HIFCR_CHTIF5DMA_HIFCR_CHTIF5_Msk(0x1UL << DMA_HIFCR_CHTIF5_Pos)DMA_HIFCR_CHTIF5_PosDMA_HIFCR_CTCIF5DMA_HIFCR_CTCIF5_Msk(0x1UL << DMA_HIFCR_CTCIF5_Pos)DMA_HIFCR_CTCIF5_PosDMA_HIFCR_CFEIF6DMA_HIFCR_CFEIF6_Msk(0x1UL << DMA_HIFCR_CFEIF6_Pos)DMA_HIFCR_CFEIF6_PosDMA_HIFCR_CDMEIF6DMA_HIFCR_CDMEIF6_Msk(0x1UL << DMA_HIFCR_CDMEIF6_Pos)DMA_HIFCR_CDMEIF6_PosDMA_HIFCR_CTEIF6DMA_HIFCR_CTEIF6_Msk(0x1UL << DMA_HIFCR_CTEIF6_Pos)DMA_HIFCR_CTEIF6_PosDMA_HIFCR_CHTIF6DMA_HIFCR_CHTIF6_Msk(0x1UL << DMA_HIFCR_CHTIF6_Pos)DMA_HIFCR_CHTIF6_PosDMA_HIFCR_CTCIF6DMA_HIFCR_CTCIF6_Msk(0x1UL << DMA_HIFCR_CTCIF6_Pos)DMA_HIFCR_CTCIF6_PosDMA_HIFCR_CFEIF7DMA_HIFCR_CFEIF7_Msk(0x1UL << DMA_HIFCR_CFEIF7_Pos)DMA_HIFCR_CFEIF7_PosDMA_HIFCR_CDMEIF7DMA_HIFCR_CDMEIF7_Msk(0x1UL << DMA_HIFCR_CDMEIF7_Pos)DMA_HIFCR_CDMEIF7_PosDMA_HIFCR_CTEIF7DMA_HIFCR_CTEIF7_Msk(0x1UL << DMA_HIFCR_CTEIF7_Pos)DMA_HIFCR_CTEIF7_PosDMA_HIFCR_CHTIF7DMA_HIFCR_CHTIF7_Msk(0x1UL << DMA_HIFCR_CHTIF7_Pos)DMA_HIFCR_CHTIF7_PosDMA_HIFCR_CTCIF7DMA_HIFCR_CTCIF7_Msk(0x1UL << DMA_HIFCR_CTCIF7_Pos)DMA_HIFCR_CTCIF7_PosDMA_LIFCR_CFEIF0DMA_LIFCR_CFEIF0_Msk(0x1UL << DMA_LIFCR_CFEIF0_Pos)DMA_LIFCR_CFEIF0_PosDMA_LIFCR_CDMEIF0DMA_LIFCR_CDMEIF0_Msk(0x1UL << DMA_LIFCR_CDMEIF0_Pos)DMA_LIFCR_CDMEIF0_PosDMA_LIFCR_CTEIF0DMA_LIFCR_CTEIF0_Msk(0x1UL << DMA_LIFCR_CTEIF0_Pos)DMA_LIFCR_CTEIF0_PosDMA_LIFCR_CHTIF0DMA_LIFCR_CHTIF0_Msk(0x1UL << DMA_LIFCR_CHTIF0_Pos)DMA_LIFCR_CHTIF0_PosDMA_LIFCR_CTCIF0DMA_LIFCR_CTCIF0_Msk(0x1UL << DMA_LIFCR_CTCIF0_Pos)DMA_LIFCR_CTCIF0_PosDMA_LIFCR_CFEIF1DMA_LIFCR_CFEIF1_Msk(0x1UL << DMA_LIFCR_CFEIF1_Pos)DMA_LIFCR_CFEIF1_PosDMA_LIFCR_CDMEIF1DMA_LIFCR_CDMEIF1_Msk(0x1UL << DMA_LIFCR_CDMEIF1_Pos)DMA_LIFCR_CDMEIF1_PosDMA_LIFCR_CTEIF1DMA_LIFCR_CTEIF1_Msk(0x1UL << DMA_LIFCR_CTEIF1_Pos)DMA_LIFCR_CTEIF1_PosDMA_LIFCR_CHTIF1DMA_LIFCR_CHTIF1_Msk(0x1UL << DMA_LIFCR_CHTIF1_Pos)DMA_LIFCR_CHTIF1_PosDMA_LIFCR_CTCIF1DMA_LIFCR_CTCIF1_Msk(0x1UL << DMA_LIFCR_CTCIF1_Pos)DMA_LIFCR_CTCIF1_PosDMA_LIFCR_CFEIF2DMA_LIFCR_CFEIF2_Msk(0x1UL << DMA_LIFCR_CFEIF2_Pos)DMA_LIFCR_CFEIF2_PosDMA_LIFCR_CDMEIF2DMA_LIFCR_CDMEIF2_Msk(0x1UL << DMA_LIFCR_CDMEIF2_Pos)DMA_LIFCR_CDMEIF2_PosDMA_LIFCR_CTEIF2DMA_LIFCR_CTEIF2_Msk(0x1UL << DMA_LIFCR_CTEIF2_Pos)DMA_LIFCR_CTEIF2_PosDMA_LIFCR_CHTIF2DMA_LIFCR_CHTIF2_Msk(0x1UL << DMA_LIFCR_CHTIF2_Pos)DMA_LIFCR_CHTIF2_PosDMA_LIFCR_CTCIF2DMA_LIFCR_CTCIF2_Msk(0x1UL << DMA_LIFCR_CTCIF2_Pos)DMA_LIFCR_CTCIF2_PosDMA_LIFCR_CFEIF3DMA_LIFCR_CFEIF3_Msk(0x1UL << DMA_LIFCR_CFEIF3_Pos)DMA_LIFCR_CFEIF3_PosDMA_LIFCR_CDMEIF3DMA_LIFCR_CDMEIF3_Msk(0x1UL << DMA_LIFCR_CDMEIF3_Pos)DMA_LIFCR_CDMEIF3_PosDMA_LIFCR_CTEIF3DMA_LIFCR_CTEIF3_Msk(0x1UL << DMA_LIFCR_CTEIF3_Pos)DMA_LIFCR_CTEIF3_PosDMA_LIFCR_CHTIF3DMA_LIFCR_CHTIF3_Msk(0x1UL << DMA_LIFCR_CHTIF3_Pos)DMA_LIFCR_CHTIF3_PosDMA_LIFCR_CTCIF3DMA_LIFCR_CTCIF3_Msk(0x1UL << DMA_LIFCR_CTCIF3_Pos)DMA_LIFCR_CTCIF3_PosDMA_HISR_FEIF4DMA_HISR_FEIF4_Msk(0x1UL << DMA_HISR_FEIF4_Pos)DMA_HISR_FEIF4_PosDMA_HISR_DMEIF4DMA_HISR_DMEIF4_Msk(0x1UL << DMA_HISR_DMEIF4_Pos)DMA_HISR_DMEIF4_PosDMA_HISR_TEIF4DMA_HISR_TEIF4_Msk(0x1UL << DMA_HISR_TEIF4_Pos)DMA_HISR_TEIF4_PosDMA_HISR_HTIF4DMA_HISR_HTIF4_Msk(0x1UL << DMA_HISR_HTIF4_Pos)DMA_HISR_HTIF4_PosDMA_HISR_TCIF4DMA_HISR_TCIF4_Msk(0x1UL << DMA_HISR_TCIF4_Pos)DMA_HISR_TCIF4_PosDMA_HISR_FEIF5DMA_HISR_FEIF5_Msk(0x1UL << DMA_HISR_FEIF5_Pos)DMA_HISR_FEIF5_PosDMA_HISR_DMEIF5DMA_HISR_DMEIF5_Msk(0x1UL << DMA_HISR_DMEIF5_Pos)DMA_HISR_DMEIF5_PosDMA_HISR_TEIF5DMA_HISR_TEIF5_Msk(0x1UL << DMA_HISR_TEIF5_Pos)DMA_HISR_TEIF5_PosDMA_HISR_HTIF5DMA_HISR_HTIF5_Msk(0x1UL << DMA_HISR_HTIF5_Pos)DMA_HISR_HTIF5_PosDMA_HISR_TCIF5DMA_HISR_TCIF5_Msk(0x1UL << DMA_HISR_TCIF5_Pos)DMA_HISR_TCIF5_PosDMA_HISR_FEIF6DMA_HISR_FEIF6_Msk(0x1UL << DMA_HISR_FEIF6_Pos)DMA_HISR_FEIF6_PosDMA_HISR_DMEIF6DMA_HISR_DMEIF6_Msk(0x1UL << DMA_HISR_DMEIF6_Pos)DMA_HISR_DMEIF6_PosDMA_HISR_TEIF6DMA_HISR_TEIF6_Msk(0x1UL << DMA_HISR_TEIF6_Pos)DMA_HISR_TEIF6_PosDMA_HISR_HTIF6DMA_HISR_HTIF6_Msk(0x1UL << DMA_HISR_HTIF6_Pos)DMA_HISR_HTIF6_PosDMA_HISR_TCIF6DMA_HISR_TCIF6_Msk(0x1UL << DMA_HISR_TCIF6_Pos)DMA_HISR_TCIF6_PosDMA_HISR_FEIF7DMA_HISR_FEIF7_Msk(0x1UL << DMA_HISR_FEIF7_Pos)DMA_HISR_FEIF7_PosDMA_HISR_DMEIF7DMA_HISR_DMEIF7_Msk(0x1UL << DMA_HISR_DMEIF7_Pos)DMA_HISR_DMEIF7_PosDMA_HISR_TEIF7DMA_HISR_TEIF7_Msk(0x1UL << DMA_HISR_TEIF7_Pos)DMA_HISR_TEIF7_PosDMA_HISR_HTIF7DMA_HISR_HTIF7_Msk(0x1UL << DMA_HISR_HTIF7_Pos)DMA_HISR_HTIF7_PosDMA_HISR_TCIF7DMA_HISR_TCIF7_Msk(0x1UL << DMA_HISR_TCIF7_Pos)DMA_HISR_TCIF7_PosDMA_LISR_FEIF0DMA_LISR_FEIF0_Msk(0x1UL << DMA_LISR_FEIF0_Pos)DMA_LISR_FEIF0_PosDMA_LISR_DMEIF0DMA_LISR_DMEIF0_Msk(0x1UL << DMA_LISR_DMEIF0_Pos)DMA_LISR_DMEIF0_PosDMA_LISR_TEIF0DMA_LISR_TEIF0_Msk(0x1UL << DMA_LISR_TEIF0_Pos)DMA_LISR_TEIF0_PosDMA_LISR_HTIF0DMA_LISR_HTIF0_Msk(0x1UL << DMA_LISR_HTIF0_Pos)DMA_LISR_HTIF0_PosDMA_LISR_TCIF0DMA_LISR_TCIF0_Msk(0x1UL << DMA_LISR_TCIF0_Pos)DMA_LISR_TCIF0_PosDMA_LISR_FEIF1DMA_LISR_FEIF1_Msk(0x1UL << DMA_LISR_FEIF1_Pos)DMA_LISR_FEIF1_PosDMA_LISR_DMEIF1DMA_LISR_DMEIF1_Msk(0x1UL << DMA_LISR_DMEIF1_Pos)DMA_LISR_DMEIF1_PosDMA_LISR_TEIF1DMA_LISR_TEIF1_Msk(0x1UL << DMA_LISR_TEIF1_Pos)DMA_LISR_TEIF1_PosDMA_LISR_HTIF1DMA_LISR_HTIF1_Msk(0x1UL << DMA_LISR_HTIF1_Pos)DMA_LISR_HTIF1_PosDMA_LISR_TCIF1DMA_LISR_TCIF1_Msk(0x1UL << DMA_LISR_TCIF1_Pos)DMA_LISR_TCIF1_PosDMA_LISR_FEIF2DMA_LISR_FEIF2_Msk(0x1UL << DMA_LISR_FEIF2_Pos)DMA_LISR_FEIF2_PosDMA_LISR_DMEIF2DMA_LISR_DMEIF2_Msk(0x1UL << DMA_LISR_DMEIF2_Pos)DMA_LISR_DMEIF2_PosDMA_LISR_TEIF2DMA_LISR_TEIF2_Msk(0x1UL << DMA_LISR_TEIF2_Pos)DMA_LISR_TEIF2_PosDMA_LISR_HTIF2DMA_LISR_HTIF2_Msk(0x1UL << DMA_LISR_HTIF2_Pos)DMA_LISR_HTIF2_PosDMA_LISR_TCIF2DMA_LISR_TCIF2_Msk(0x1UL << DMA_LISR_TCIF2_Pos)DMA_LISR_TCIF2_PosDMA_LISR_FEIF3DMA_LISR_FEIF3_Msk(0x1UL << DMA_LISR_FEIF3_Pos)DMA_LISR_FEIF3_PosDMA_LISR_DMEIF3DMA_LISR_DMEIF3_Msk(0x1UL << DMA_LISR_DMEIF3_Pos)DMA_LISR_DMEIF3_PosDMA_LISR_TEIF3DMA_LISR_TEIF3_Msk(0x1UL << DMA_LISR_TEIF3_Pos)DMA_LISR_TEIF3_PosDMA_LISR_HTIF3DMA_LISR_HTIF3_Msk(0x1UL << DMA_LISR_HTIF3_Pos)DMA_LISR_HTIF3_PosDMA_LISR_TCIF3DMA_LISR_TCIF3_Msk(0x1UL << DMA_LISR_TCIF3_Pos)DMA_LISR_TCIF3_PosDMA_SxFCR_FTH_1(0x2UL << DMA_SxFCR_FTH_Pos)DMA_SxFCR_FTH_0(0x1UL << DMA_SxFCR_FTH_Pos)DMA_SxFCR_FTHDMA_SxFCR_FTH_Msk(0x3UL << DMA_SxFCR_FTH_Pos)DMA_SxFCR_FTH_PosDMA_SxFCR_DMDISDMA_SxFCR_DMDIS_Msk(0x1UL << DMA_SxFCR_DMDIS_Pos)DMA_SxFCR_DMDIS_PosDMA_SxFCR_FS_2(0x4UL << DMA_SxFCR_FS_Pos)DMA_SxFCR_FS_1(0x2UL << DMA_SxFCR_FS_Pos)DMA_SxFCR_FS_0(0x1UL << DMA_SxFCR_FS_Pos)DMA_SxFCR_FSDMA_SxFCR_FS_Msk(0x7UL << DMA_SxFCR_FS_Pos)DMA_SxFCR_FS_PosDMA_SxFCR_FEIEDMA_SxFCR_FEIE_Msk(0x1UL << DMA_SxFCR_FEIE_Pos)DMA_SxFCR_FEIE_PosDMA_SxNDT_15(0x8000UL << DMA_SxNDT_Pos)DMA_SxNDT_14(0x4000UL << DMA_SxNDT_Pos)DMA_SxNDT_13(0x2000UL << DMA_SxNDT_Pos)DMA_SxNDT_12(0x1000UL << DMA_SxNDT_Pos)DMA_SxNDT_11(0x0800UL << DMA_SxNDT_Pos)DMA_SxNDT_10(0x0400UL << DMA_SxNDT_Pos)DMA_SxNDT_9(0x0200UL << DMA_SxNDT_Pos)DMA_SxNDT_8(0x0100UL << DMA_SxNDT_Pos)DMA_SxNDT_7(0x0080UL << DMA_SxNDT_Pos)DMA_SxNDT_6(0x0040UL << DMA_SxNDT_Pos)DMA_SxNDT_5(0x0020UL << DMA_SxNDT_Pos)DMA_SxNDT_4(0x0010UL << DMA_SxNDT_Pos)DMA_SxNDT_3(0x0008UL << DMA_SxNDT_Pos)DMA_SxNDT_2(0x0004UL << DMA_SxNDT_Pos)DMA_SxNDT_1(0x0002UL << DMA_SxNDT_Pos)DMA_SxNDT_0(0x0001UL << DMA_SxNDT_Pos)DMA_SxNDTDMA_SxNDT_Msk(0xFFFFUL << DMA_SxNDT_Pos)DMA_SxNDT_PosDMA_SxCR_ENDMA_SxCR_EN_Msk(0x1UL << DMA_SxCR_EN_Pos)DMA_SxCR_EN_PosDMA_SxCR_DMEIEDMA_SxCR_DMEIE_Msk(0x1UL << DMA_SxCR_DMEIE_Pos)DMA_SxCR_DMEIE_PosDMA_SxCR_TEIEDMA_SxCR_TEIE_Msk(0x1UL << DMA_SxCR_TEIE_Pos)DMA_SxCR_TEIE_PosDMA_SxCR_HTIEDMA_SxCR_HTIE_Msk(0x1UL << DMA_SxCR_HTIE_Pos)DMA_SxCR_HTIE_PosDMA_SxCR_TCIEDMA_SxCR_TCIE_Msk(0x1UL << DMA_SxCR_TCIE_Pos)DMA_SxCR_TCIE_PosDMA_SxCR_PFCTRLDMA_SxCR_PFCTRL_Msk(0x1UL << DMA_SxCR_PFCTRL_Pos)DMA_SxCR_PFCTRL_PosDMA_SxCR_DIR_1(0x2UL << DMA_SxCR_DIR_Pos)DMA_SxCR_DIR_0(0x1UL << DMA_SxCR_DIR_Pos)DMA_SxCR_DIRDMA_SxCR_DIR_Msk(0x3UL << DMA_SxCR_DIR_Pos)DMA_SxCR_DIR_PosDMA_SxCR_CIRCDMA_SxCR_CIRC_Msk(0x1UL << DMA_SxCR_CIRC_Pos)DMA_SxCR_CIRC_PosDMA_SxCR_PINCDMA_SxCR_PINC_Msk(0x1UL << DMA_SxCR_PINC_Pos)DMA_SxCR_PINC_PosDMA_SxCR_MINCDMA_SxCR_MINC_Msk(0x1UL << DMA_SxCR_MINC_Pos)DMA_SxCR_MINC_PosDMA_SxCR_PSIZE_1(0x2UL << DMA_SxCR_PSIZE_Pos)DMA_SxCR_PSIZE_0(0x1UL << DMA_SxCR_PSIZE_Pos)DMA_SxCR_PSIZEDMA_SxCR_PSIZE_Msk(0x3UL << DMA_SxCR_PSIZE_Pos)DMA_SxCR_PSIZE_PosDMA_SxCR_MSIZE_1(0x2UL << DMA_SxCR_MSIZE_Pos)DMA_SxCR_MSIZE_0(0x1UL << DMA_SxCR_MSIZE_Pos)DMA_SxCR_MSIZEDMA_SxCR_MSIZE_Msk(0x3UL << DMA_SxCR_MSIZE_Pos)DMA_SxCR_MSIZE_PosDMA_SxCR_PINCOSDMA_SxCR_PINCOS_Msk(0x1UL << DMA_SxCR_PINCOS_Pos)DMA_SxCR_PINCOS_PosDMA_SxCR_PL_1(0x2UL << DMA_SxCR_PL_Pos)DMA_SxCR_PL_0(0x1UL << DMA_SxCR_PL_Pos)DMA_SxCR_PLDMA_SxCR_PL_Msk(0x3UL << DMA_SxCR_PL_Pos)DMA_SxCR_PL_PosDMA_SxCR_DBMDMA_SxCR_DBM_Msk(0x1UL << DMA_SxCR_DBM_Pos)DMA_SxCR_DBM_PosDMA_SxCR_CTDMA_SxCR_CT_Msk(0x1UL << DMA_SxCR_CT_Pos)DMA_SxCR_CT_PosDMA_SxCR_PBURST_1(0x2UL << DMA_SxCR_PBURST_Pos)DMA_SxCR_PBURST_0(0x1UL << DMA_SxCR_PBURST_Pos)DMA_SxCR_PBURSTDMA_SxCR_PBURST_Msk(0x3UL << DMA_SxCR_PBURST_Pos)DMA_SxCR_PBURST_PosDMA_SxCR_MBURST_1(0x2UL << DMA_SxCR_MBURST_Pos)DMA_SxCR_MBURST_0(0x1UL << DMA_SxCR_MBURST_Pos)DMA_SxCR_MBURSTDMA_SxCR_MBURST_Msk(0x3UL << DMA_SxCR_MBURST_Pos)DMA_SxCR_MBURST_PosDMA_SxCR_CHSEL_3(0x8UL << DMA_SxCR_CHSEL_Pos)DMA_SxCR_CHSEL_2(0x4UL << DMA_SxCR_CHSEL_Pos)DMA_SxCR_CHSEL_1(0x2UL << DMA_SxCR_CHSEL_Pos)DMA_SxCR_CHSEL_0(0x1UL << DMA_SxCR_CHSEL_Pos)DMA_SxCR_CHSELDMA_SxCR_CHSEL_Msk(0xFUL << DMA_SxCR_CHSEL_Pos)DMA_SxCR_CHSEL_PosDCMI_DR_BYTE3DCMI_DR_BYTE3_Msk(0xFFUL << DCMI_DR_BYTE3_Pos)DCMI_DR_BYTE3_PosDCMI_DR_BYTE2DCMI_DR_BYTE2_Msk(0xFFUL << DCMI_DR_BYTE2_Pos)DCMI_DR_BYTE2_PosDCMI_DR_BYTE1DCMI_DR_BYTE1_Msk(0xFFUL << DCMI_DR_BYTE1_Pos)DCMI_DR_BYTE1_PosDCMI_DR_BYTE0DCMI_DR_BYTE0_Msk(0xFFUL << DCMI_DR_BYTE0_Pos)DCMI_DR_BYTE0_PosDCMI_CWSIZE_VLINEDCMI_CWSIZE_VLINE_Msk(0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)DCMI_CWSIZE_VLINE_PosDCMI_CWSIZE_CAPCNTDCMI_CWSIZE_CAPCNT_Msk(0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)DCMI_CWSIZE_CAPCNT_PosDCMI_CWSTRT_VSTDCMI_CWSTRT_VST_Msk(0x1FFFUL << DCMI_CWSTRT_VST_Pos)DCMI_CWSTRT_VST_PosDCMI_CWSTRT_HOFFCNTDCMI_CWSTRT_HOFFCNT_Msk(0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)DCMI_CWSTRT_HOFFCNT_PosDCMI_ESUR_FEUDCMI_ESUR_FEU_Msk(0xFFUL << DCMI_ESUR_FEU_Pos)DCMI_ESUR_FEU_PosDCMI_ESUR_LEUDCMI_ESUR_LEU_Msk(0xFFUL << DCMI_ESUR_LEU_Pos)DCMI_ESUR_LEU_PosDCMI_ESUR_LSUDCMI_ESUR_LSU_Msk(0xFFUL << DCMI_ESUR_LSU_Pos)DCMI_ESUR_LSU_PosDCMI_ESUR_FSUDCMI_ESUR_FSU_Msk(0xFFUL << DCMI_ESUR_FSU_Pos)DCMI_ESUR_FSU_PosDCMI_ESCR_FECDCMI_ESCR_FEC_Msk(0xFFUL << DCMI_ESCR_FEC_Pos)DCMI_ESCR_FEC_PosDCMI_ESCR_LECDCMI_ESCR_LEC_Msk(0xFFUL << DCMI_ESCR_LEC_Pos)DCMI_ESCR_LEC_PosDCMI_ESCR_LSCDCMI_ESCR_LSC_Msk(0xFFUL << DCMI_ESCR_LSC_Pos)DCMI_ESCR_LSC_PosDCMI_ESCR_FSCDCMI_ESCR_FSC_Msk(0xFFUL << DCMI_ESCR_FSC_Pos)DCMI_ESCR_FSC_PosDCMI_ICR_LINE_ISCDCMI_ICR_LINE_ISC_Msk(0x1UL << DCMI_ICR_LINE_ISC_Pos)DCMI_ICR_LINE_ISC_PosDCMI_ICR_VSYNC_ISCDCMI_ICR_VSYNC_ISC_Msk(0x1UL << DCMI_ICR_VSYNC_ISC_Pos)DCMI_ICR_VSYNC_ISC_PosDCMI_ICR_ERR_ISCDCMI_ICR_ERR_ISC_Msk(0x1UL << DCMI_ICR_ERR_ISC_Pos)DCMI_ICR_ERR_ISC_PosDCMI_ICR_OVR_ISCDCMI_ICR_OVR_ISC_Msk(0x1UL << DCMI_ICR_OVR_ISC_Pos)DCMI_ICR_OVR_ISC_PosDCMI_ICR_FRAME_ISCDCMI_ICR_FRAME_ISC_Msk(0x1UL << DCMI_ICR_FRAME_ISC_Pos)DCMI_ICR_FRAME_ISC_PosDCMI_MIS_LINE_MISDCMI_MIS_LINE_MIS_Msk(0x1UL << DCMI_MIS_LINE_MIS_Pos)DCMI_MIS_LINE_MIS_PosDCMI_MIS_VSYNC_MISDCMI_MIS_VSYNC_MIS_Msk(0x1UL << DCMI_MIS_VSYNC_MIS_Pos)DCMI_MIS_VSYNC_MIS_PosDCMI_MIS_ERR_MISDCMI_MIS_ERR_MIS_Msk(0x1UL << DCMI_MIS_ERR_MIS_Pos)DCMI_MIS_ERR_MIS_PosDCMI_MIS_OVR_MISDCMI_MIS_OVR_MIS_Msk(0x1UL << DCMI_MIS_OVR_MIS_Pos)DCMI_MIS_OVR_MIS_PosDCMI_MIS_FRAME_MISDCMI_MIS_FRAME_MIS_Msk(0x1UL << DCMI_MIS_FRAME_MIS_Pos)DCMI_MIS_FRAME_MIS_PosDCMI_IER_LINE_IEDCMI_IER_LINE_IE_Msk(0x1UL << DCMI_IER_LINE_IE_Pos)DCMI_IER_LINE_IE_PosDCMI_IER_VSYNC_IEDCMI_IER_VSYNC_IE_Msk(0x1UL << DCMI_IER_VSYNC_IE_Pos)DCMI_IER_VSYNC_IE_PosDCMI_IER_ERR_IEDCMI_IER_ERR_IE_Msk(0x1UL << DCMI_IER_ERR_IE_Pos)DCMI_IER_ERR_IE_PosDCMI_IER_OVR_IEDCMI_IER_OVR_IE_Msk(0x1UL << DCMI_IER_OVR_IE_Pos)DCMI_IER_OVR_IE_PosDCMI_IER_FRAME_IEDCMI_IER_FRAME_IE_Msk(0x1UL << DCMI_IER_FRAME_IE_Pos)DCMI_IER_FRAME_IE_PosDCMI_RISR_LINE_RISDCMI_RIS_LINE_RISDCMI_RISR_VSYNC_RISDCMI_RIS_VSYNC_RISDCMI_RISR_ERR_RISDCMI_RIS_ERR_RISDCMI_RISR_OVF_RISDCMI_RIS_OVR_RISDCMI_RISR_FRAME_RISDCMI_RIS_FRAME_RISDCMI_RIS_LINE_RIS_Msk(0x1UL << DCMI_RIS_LINE_RIS_Pos)DCMI_RIS_LINE_RIS_PosDCMI_RIS_VSYNC_RIS_Msk(0x1UL << DCMI_RIS_VSYNC_RIS_Pos)DCMI_RIS_VSYNC_RIS_PosDCMI_RIS_ERR_RIS_Msk(0x1UL << DCMI_RIS_ERR_RIS_Pos)DCMI_RIS_ERR_RIS_PosDCMI_RIS_OVR_RIS_Msk(0x1UL << DCMI_RIS_OVR_RIS_Pos)DCMI_RIS_OVR_RIS_PosDCMI_RIS_FRAME_RIS_Msk(0x1UL << DCMI_RIS_FRAME_RIS_Pos)DCMI_RIS_FRAME_RIS_PosDCMI_SR_FNEDCMI_SR_FNE_Msk(0x1UL << DCMI_SR_FNE_Pos)DCMI_SR_FNE_PosDCMI_SR_VSYNCDCMI_SR_VSYNC_Msk(0x1UL << DCMI_SR_VSYNC_Pos)DCMI_SR_VSYNC_PosDCMI_SR_HSYNCDCMI_SR_HSYNC_Msk(0x1UL << DCMI_SR_HSYNC_Pos)DCMI_SR_HSYNC_PosDCMI_CR_OELSDCMI_CR_OELS_Msk(0x1UL << DCMI_CR_OELS_Pos)DCMI_CR_OELS_PosDCMI_CR_LSMDCMI_CR_LSM_Msk(0x1UL << DCMI_CR_LSM_Pos)DCMI_CR_LSM_PosDCMI_CR_OEBSDCMI_CR_OEBS_Msk(0x1UL << DCMI_CR_OEBS_Pos)DCMI_CR_OEBS_PosDCMI_CR_BSM_1(0x2UL << DCMI_CR_BSM_Pos)DCMI_CR_BSM_0(0x1UL << DCMI_CR_BSM_Pos)DCMI_CR_BSMDCMI_CR_BSM_Msk(0x3UL << DCMI_CR_BSM_Pos)DCMI_CR_BSM_PosDCMI_CR_ENABLEDCMI_CR_ENABLE_Msk(0x1UL << DCMI_CR_ENABLE_Pos)DCMI_CR_ENABLE_PosDCMI_CR_CREDCMI_CR_CRE_Msk(0x1UL << DCMI_CR_CRE_Pos)DCMI_CR_CRE_PosDCMI_CR_EDM_1DCMI_CR_EDM_0DCMI_CR_FCRC_1DCMI_CR_FCRC_0DCMI_CR_VSPOLDCMI_CR_VSPOL_Msk(0x1UL << DCMI_CR_VSPOL_Pos)DCMI_CR_VSPOL_PosDCMI_CR_HSPOLDCMI_CR_HSPOL_Msk(0x1UL << DCMI_CR_HSPOL_Pos)DCMI_CR_HSPOL_PosDCMI_CR_PCKPOLDCMI_CR_PCKPOL_Msk(0x1UL << DCMI_CR_PCKPOL_Pos)DCMI_CR_PCKPOL_PosDCMI_CR_ESSDCMI_CR_ESS_Msk(0x1UL << DCMI_CR_ESS_Pos)DCMI_CR_ESS_PosDCMI_CR_JPEGDCMI_CR_JPEG_Msk(0x1UL << DCMI_CR_JPEG_Pos)DCMI_CR_JPEG_PosDCMI_CR_CROPDCMI_CR_CROP_Msk(0x1UL << DCMI_CR_CROP_Pos)DCMI_CR_CROP_PosDCMI_CR_CMDCMI_CR_CM_Msk(0x1UL << DCMI_CR_CM_Pos)DCMI_CR_CM_PosDCMI_CR_CAPTUREDCMI_CR_CAPTURE_Msk(0x1UL << DCMI_CR_CAPTURE_Pos)DCMI_CR_CAPTURE_PosDFSDM_FLTICR_CLRSCSDFDFSDM_FLTICR_CLRSCDFDFSDM_FLTICR_CLRSCSDF_MskDFSDM_FLTICR_CLRSCDF_MskDFSDM_FLTICR_CLRSCSDF_PosDFSDM_FLTICR_CLRSCDF_PosDFSDM_FLTCNVTIMR_CNVCNTDFSDM_FLTCNVTIMR_CNVCNT_Msk(0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)DFSDM_FLTCNVTIMR_CNVCNT_PosDFSDM_FLTEXMIN_EXMINCHDFSDM_FLTEXMIN_EXMINCH_Msk(0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)DFSDM_FLTEXMIN_EXMINCH_PosDFSDM_FLTEXMIN_EXMINDFSDM_FLTEXMIN_EXMIN_Msk(0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)DFSDM_FLTEXMIN_EXMIN_PosDFSDM_FLTEXMAX_EXMAXCHDFSDM_FLTEXMAX_EXMAXCH_Msk(0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)DFSDM_FLTEXMAX_EXMAXCH_PosDFSDM_FLTEXMAX_EXMAXDFSDM_FLTEXMAX_EXMAX_Msk(0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)DFSDM_FLTEXMAX_EXMAX_PosDFSDM_FLTAWCFR_CLRAWLTFDFSDM_FLTAWCFR_CLRAWLTF_Msk(0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)DFSDM_FLTAWCFR_CLRAWLTF_PosDFSDM_FLTAWCFR_CLRAWHTFDFSDM_FLTAWCFR_CLRAWHTF_Msk(0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)DFSDM_FLTAWCFR_CLRAWHTF_PosDFSDM_FLTAWSR_AWLTFDFSDM_FLTAWSR_AWLTF_Msk(0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)DFSDM_FLTAWSR_AWLTF_PosDFSDM_FLTAWSR_AWHTFDFSDM_FLTAWSR_AWHTF_Msk(0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)DFSDM_FLTAWSR_AWHTF_PosDFSDM_FLTAWLTR_BKAWLDFSDM_FLTAWLTR_BKAWL_Msk(0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)DFSDM_FLTAWLTR_BKAWL_PosDFSDM_FLTAWLTR_AWLTDFSDM_FLTAWLTR_AWLT_Msk(0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)DFSDM_FLTAWLTR_AWLT_PosDFSDM_FLTAWHTR_BKAWHDFSDM_FLTAWHTR_BKAWH_Msk(0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)DFSDM_FLTAWHTR_BKAWH_PosDFSDM_FLTAWHTR_AWHTDFSDM_FLTAWHTR_AWHT_Msk(0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)DFSDM_FLTAWHTR_AWHT_PosDFSDM_FLTRDATAR_RDATACHDFSDM_FLTRDATAR_RDATACH_Msk(0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)DFSDM_FLTRDATAR_RDATACH_PosDFSDM_FLTRDATAR_RPENDDFSDM_FLTRDATAR_RPEND_Msk(0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)DFSDM_FLTRDATAR_RPEND_PosDFSDM_FLTRDATAR_RDATADFSDM_FLTRDATAR_RDATA_Msk(0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)DFSDM_FLTRDATAR_RDATA_PosDFSDM_FLTJDATAR_JDATACHDFSDM_FLTJDATAR_JDATACH_Msk(0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)DFSDM_FLTJDATAR_JDATACH_PosDFSDM_FLTJDATAR_JDATADFSDM_FLTJDATAR_JDATA_Msk(0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)DFSDM_FLTJDATAR_JDATA_PosDFSDM_FLTFCR_IOSRDFSDM_FLTFCR_IOSR_Msk(0xFFUL << DFSDM_FLTFCR_IOSR_Pos)DFSDM_FLTFCR_IOSR_PosDFSDM_FLTFCR_FOSRDFSDM_FLTFCR_FOSR_Msk(0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)DFSDM_FLTFCR_FOSR_PosDFSDM_FLTFCR_FORD_0(0x1UL << DFSDM_FLTFCR_FORD_Pos)DFSDM_FLTFCR_FORD_1(0x2UL << DFSDM_FLTFCR_FORD_Pos)DFSDM_FLTFCR_FORD_2(0x4UL << DFSDM_FLTFCR_FORD_Pos)DFSDM_FLTFCR_FORDDFSDM_FLTFCR_FORD_Msk(0x7UL << DFSDM_FLTFCR_FORD_Pos)DFSDM_FLTFCR_FORD_PosDFSDM_FLTJCHGR_JCHGDFSDM_FLTJCHGR_JCHG_Msk(0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)DFSDM_FLTJCHGR_JCHG_PosDFSDM_FLTICR_CLRJOVRFDFSDM_FLTICR_CLRJOVRF_Msk(0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)DFSDM_FLTICR_CLRJOVRF_PosDFSDM_FLTICR_CLRROVRFDFSDM_FLTICR_CLRROVRF_Msk(0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)DFSDM_FLTICR_CLRROVRF_PosDFSDM_FLTICR_CLRCKABFDFSDM_FLTICR_CLRCKABF_Msk(0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)DFSDM_FLTICR_CLRCKABF_Pos(0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)DFSDM_FLTISR_JEOCFDFSDM_FLTISR_JEOCF_Msk(0x1UL << DFSDM_FLTISR_JEOCF_Pos)DFSDM_FLTISR_JEOCF_PosDFSDM_FLTISR_REOCFDFSDM_FLTISR_REOCF_Msk(0x1UL << DFSDM_FLTISR_REOCF_Pos)DFSDM_FLTISR_REOCF_PosDFSDM_FLTISR_JOVRFDFSDM_FLTISR_JOVRF_Msk(0x1UL << DFSDM_FLTISR_JOVRF_Pos)DFSDM_FLTISR_JOVRF_PosDFSDM_FLTISR_ROVRFDFSDM_FLTISR_ROVRF_Msk(0x1UL << DFSDM_FLTISR_ROVRF_Pos)DFSDM_FLTISR_ROVRF_PosDFSDM_FLTISR_AWDFDFSDM_FLTISR_AWDF_Msk(0x1UL << DFSDM_FLTISR_AWDF_Pos)DFSDM_FLTISR_AWDF_PosDFSDM_FLTISR_JCIPDFSDM_FLTISR_JCIP_Msk(0x1UL << DFSDM_FLTISR_JCIP_Pos)DFSDM_FLTISR_JCIP_PosDFSDM_FLTISR_RCIPDFSDM_FLTISR_RCIP_Msk(0x1UL << DFSDM_FLTISR_RCIP_Pos)DFSDM_FLTISR_RCIP_PosDFSDM_FLTISR_CKABFDFSDM_FLTISR_CKABF_Msk(0xFFUL << DFSDM_FLTISR_CKABF_Pos)DFSDM_FLTISR_CKABF_PosDFSDM_FLTISR_SCDFDFSDM_FLTISR_SCDF_Msk(0xFFUL << DFSDM_FLTISR_SCDF_Pos)DFSDM_FLTISR_SCDF_PosDFSDM_FLTCR2_JEOCIEDFSDM_FLTCR2_JEOCIE_Msk(0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)DFSDM_FLTCR2_JEOCIE_PosDFSDM_FLTCR2_REOCIEDFSDM_FLTCR2_REOCIE_Msk(0x1UL << DFSDM_FLTCR2_REOCIE_Pos)DFSDM_FLTCR2_REOCIE_PosDFSDM_FLTCR2_JOVRIEDFSDM_FLTCR2_JOVRIE_Msk(0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)DFSDM_FLTCR2_JOVRIE_PosDFSDM_FLTCR2_ROVRIEDFSDM_FLTCR2_ROVRIE_Msk(0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)DFSDM_FLTCR2_ROVRIE_PosDFSDM_FLTCR2_AWDIEDFSDM_FLTCR2_AWDIE_Msk(0x1UL << DFSDM_FLTCR2_AWDIE_Pos)DFSDM_FLTCR2_AWDIE_PosDFSDM_FLTCR2_SCDIEDFSDM_FLTCR2_SCDIE_Msk(0x1UL << DFSDM_FLTCR2_SCDIE_Pos)DFSDM_FLTCR2_SCDIE_PosDFSDM_FLTCR2_CKABIEDFSDM_FLTCR2_CKABIE_Msk(0x1UL << DFSDM_FLTCR2_CKABIE_Pos)DFSDM_FLTCR2_CKABIE_PosDFSDM_FLTCR2_EXCHDFSDM_FLTCR2_EXCH_Msk(0xFFUL << DFSDM_FLTCR2_EXCH_Pos)DFSDM_FLTCR2_EXCH_PosDFSDM_FLTCR2_AWDCHDFSDM_FLTCR2_AWDCH_Msk(0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)DFSDM_FLTCR2_AWDCH_PosDFSDM_FLTCR1_DFENDFSDM_FLTCR1_DFEN_Msk(0x1UL << DFSDM_FLTCR1_DFEN_Pos)DFSDM_FLTCR1_DFEN_PosDFSDM_FLTCR1_JSWSTARTDFSDM_FLTCR1_JSWSTART_Msk(0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)DFSDM_FLTCR1_JSWSTART_PosDFSDM_FLTCR1_JSYNCDFSDM_FLTCR1_JSYNC_Msk(0x1UL << DFSDM_FLTCR1_JSYNC_Pos)DFSDM_FLTCR1_JSYNC_PosDFSDM_FLTCR1_JSCANDFSDM_FLTCR1_JSCAN_Msk(0x1UL << DFSDM_FLTCR1_JSCAN_Pos)DFSDM_FLTCR1_JSCAN_PosDFSDM_FLTCR1_JDMAENDFSDM_FLTCR1_JDMAEN_Msk(0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)DFSDM_FLTCR1_JDMAEN_PosDFSDM_FLTCR1_JEXTSEL_4(0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)DFSDM_FLTCR1_JEXTSEL_3(0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)DFSDM_FLTCR1_JEXTSEL_2(0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)DFSDM_FLTCR1_JEXTSEL_1(0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)DFSDM_FLTCR1_JEXTSEL_0(0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)DFSDM_FLTCR1_JEXTSELDFSDM_FLTCR1_JEXTSEL_Msk(0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)DFSDM_FLTCR1_JEXTSEL_PosDFSDM_FLTCR1_JEXTEN_0(0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)DFSDM_FLTCR1_JEXTEN_1(0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)DFSDM_FLTCR1_JEXTENDFSDM_FLTCR1_JEXTEN_Msk(0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)DFSDM_FLTCR1_JEXTEN_PosDFSDM_FLTCR1_RSWSTARTDFSDM_FLTCR1_RSWSTART_Msk(0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)DFSDM_FLTCR1_RSWSTART_PosDFSDM_FLTCR1_RCONTDFSDM_FLTCR1_RCONT_Msk(0x1UL << DFSDM_FLTCR1_RCONT_Pos)DFSDM_FLTCR1_RCONT_PosDFSDM_FLTCR1_RSYNCDFSDM_FLTCR1_RSYNC_Msk(0x1UL << DFSDM_FLTCR1_RSYNC_Pos)DFSDM_FLTCR1_RSYNC_PosDFSDM_FLTCR1_RDMAENDFSDM_FLTCR1_RDMAEN_Msk(0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)DFSDM_FLTCR1_RDMAEN_PosDFSDM_FLTCR1_RCHDFSDM_FLTCR1_RCH_Msk(0x7UL << DFSDM_FLTCR1_RCH_Pos)DFSDM_FLTCR1_RCH_PosDFSDM_FLTCR1_FASTDFSDM_FLTCR1_FAST_Msk(0x1UL << DFSDM_FLTCR1_FAST_Pos)DFSDM_FLTCR1_FAST_PosDFSDM_FLTCR1_AWFSELDFSDM_FLTCR1_AWFSEL_Msk(0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)DFSDM_FLTCR1_AWFSEL_PosDFSDM_CHDATINR_INDAT1DFSDM_CHDATINR_INDAT1_Msk(0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)DFSDM_CHDATINR_INDAT1_PosDFSDM_CHDATINR_INDAT0DFSDM_CHDATINR_INDAT0_Msk(0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)DFSDM_CHDATINR_INDAT0_PosDFSDM_CHWDATR_WDATADFSDM_CHWDATR_WDATA_Msk(0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)DFSDM_CHWDATR_WDATA_PosDFSDM_CHAWSCDR_SCDTDFSDM_CHAWSCDR_SCDT_Msk(0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)DFSDM_CHAWSCDR_SCDT_PosDFSDM_CHAWSCDR_BKSCDDFSDM_CHAWSCDR_BKSCD_Msk(0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)DFSDM_CHAWSCDR_BKSCD_PosDFSDM_CHAWSCDR_AWFOSRDFSDM_CHAWSCDR_AWFOSR_Msk(0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)DFSDM_CHAWSCDR_AWFOSR_PosDFSDM_CHAWSCDR_AWFORD_0(0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)DFSDM_CHAWSCDR_AWFORD_1(0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)DFSDM_CHAWSCDR_AWFORDDFSDM_CHAWSCDR_AWFORD_Msk(0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)DFSDM_CHAWSCDR_AWFORD_PosDFSDM_CHCFGR2_DTRBSDFSDM_CHCFGR2_DTRBS_Msk(0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)DFSDM_CHCFGR2_DTRBS_PosDFSDM_CHCFGR2_OFFSETDFSDM_CHCFGR2_OFFSET_Msk(0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)DFSDM_CHCFGR2_OFFSET_PosDFSDM_CHCFGR1_SITP_0(0x1UL << DFSDM_CHCFGR1_SITP_Pos)DFSDM_CHCFGR1_SITP_1(0x2UL << DFSDM_CHCFGR1_SITP_Pos)DFSDM_CHCFGR1_SITPDFSDM_CHCFGR1_SITP_Msk(0x3UL << DFSDM_CHCFGR1_SITP_Pos)DFSDM_CHCFGR1_SITP_PosDFSDM_CHCFGR1_SPICKSEL_0(0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)DFSDM_CHCFGR1_SPICKSEL_1(0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)DFSDM_CHCFGR1_SPICKSELDFSDM_CHCFGR1_SPICKSEL_Msk(0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)DFSDM_CHCFGR1_SPICKSEL_PosDFSDM_CHCFGR1_SCDENDFSDM_CHCFGR1_SCDEN_Msk(0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)DFSDM_CHCFGR1_SCDEN_PosDFSDM_CHCFGR1_CKABENDFSDM_CHCFGR1_CKABEN_Msk(0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)DFSDM_CHCFGR1_CKABEN_PosDFSDM_CHCFGR1_CHENDFSDM_CHCFGR1_CHEN_Msk(0x1UL << DFSDM_CHCFGR1_CHEN_Pos)DFSDM_CHCFGR1_CHEN_PosDFSDM_CHCFGR1_CHINSELDFSDM_CHCFGR1_CHINSEL_Msk(0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)DFSDM_CHCFGR1_CHINSEL_PosDFSDM_CHCFGR1_DATMPX_0(0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)DFSDM_CHCFGR1_DATMPX_1(0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)DFSDM_CHCFGR1_DATMPXDFSDM_CHCFGR1_DATMPX_Msk(0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)DFSDM_CHCFGR1_DATMPX_PosDFSDM_CHCFGR1_DATPACK_0(0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)DFSDM_CHCFGR1_DATPACK_1(0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)DFSDM_CHCFGR1_DATPACKDFSDM_CHCFGR1_DATPACK_Msk(0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)DFSDM_CHCFGR1_DATPACK_PosDFSDM_CHCFGR1_CKOUTDIVDFSDM_CHCFGR1_CKOUTDIV_Msk(0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)DFSDM_CHCFGR1_CKOUTDIV_PosDFSDM_CHCFGR1_CKOUTSRCDFSDM_CHCFGR1_CKOUTSRC_Msk(0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)DFSDM_CHCFGR1_CKOUTSRC_PosDFSDM_CHCFGR1_DFSDMENDFSDM_CHCFGR1_DFSDMEN_Msk(0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)DFSDM_CHCFGR1_DFSDMEN_PosDAC_SR_DMAUDR2DAC_SR_DMAUDR2_Msk(0x1UL << DAC_SR_DMAUDR2_Pos)DAC_SR_DMAUDR2_PosDAC_SR_DMAUDR1DAC_SR_DMAUDR1_Msk(0x1UL << DAC_SR_DMAUDR1_Pos)DAC_SR_DMAUDR1_PosDAC_DOR2_DACC2DORDAC_DOR2_DACC2DOR_Msk(0xFFFUL << DAC_DOR2_DACC2DOR_Pos)DAC_DOR2_DACC2DOR_PosDAC_DOR1_DACC1DORDAC_DOR1_DACC1DOR_Msk(0xFFFUL << DAC_DOR1_DACC1DOR_Pos)DAC_DOR1_DACC1DOR_PosDAC_DHR8RD_DACC2DHRDAC_DHR8RD_DACC2DHR_Msk(0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)DAC_DHR8RD_DACC2DHR_PosDAC_DHR8RD_DACC1DHRDAC_DHR8RD_DACC1DHR_Msk(0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)DAC_DHR8RD_DACC1DHR_PosDAC_DHR12LD_DACC2DHRDAC_DHR12LD_DACC2DHR_Msk(0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)DAC_DHR12LD_DACC2DHR_PosDAC_DHR12LD_DACC1DHRDAC_DHR12LD_DACC1DHR_Msk(0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)DAC_DHR12LD_DACC1DHR_PosDAC_DHR12RD_DACC2DHRDAC_DHR12RD_DACC2DHR_Msk(0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)DAC_DHR12RD_DACC2DHR_PosDAC_DHR12RD_DACC1DHRDAC_DHR12RD_DACC1DHR_Msk(0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)DAC_DHR12RD_DACC1DHR_PosDAC_DHR8R2_DACC2DHRDAC_DHR8R2_DACC2DHR_Msk(0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)DAC_DHR8R2_DACC2DHR_PosDAC_DHR12L2_DACC2DHRDAC_DHR12L2_DACC2DHR_Msk(0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)DAC_DHR12L2_DACC2DHR_PosDAC_DHR12R2_DACC2DHRDAC_DHR12R2_DACC2DHR_Msk(0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)DAC_DHR12R2_DACC2DHR_PosDAC_DHR8R1_DACC1DHRDAC_DHR8R1_DACC1DHR_Msk(0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)DAC_DHR8R1_DACC1DHR_PosDAC_DHR12L1_DACC1DHRDAC_DHR12L1_DACC1DHR_Msk(0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)DAC_DHR12L1_DACC1DHR_PosDAC_DHR12R1_DACC1DHRDAC_DHR12R1_DACC1DHR_Msk(0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)DAC_DHR12R1_DACC1DHR_PosDAC_SWTRIGR_SWTRIG2DAC_SWTRIGR_SWTRIG2_Msk(0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)DAC_SWTRIGR_SWTRIG2_PosDAC_SWTRIGR_SWTRIG1DAC_SWTRIGR_SWTRIG1_Msk(0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)DAC_SWTRIGR_SWTRIG1_PosDAC_CR_DMAUDRIE2DAC_CR_DMAUDRIE2_Msk(0x1UL << DAC_CR_DMAUDRIE2_Pos)DAC_CR_DMAUDRIE2_PosDAC_CR_DMAEN2DAC_CR_DMAEN2_Msk(0x1UL << DAC_CR_DMAEN2_Pos)DAC_CR_DMAEN2_PosDAC_CR_MAMP2_3(0x8UL << DAC_CR_MAMP2_Pos)DAC_CR_MAMP2_2(0x4UL << DAC_CR_MAMP2_Pos)DAC_CR_MAMP2_1(0x2UL << DAC_CR_MAMP2_Pos)DAC_CR_MAMP2_0(0x1UL << DAC_CR_MAMP2_Pos)DAC_CR_MAMP2DAC_CR_MAMP2_Msk(0xFUL << DAC_CR_MAMP2_Pos)DAC_CR_MAMP2_PosDAC_CR_WAVE2_1(0x2UL << DAC_CR_WAVE2_Pos)DAC_CR_WAVE2_0(0x1UL << DAC_CR_WAVE2_Pos)DAC_CR_WAVE2DAC_CR_WAVE2_Msk(0x3UL << DAC_CR_WAVE2_Pos)DAC_CR_WAVE2_PosDAC_CR_TSEL2_2(0x4UL << DAC_CR_TSEL2_Pos)DAC_CR_TSEL2_1(0x2UL << DAC_CR_TSEL2_Pos)DAC_CR_TSEL2_0(0x1UL << DAC_CR_TSEL2_Pos)DAC_CR_TSEL2DAC_CR_TSEL2_Msk(0x7UL << DAC_CR_TSEL2_Pos)DAC_CR_TSEL2_PosDAC_CR_TEN2DAC_CR_TEN2_Msk(0x1UL << DAC_CR_TEN2_Pos)DAC_CR_TEN2_PosDAC_CR_BOFF2DAC_CR_BOFF2_Msk(0x1UL << DAC_CR_BOFF2_Pos)DAC_CR_BOFF2_PosDAC_CR_EN2DAC_CR_EN2_Msk(0x1UL << DAC_CR_EN2_Pos)DAC_CR_EN2_PosDAC_CR_DMAUDRIE1DAC_CR_DMAUDRIE1_Msk(0x1UL << DAC_CR_DMAUDRIE1_Pos)DAC_CR_DMAUDRIE1_PosDAC_CR_DMAEN1DAC_CR_DMAEN1_Msk(0x1UL << DAC_CR_DMAEN1_Pos)DAC_CR_DMAEN1_PosDAC_CR_MAMP1_3(0x8UL << DAC_CR_MAMP1_Pos)DAC_CR_MAMP1_2(0x4UL << DAC_CR_MAMP1_Pos)DAC_CR_MAMP1_1(0x2UL << DAC_CR_MAMP1_Pos)DAC_CR_MAMP1_0(0x1UL << DAC_CR_MAMP1_Pos)DAC_CR_MAMP1DAC_CR_MAMP1_Msk(0xFUL << DAC_CR_MAMP1_Pos)DAC_CR_MAMP1_PosDAC_CR_WAVE1_1(0x2UL << DAC_CR_WAVE1_Pos)DAC_CR_WAVE1_0(0x1UL << DAC_CR_WAVE1_Pos)DAC_CR_WAVE1DAC_CR_WAVE1_Msk(0x3UL << DAC_CR_WAVE1_Pos)DAC_CR_WAVE1_PosDAC_CR_TSEL1_2(0x4UL << DAC_CR_TSEL1_Pos)DAC_CR_TSEL1_1(0x2UL << DAC_CR_TSEL1_Pos)DAC_CR_TSEL1_0(0x1UL << DAC_CR_TSEL1_Pos)DAC_CR_TSEL1DAC_CR_TSEL1_Msk(0x7UL << DAC_CR_TSEL1_Pos)DAC_CR_TSEL1_PosDAC_CR_TEN1DAC_CR_TEN1_Msk(0x1UL << DAC_CR_TEN1_Pos)DAC_CR_TEN1_PosDAC_CR_BOFF1DAC_CR_BOFF1_Msk(0x1UL << DAC_CR_BOFF1_Pos)DAC_CR_BOFF1_PosDAC_CR_EN1DAC_CR_EN1_Msk(0x1UL << DAC_CR_EN1_Pos)DAC_CR_EN1_PosCRC_POL_POLCRC_POL_POL_Msk(0xFFFFFFFFUL << CRC_POL_POL_Pos)CRC_POL_POL_PosCRC_INIT_INITCRC_INIT_INIT_Msk(0xFFFFFFFFUL << CRC_INIT_INIT_Pos)CRC_INIT_INIT_PosCRC_CR_REV_OUTCRC_CR_REV_OUT_Msk(0x1UL << CRC_CR_REV_OUT_Pos)CRC_CR_REV_OUT_PosCRC_CR_REV_IN_1(0x2UL << CRC_CR_REV_IN_Pos)CRC_CR_REV_IN_0(0x1UL << CRC_CR_REV_IN_Pos)CRC_CR_REV_INCRC_CR_REV_IN_Msk(0x3UL << CRC_CR_REV_IN_Pos)CRC_CR_REV_IN_PosCRC_CR_POLYSIZE_1(0x2UL << CRC_CR_POLYSIZE_Pos)CRC_CR_POLYSIZE_0(0x1UL << CRC_CR_POLYSIZE_Pos)CRC_CR_POLYSIZECRC_CR_POLYSIZE_Msk(0x3UL << CRC_CR_POLYSIZE_Pos)CRC_CR_POLYSIZE_PosCRC_CR_RESETCRC_CR_RESET_Msk(0x1UL << CRC_CR_RESET_Pos)CRC_CR_RESET_PosCRC_IDR_IDRCRC_IDR_IDR_Msk(0xFFUL << CRC_IDR_IDR_Pos)CRC_IDR_IDR_PosCRC_DR_DRCRC_DR_DR_Msk(0xFFFFFFFFUL << CRC_DR_DR_Pos)CRC_DR_DR_PosCEC_IER_TXACKEIECEC_IER_TXACKEIE_Msk(0x1UL << CEC_IER_TXACKEIE_Pos)CEC_IER_TXACKEIE_PosCEC_IER_TXERRIECEC_IER_TXERRIE_Msk(0x1UL << CEC_IER_TXERRIE_Pos)CEC_IER_TXERRIE_PosCEC_IER_TXUDRIECEC_IER_TXUDRIE_Msk(0x1UL << CEC_IER_TXUDRIE_Pos)CEC_IER_TXUDRIE_PosCEC_IER_TXENDIECEC_IER_TXENDIE_Msk(0x1UL << CEC_IER_TXENDIE_Pos)CEC_IER_TXENDIE_PosCEC_IER_TXBRIECEC_IER_TXBRIE_Msk(0x1UL << CEC_IER_TXBRIE_Pos)CEC_IER_TXBRIE_PosCEC_IER_ARBLSTIECEC_IER_ARBLSTIE_Msk(0x1UL << CEC_IER_ARBLSTIE_Pos)CEC_IER_ARBLSTIE_PosCEC_IER_RXACKEIECEC_IER_RXACKEIE_Msk(0x1UL << CEC_IER_RXACKEIE_Pos)CEC_IER_RXACKEIE_PosCEC_IER_LBPEIECEC_IER_LBPEIE_Msk(0x1UL << CEC_IER_LBPEIE_Pos)CEC_IER_LBPEIE_PosCEC_IER_SBPEIECEC_IER_SBPEIE_Msk(0x1UL << CEC_IER_SBPEIE_Pos)CEC_IER_SBPEIE_PosCEC_IER_BREIECEC_IER_BREIE_Msk(0x1UL << CEC_IER_BREIE_Pos)CEC_IER_BREIE_PosCEC_IER_RXOVRIECEC_IER_RXOVRIE_Msk(0x1UL << CEC_IER_RXOVRIE_Pos)CEC_IER_RXOVRIE_PosCEC_IER_RXENDIECEC_IER_RXENDIE_Msk(0x1UL << CEC_IER_RXENDIE_Pos)CEC_IER_RXENDIE_PosCEC_IER_RXBRIECEC_IER_RXBRIE_Msk(0x1UL << CEC_IER_RXBRIE_Pos)CEC_IER_RXBRIE_PosCEC_ISR_TXACKECEC_ISR_TXACKE_Msk(0x1UL << CEC_ISR_TXACKE_Pos)CEC_ISR_TXACKE_PosCEC_ISR_TXERRCEC_ISR_TXERR_Msk(0x1UL << CEC_ISR_TXERR_Pos)CEC_ISR_TXERR_PosCEC_ISR_TXUDRCEC_ISR_TXUDR_Msk(0x1UL << CEC_ISR_TXUDR_Pos)CEC_ISR_TXUDR_PosCEC_ISR_TXENDCEC_ISR_TXEND_Msk(0x1UL << CEC_ISR_TXEND_Pos)CEC_ISR_TXEND_PosCEC_ISR_TXBRCEC_ISR_TXBR_Msk(0x1UL << CEC_ISR_TXBR_Pos)CEC_ISR_TXBR_PosCEC_ISR_ARBLSTCEC_ISR_ARBLST_Msk(0x1UL << CEC_ISR_ARBLST_Pos)CEC_ISR_ARBLST_PosCEC_ISR_RXACKECEC_ISR_RXACKE_Msk(0x1UL << CEC_ISR_RXACKE_Pos)CEC_ISR_RXACKE_PosCEC_ISR_LBPECEC_ISR_LBPE_Msk(0x1UL << CEC_ISR_LBPE_Pos)CEC_ISR_LBPE_PosCEC_ISR_SBPECEC_ISR_SBPE_Msk(0x1UL << CEC_ISR_SBPE_Pos)CEC_ISR_SBPE_PosCEC_ISR_BRECEC_ISR_BRE_Msk(0x1UL << CEC_ISR_BRE_Pos)CEC_ISR_BRE_PosCEC_ISR_RXOVRCEC_ISR_RXOVR_Msk(0x1UL << CEC_ISR_RXOVR_Pos)CEC_ISR_RXOVR_PosCEC_ISR_RXENDCEC_ISR_RXEND_Msk(0x1UL << CEC_ISR_RXEND_Pos)CEC_ISR_RXEND_PosCEC_ISR_RXBRCEC_ISR_RXBR_Msk(0x1UL << CEC_ISR_RXBR_Pos)CEC_ISR_RXBR_PosCEC_RXDR_RXDCEC_RXDR_RXD_Msk(0xFFU << CEC_RXDR_RXD_Pos)CEC_RXDR_RXD_PosCEC_TXDR_TXDCEC_TXDR_TXD_Msk(0xFFUL << CEC_TXDR_TXD_Pos)CEC_TXDR_TXD_PosCEC_CFGR_LSTNCEC_CFGR_LSTN_Msk(0x1UL << CEC_CFGR_LSTN_Pos)CEC_CFGR_LSTN_PosCEC_CFGR_OARCEC_CFGR_OAR_Msk(0x7FFFUL << CEC_CFGR_OAR_Pos)CEC_CFGR_OAR_PosCEC_CFGR_SFTOPTCEC_CFGR_SFTOPT_Msk(0x1UL << CEC_CFGR_SFTOPT_Pos)CEC_CFGR_SFTOPT_PosCEC_CFGR_BRDNOGENCEC_CFGR_BRDNOGEN_Msk(0x1UL << CEC_CFGR_BRDNOGEN_Pos)CEC_CFGR_BRDNOGEN_PosCEC_CFGR_LBPEGENCEC_CFGR_LBPEGEN_Msk(0x1UL << CEC_CFGR_LBPEGEN_Pos)CEC_CFGR_LBPEGEN_PosCEC_CFGR_BREGENCEC_CFGR_BREGEN_Msk(0x1UL << CEC_CFGR_BREGEN_Pos)CEC_CFGR_BREGEN_PosCEC_CFGR_BRESTPCEC_CFGR_BRESTP_Msk(0x1UL << CEC_CFGR_BRESTP_Pos)CEC_CFGR_BRESTP_PosCEC_CFGR_RXTOLCEC_CFGR_RXTOL_Msk(0x1UL << CEC_CFGR_RXTOL_Pos)CEC_CFGR_RXTOL_PosCEC_CFGR_SFTCEC_CFGR_SFT_Msk(0x7UL << CEC_CFGR_SFT_Pos)CEC_CFGR_SFT_PosCEC_CR_TXEOMCEC_CR_TXEOM_Msk(0x1UL << CEC_CR_TXEOM_Pos)CEC_CR_TXEOM_PosCEC_CR_TXSOMCEC_CR_TXSOM_Msk(0x1UL << CEC_CR_TXSOM_Pos)CEC_CR_TXSOM_PosCEC_CR_CECENCEC_CR_CECEN_Msk(0x1UL << CEC_CR_CECEN_Pos)CEC_CR_CECEN_PosCAN_F13R2_FB31CAN_F13R2_FB31_Msk(0x1UL << CAN_F13R2_FB31_Pos)CAN_F13R2_FB31_PosCAN_F13R2_FB30CAN_F13R2_FB30_Msk(0x1UL << CAN_F13R2_FB30_Pos)CAN_F13R2_FB30_PosCAN_F13R2_FB29CAN_F13R2_FB29_Msk(0x1UL << CAN_F13R2_FB29_Pos)CAN_F13R2_FB29_PosCAN_F13R2_FB28CAN_F13R2_FB28_Msk(0x1UL << CAN_F13R2_FB28_Pos)CAN_F13R2_FB28_PosCAN_F13R2_FB27CAN_F13R2_FB27_Msk(0x1UL << CAN_F13R2_FB27_Pos)CAN_F13R2_FB27_PosCAN_F13R2_FB26CAN_F13R2_FB26_Msk(0x1UL << CAN_F13R2_FB26_Pos)CAN_F13R2_FB26_PosCAN_F13R2_FB25CAN_F13R2_FB25_Msk(0x1UL << CAN_F13R2_FB25_Pos)CAN_F13R2_FB25_PosCAN_F13R2_FB24CAN_F13R2_FB24_Msk(0x1UL << CAN_F13R2_FB24_Pos)CAN_F13R2_FB24_PosCAN_F13R2_FB23CAN_F13R2_FB23_Msk(0x1UL << CAN_F13R2_FB23_Pos)CAN_F13R2_FB23_PosCAN_F13R2_FB22CAN_F13R2_FB22_Msk(0x1UL << CAN_F13R2_FB22_Pos)CAN_F13R2_FB22_PosCAN_F13R2_FB21CAN_F13R2_FB21_Msk(0x1UL << CAN_F13R2_FB21_Pos)CAN_F13R2_FB21_PosCAN_F13R2_FB20CAN_F13R2_FB20_Msk(0x1UL << CAN_F13R2_FB20_Pos)CAN_F13R2_FB20_PosCAN_F13R2_FB19CAN_F13R2_FB19_Msk(0x1UL << CAN_F13R2_FB19_Pos)CAN_F13R2_FB19_PosCAN_F13R2_FB18CAN_F13R2_FB18_Msk(0x1UL << CAN_F13R2_FB18_Pos)CAN_F13R2_FB18_PosCAN_F13R2_FB17CAN_F13R2_FB17_Msk(0x1UL << CAN_F13R2_FB17_Pos)CAN_F13R2_FB17_PosCAN_F13R2_FB16CAN_F13R2_FB16_Msk(0x1UL << CAN_F13R2_FB16_Pos)CAN_F13R2_FB16_PosCAN_F13R2_FB15CAN_F13R2_FB15_Msk(0x1UL << CAN_F13R2_FB15_Pos)CAN_F13R2_FB15_PosCAN_F13R2_FB14CAN_F13R2_FB14_Msk(0x1UL << CAN_F13R2_FB14_Pos)CAN_F13R2_FB14_PosCAN_F13R2_FB13CAN_F13R2_FB13_Msk(0x1UL << CAN_F13R2_FB13_Pos)CAN_F13R2_FB13_PosCAN_F13R2_FB12CAN_F13R2_FB12_Msk(0x1UL << CAN_F13R2_FB12_Pos)CAN_F13R2_FB12_PosCAN_F13R2_FB11CAN_F13R2_FB11_Msk(0x1UL << CAN_F13R2_FB11_Pos)CAN_F13R2_FB11_PosCAN_F13R2_FB10CAN_F13R2_FB10_Msk(0x1UL << CAN_F13R2_FB10_Pos)CAN_F13R2_FB10_PosCAN_F13R2_FB9CAN_F13R2_FB9_Msk(0x1UL << CAN_F13R2_FB9_Pos)CAN_F13R2_FB9_PosCAN_F13R2_FB8CAN_F13R2_FB8_Msk(0x1UL << CAN_F13R2_FB8_Pos)CAN_F13R2_FB8_PosCAN_F13R2_FB7CAN_F13R2_FB7_Msk(0x1UL << CAN_F13R2_FB7_Pos)CAN_F13R2_FB7_PosCAN_F13R2_FB6CAN_F13R2_FB6_Msk(0x1UL << CAN_F13R2_FB6_Pos)CAN_F13R2_FB6_PosCAN_F13R2_FB5CAN_F13R2_FB5_Msk(0x1UL << CAN_F13R2_FB5_Pos)CAN_F13R2_FB5_PosCAN_F13R2_FB4CAN_F13R2_FB4_Msk(0x1UL << CAN_F13R2_FB4_Pos)CAN_F13R2_FB4_PosCAN_F13R2_FB3CAN_F13R2_FB3_Msk(0x1UL << CAN_F13R2_FB3_Pos)CAN_F13R2_FB3_PosCAN_F13R2_FB2CAN_F13R2_FB2_Msk(0x1UL << CAN_F13R2_FB2_Pos)CAN_F13R2_FB2_PosCAN_F13R2_FB1CAN_F13R2_FB1_Msk(0x1UL << CAN_F13R2_FB1_Pos)CAN_F13R2_FB1_PosCAN_F13R2_FB0CAN_F13R2_FB0_Msk(0x1UL << CAN_F13R2_FB0_Pos)CAN_F13R2_FB0_PosCAN_F12R2_FB31CAN_F12R2_FB31_Msk(0x1UL << CAN_F12R2_FB31_Pos)CAN_F12R2_FB31_PosCAN_F12R2_FB30CAN_F12R2_FB30_Msk(0x1UL << CAN_F12R2_FB30_Pos)CAN_F12R2_FB30_PosCAN_F12R2_FB29CAN_F12R2_FB29_Msk(0x1UL << CAN_F12R2_FB29_Pos)CAN_F12R2_FB29_PosCAN_F12R2_FB28CAN_F12R2_FB28_Msk(0x1UL << CAN_F12R2_FB28_Pos)CAN_F12R2_FB28_PosCAN_F12R2_FB27CAN_F12R2_FB27_Msk(0x1UL << CAN_F12R2_FB27_Pos)CAN_F12R2_FB27_PosCAN_F12R2_FB26CAN_F12R2_FB26_Msk(0x1UL << CAN_F12R2_FB26_Pos)CAN_F12R2_FB26_PosCAN_F12R2_FB25CAN_F12R2_FB25_Msk(0x1UL << CAN_F12R2_FB25_Pos)CAN_F12R2_FB25_PosCAN_F12R2_FB24CAN_F12R2_FB24_Msk(0x1UL << CAN_F12R2_FB24_Pos)CAN_F12R2_FB24_PosCAN_F12R2_FB23CAN_F12R2_FB23_Msk(0x1UL << CAN_F12R2_FB23_Pos)CAN_F12R2_FB23_PosCAN_F12R2_FB22CAN_F12R2_FB22_Msk(0x1UL << CAN_F12R2_FB22_Pos)CAN_F12R2_FB22_PosCAN_F12R2_FB21CAN_F12R2_FB21_Msk(0x1UL << CAN_F12R2_FB21_Pos)CAN_F12R2_FB21_PosCAN_F12R2_FB20CAN_F12R2_FB20_Msk(0x1UL << CAN_F12R2_FB20_Pos)CAN_F12R2_FB20_PosCAN_F12R2_FB19CAN_F12R2_FB19_Msk(0x1UL << CAN_F12R2_FB19_Pos)CAN_F12R2_FB19_PosCAN_F12R2_FB18CAN_F12R2_FB18_Msk(0x1UL << CAN_F12R2_FB18_Pos)CAN_F12R2_FB18_PosCAN_F12R2_FB17CAN_F12R2_FB17_Msk(0x1UL << CAN_F12R2_FB17_Pos)CAN_F12R2_FB17_PosCAN_F12R2_FB16CAN_F12R2_FB16_Msk(0x1UL << CAN_F12R2_FB16_Pos)CAN_F12R2_FB16_PosCAN_F12R2_FB15CAN_F12R2_FB15_Msk(0x1UL << CAN_F12R2_FB15_Pos)CAN_F12R2_FB15_PosCAN_F12R2_FB14CAN_F12R2_FB14_Msk(0x1UL << CAN_F12R2_FB14_Pos)CAN_F12R2_FB14_PosCAN_F12R2_FB13CAN_F12R2_FB13_Msk(0x1UL << CAN_F12R2_FB13_Pos)CAN_F12R2_FB13_PosCAN_F12R2_FB12CAN_F12R2_FB12_Msk(0x1UL << CAN_F12R2_FB12_Pos)CAN_F12R2_FB12_PosCAN_F12R2_FB11CAN_F12R2_FB11_Msk(0x1UL << CAN_F12R2_FB11_Pos)CAN_F12R2_FB11_PosCAN_F12R2_FB10CAN_F12R2_FB10_Msk(0x1UL << CAN_F12R2_FB10_Pos)CAN_F12R2_FB10_PosCAN_F12R2_FB9CAN_F12R2_FB9_Msk(0x1UL << CAN_F12R2_FB9_Pos)CAN_F12R2_FB9_PosCAN_F12R2_FB8CAN_F12R2_FB8_Msk(0x1UL << CAN_F12R2_FB8_Pos)CAN_F12R2_FB8_PosCAN_F12R2_FB7CAN_F12R2_FB7_Msk(0x1UL << CAN_F12R2_FB7_Pos)CAN_F12R2_FB7_PosCAN_F12R2_FB6CAN_F12R2_FB6_Msk(0x1UL << CAN_F12R2_FB6_Pos)CAN_F12R2_FB6_PosCAN_F12R2_FB5CAN_F12R2_FB5_Msk(0x1UL << CAN_F12R2_FB5_Pos)CAN_F12R2_FB5_PosCAN_F12R2_FB4CAN_F12R2_FB4_Msk(0x1UL << CAN_F12R2_FB4_Pos)CAN_F12R2_FB4_PosCAN_F12R2_FB3CAN_F12R2_FB3_Msk(0x1UL << CAN_F12R2_FB3_Pos)CAN_F12R2_FB3_PosCAN_F12R2_FB2CAN_F12R2_FB2_Msk(0x1UL << CAN_F12R2_FB2_Pos)CAN_F12R2_FB2_PosCAN_F12R2_FB1CAN_F12R2_FB1_Msk(0x1UL << CAN_F12R2_FB1_Pos)CAN_F12R2_FB1_PosCAN_F12R2_FB0CAN_F12R2_FB0_Msk(0x1UL << CAN_F12R2_FB0_Pos)CAN_F12R2_FB0_PosCAN_F11R2_FB31CAN_F11R2_FB31_Msk(0x1UL << CAN_F11R2_FB31_Pos)CAN_F11R2_FB31_PosCAN_F11R2_FB30CAN_F11R2_FB30_Msk(0x1UL << CAN_F11R2_FB30_Pos)CAN_F11R2_FB30_PosCAN_F11R2_FB29CAN_F11R2_FB29_Msk(0x1UL << CAN_F11R2_FB29_Pos)CAN_F11R2_FB29_PosCAN_F11R2_FB28CAN_F11R2_FB28_Msk(0x1UL << CAN_F11R2_FB28_Pos)CAN_F11R2_FB28_PosCAN_F11R2_FB27CAN_F11R2_FB27_Msk(0x1UL << CAN_F11R2_FB27_Pos)CAN_F11R2_FB27_PosCAN_F11R2_FB26CAN_F11R2_FB26_Msk(0x1UL << CAN_F11R2_FB26_Pos)CAN_F11R2_FB26_PosCAN_F11R2_FB25CAN_F11R2_FB25_Msk(0x1UL << CAN_F11R2_FB25_Pos)CAN_F11R2_FB25_PosCAN_F11R2_FB24CAN_F11R2_FB24_Msk(0x1UL << CAN_F11R2_FB24_Pos)CAN_F11R2_FB24_PosCAN_F11R2_FB23CAN_F11R2_FB23_Msk(0x1UL << CAN_F11R2_FB23_Pos)CAN_F11R2_FB23_PosCAN_F11R2_FB22CAN_F11R2_FB22_Msk(0x1UL << CAN_F11R2_FB22_Pos)CAN_F11R2_FB22_PosCAN_F11R2_FB21CAN_F11R2_FB21_Msk(0x1UL << CAN_F11R2_FB21_Pos)CAN_F11R2_FB21_PosCAN_F11R2_FB20CAN_F11R2_FB20_Msk(0x1UL << CAN_F11R2_FB20_Pos)CAN_F11R2_FB20_PosCAN_F11R2_FB19CAN_F11R2_FB19_Msk(0x1UL << CAN_F11R2_FB19_Pos)CAN_F11R2_FB19_PosCAN_F11R2_FB18CAN_F11R2_FB18_Msk(0x1UL << CAN_F11R2_FB18_Pos)CAN_F11R2_FB18_PosCAN_F11R2_FB17CAN_F11R2_FB17_Msk(0x1UL << CAN_F11R2_FB17_Pos)CAN_F11R2_FB17_PosCAN_F11R2_FB16CAN_F11R2_FB16_Msk(0x1UL << CAN_F11R2_FB16_Pos)CAN_F11R2_FB16_PosCAN_F11R2_FB15CAN_F11R2_FB15_Msk(0x1UL << CAN_F11R2_FB15_Pos)CAN_F11R2_FB15_PosCAN_F11R2_FB14CAN_F11R2_FB14_Msk(0x1UL << CAN_F11R2_FB14_Pos)CAN_F11R2_FB14_PosCAN_F11R2_FB13CAN_F11R2_FB13_Msk(0x1UL << CAN_F11R2_FB13_Pos)CAN_F11R2_FB13_PosCAN_F11R2_FB12CAN_F11R2_FB12_Msk(0x1UL << CAN_F11R2_FB12_Pos)CAN_F11R2_FB12_PosCAN_F11R2_FB11CAN_F11R2_FB11_Msk(0x1UL << CAN_F11R2_FB11_Pos)CAN_F11R2_FB11_PosCAN_F11R2_FB10CAN_F11R2_FB10_Msk(0x1UL << CAN_F11R2_FB10_Pos)CAN_F11R2_FB10_PosCAN_F11R2_FB9CAN_F11R2_FB9_Msk(0x1UL << CAN_F11R2_FB9_Pos)CAN_F11R2_FB9_PosCAN_F11R2_FB8CAN_F11R2_FB8_Msk(0x1UL << CAN_F11R2_FB8_Pos)CAN_F11R2_FB8_PosCAN_F11R2_FB7CAN_F11R2_FB7_Msk(0x1UL << CAN_F11R2_FB7_Pos)CAN_F11R2_FB7_PosCAN_F11R2_FB6CAN_F11R2_FB6_Msk(0x1UL << CAN_F11R2_FB6_Pos)CAN_F11R2_FB6_PosCAN_F11R2_FB5CAN_F11R2_FB5_Msk(0x1UL << CAN_F11R2_FB5_Pos)CAN_F11R2_FB5_PosCAN_F11R2_FB4CAN_F11R2_FB4_Msk(0x1UL << CAN_F11R2_FB4_Pos)CAN_F11R2_FB4_PosCAN_F11R2_FB3CAN_F11R2_FB3_Msk(0x1UL << CAN_F11R2_FB3_Pos)CAN_F11R2_FB3_PosCAN_F11R2_FB2CAN_F11R2_FB2_Msk(0x1UL << CAN_F11R2_FB2_Pos)CAN_F11R2_FB2_PosCAN_F11R2_FB1CAN_F11R2_FB1_Msk(0x1UL << CAN_F11R2_FB1_Pos)CAN_F11R2_FB1_PosCAN_F11R2_FB0CAN_F11R2_FB0_Msk(0x1UL << CAN_F11R2_FB0_Pos)CAN_F11R2_FB0_PosCAN_F10R2_FB31CAN_F10R2_FB31_Msk(0x1UL << CAN_F10R2_FB31_Pos)CAN_F10R2_FB31_PosCAN_F10R2_FB30CAN_F10R2_FB30_Msk(0x1UL << CAN_F10R2_FB30_Pos)CAN_F10R2_FB30_PosCAN_F10R2_FB29CAN_F10R2_FB29_Msk(0x1UL << CAN_F10R2_FB29_Pos)CAN_F10R2_FB29_PosCAN_F10R2_FB28CAN_F10R2_FB28_Msk(0x1UL << CAN_F10R2_FB28_Pos)CAN_F10R2_FB28_PosCAN_F10R2_FB27CAN_F10R2_FB27_Msk(0x1UL << CAN_F10R2_FB27_Pos)CAN_F10R2_FB27_PosCAN_F10R2_FB26CAN_F10R2_FB26_Msk(0x1UL << CAN_F10R2_FB26_Pos)CAN_F10R2_FB26_PosCAN_F10R2_FB25CAN_F10R2_FB25_Msk(0x1UL << CAN_F10R2_FB25_Pos)CAN_F10R2_FB25_PosCAN_F10R2_FB24CAN_F10R2_FB24_Msk(0x1UL << CAN_F10R2_FB24_Pos)CAN_F10R2_FB24_PosCAN_F10R2_FB23CAN_F10R2_FB23_Msk(0x1UL << CAN_F10R2_FB23_Pos)CAN_F10R2_FB23_PosCAN_F10R2_FB22CAN_F10R2_FB22_Msk(0x1UL << CAN_F10R2_FB22_Pos)CAN_F10R2_FB22_PosCAN_F10R2_FB21CAN_F10R2_FB21_Msk(0x1UL << CAN_F10R2_FB21_Pos)CAN_F10R2_FB21_PosCAN_F10R2_FB20CAN_F10R2_FB20_Msk(0x1UL << CAN_F10R2_FB20_Pos)CAN_F10R2_FB20_PosCAN_F10R2_FB19CAN_F10R2_FB19_Msk(0x1UL << CAN_F10R2_FB19_Pos)CAN_F10R2_FB19_PosCAN_F10R2_FB18CAN_F10R2_FB18_Msk(0x1UL << CAN_F10R2_FB18_Pos)CAN_F10R2_FB18_PosCAN_F10R2_FB17CAN_F10R2_FB17_Msk(0x1UL << CAN_F10R2_FB17_Pos)CAN_F10R2_FB17_PosCAN_F10R2_FB16CAN_F10R2_FB16_Msk(0x1UL << CAN_F10R2_FB16_Pos)CAN_F10R2_FB16_PosCAN_F10R2_FB15CAN_F10R2_FB15_Msk(0x1UL << CAN_F10R2_FB15_Pos)CAN_F10R2_FB15_PosCAN_F10R2_FB14CAN_F10R2_FB14_Msk(0x1UL << CAN_F10R2_FB14_Pos)CAN_F10R2_FB14_PosCAN_F10R2_FB13CAN_F10R2_FB13_Msk(0x1UL << CAN_F10R2_FB13_Pos)CAN_F10R2_FB13_PosCAN_F10R2_FB12CAN_F10R2_FB12_Msk(0x1UL << CAN_F10R2_FB12_Pos)CAN_F10R2_FB12_PosCAN_F10R2_FB11CAN_F10R2_FB11_Msk(0x1UL << CAN_F10R2_FB11_Pos)CAN_F10R2_FB11_PosCAN_F10R2_FB10CAN_F10R2_FB10_Msk(0x1UL << CAN_F10R2_FB10_Pos)CAN_F10R2_FB10_PosCAN_F10R2_FB9CAN_F10R2_FB9_Msk(0x1UL << CAN_F10R2_FB9_Pos)CAN_F10R2_FB9_PosCAN_F10R2_FB8CAN_F10R2_FB8_Msk(0x1UL << CAN_F10R2_FB8_Pos)CAN_F10R2_FB8_PosCAN_F10R2_FB7CAN_F10R2_FB7_Msk(0x1UL << CAN_F10R2_FB7_Pos)CAN_F10R2_FB7_PosCAN_F10R2_FB6CAN_F10R2_FB6_Msk(0x1UL << CAN_F10R2_FB6_Pos)CAN_F10R2_FB6_PosCAN_F10R2_FB5CAN_F10R2_FB5_Msk(0x1UL << CAN_F10R2_FB5_Pos)CAN_F10R2_FB5_PosCAN_F10R2_FB4CAN_F10R2_FB4_Msk(0x1UL << CAN_F10R2_FB4_Pos)CAN_F10R2_FB4_PosCAN_F10R2_FB3CAN_F10R2_FB3_Msk(0x1UL << CAN_F10R2_FB3_Pos)CAN_F10R2_FB3_PosCAN_F10R2_FB2CAN_F10R2_FB2_Msk(0x1UL << CAN_F10R2_FB2_Pos)CAN_F10R2_FB2_PosCAN_F10R2_FB1CAN_F10R2_FB1_Msk(0x1UL << CAN_F10R2_FB1_Pos)CAN_F10R2_FB1_PosCAN_F10R2_FB0CAN_F10R2_FB0_Msk(0x1UL << CAN_F10R2_FB0_Pos)CAN_F10R2_FB0_PosCAN_F9R2_FB31CAN_F9R2_FB31_Msk(0x1UL << CAN_F9R2_FB31_Pos)CAN_F9R2_FB31_PosCAN_F9R2_FB30CAN_F9R2_FB30_Msk(0x1UL << CAN_F9R2_FB30_Pos)CAN_F9R2_FB30_PosCAN_F9R2_FB29CAN_F9R2_FB29_Msk(0x1UL << CAN_F9R2_FB29_Pos)CAN_F9R2_FB29_PosCAN_F9R2_FB28CAN_F9R2_FB28_Msk(0x1UL << CAN_F9R2_FB28_Pos)CAN_F9R2_FB28_PosCAN_F9R2_FB27CAN_F9R2_FB27_Msk(0x1UL << CAN_F9R2_FB27_Pos)CAN_F9R2_FB27_PosCAN_F9R2_FB26CAN_F9R2_FB26_Msk(0x1UL << CAN_F9R2_FB26_Pos)CAN_F9R2_FB26_PosCAN_F9R2_FB25CAN_F9R2_FB25_Msk(0x1UL << CAN_F9R2_FB25_Pos)CAN_F9R2_FB25_PosCAN_F9R2_FB24CAN_F9R2_FB24_Msk(0x1UL << CAN_F9R2_FB24_Pos)CAN_F9R2_FB24_PosCAN_F9R2_FB23CAN_F9R2_FB23_Msk(0x1UL << CAN_F9R2_FB23_Pos)CAN_F9R2_FB23_PosCAN_F9R2_FB22CAN_F9R2_FB22_Msk(0x1UL << CAN_F9R2_FB22_Pos)CAN_F9R2_FB22_PosCAN_F9R2_FB21CAN_F9R2_FB21_Msk(0x1UL << CAN_F9R2_FB21_Pos)CAN_F9R2_FB21_PosCAN_F9R2_FB20CAN_F9R2_FB20_Msk(0x1UL << CAN_F9R2_FB20_Pos)CAN_F9R2_FB20_PosCAN_F9R2_FB19CAN_F9R2_FB19_Msk(0x1UL << CAN_F9R2_FB19_Pos)CAN_F9R2_FB19_PosCAN_F9R2_FB18CAN_F9R2_FB18_Msk(0x1UL << CAN_F9R2_FB18_Pos)CAN_F9R2_FB18_PosCAN_F9R2_FB17CAN_F9R2_FB17_Msk(0x1UL << CAN_F9R2_FB17_Pos)CAN_F9R2_FB17_PosCAN_F9R2_FB16CAN_F9R2_FB16_Msk(0x1UL << CAN_F9R2_FB16_Pos)CAN_F9R2_FB16_PosCAN_F9R2_FB15CAN_F9R2_FB15_Msk(0x1UL << CAN_F9R2_FB15_Pos)CAN_F9R2_FB15_PosCAN_F9R2_FB14CAN_F9R2_FB14_Msk(0x1UL << CAN_F9R2_FB14_Pos)CAN_F9R2_FB14_PosCAN_F9R2_FB13CAN_F9R2_FB13_Msk(0x1UL << CAN_F9R2_FB13_Pos)CAN_F9R2_FB13_PosCAN_F9R2_FB12CAN_F9R2_FB12_Msk(0x1UL << CAN_F9R2_FB12_Pos)CAN_F9R2_FB12_PosCAN_F9R2_FB11CAN_F9R2_FB11_Msk(0x1UL << CAN_F9R2_FB11_Pos)CAN_F9R2_FB11_PosCAN_F9R2_FB10CAN_F9R2_FB10_Msk(0x1UL << CAN_F9R2_FB10_Pos)CAN_F9R2_FB10_PosCAN_F9R2_FB9CAN_F9R2_FB9_Msk(0x1UL << CAN_F9R2_FB9_Pos)CAN_F9R2_FB9_PosCAN_F9R2_FB8CAN_F9R2_FB8_Msk(0x1UL << CAN_F9R2_FB8_Pos)CAN_F9R2_FB8_PosCAN_F9R2_FB7CAN_F9R2_FB7_Msk(0x1UL << CAN_F9R2_FB7_Pos)CAN_F9R2_FB7_PosCAN_F9R2_FB6CAN_F9R2_FB6_Msk(0x1UL << CAN_F9R2_FB6_Pos)CAN_F9R2_FB6_PosCAN_F9R2_FB5CAN_F9R2_FB5_Msk(0x1UL << CAN_F9R2_FB5_Pos)CAN_F9R2_FB5_PosCAN_F9R2_FB4CAN_F9R2_FB4_Msk(0x1UL << CAN_F9R2_FB4_Pos)CAN_F9R2_FB4_PosCAN_F9R2_FB3CAN_F9R2_FB3_Msk(0x1UL << CAN_F9R2_FB3_Pos)CAN_F9R2_FB3_PosCAN_F9R2_FB2CAN_F9R2_FB2_Msk(0x1UL << CAN_F9R2_FB2_Pos)CAN_F9R2_FB2_PosCAN_F9R2_FB1CAN_F9R2_FB1_Msk(0x1UL << CAN_F9R2_FB1_Pos)CAN_F9R2_FB1_PosCAN_F9R2_FB0CAN_F9R2_FB0_Msk(0x1UL << CAN_F9R2_FB0_Pos)CAN_F9R2_FB0_PosCAN_F8R2_FB31CAN_F8R2_FB31_Msk(0x1UL << CAN_F8R2_FB31_Pos)CAN_F8R2_FB31_PosCAN_F8R2_FB30CAN_F8R2_FB30_Msk(0x1UL << CAN_F8R2_FB30_Pos)CAN_F8R2_FB30_PosCAN_F8R2_FB29CAN_F8R2_FB29_Msk(0x1UL << CAN_F8R2_FB29_Pos)CAN_F8R2_FB29_PosCAN_F8R2_FB28CAN_F8R2_FB28_Msk(0x1UL << CAN_F8R2_FB28_Pos)CAN_F8R2_FB28_PosCAN_F8R2_FB27CAN_F8R2_FB27_Msk(0x1UL << CAN_F8R2_FB27_Pos)CAN_F8R2_FB27_PosCAN_F8R2_FB26CAN_F8R2_FB26_Msk(0x1UL << CAN_F8R2_FB26_Pos)CAN_F8R2_FB26_PosCAN_F8R2_FB25CAN_F8R2_FB25_Msk(0x1UL << CAN_F8R2_FB25_Pos)CAN_F8R2_FB25_PosCAN_F8R2_FB24CAN_F8R2_FB24_Msk(0x1UL << CAN_F8R2_FB24_Pos)CAN_F8R2_FB24_PosCAN_F8R2_FB23CAN_F8R2_FB23_Msk(0x1UL << CAN_F8R2_FB23_Pos)CAN_F8R2_FB23_PosCAN_F8R2_FB22CAN_F8R2_FB22_Msk(0x1UL << CAN_F8R2_FB22_Pos)CAN_F8R2_FB22_PosCAN_F8R2_FB21CAN_F8R2_FB21_Msk(0x1UL << CAN_F8R2_FB21_Pos)CAN_F8R2_FB21_PosCAN_F8R2_FB20CAN_F8R2_FB20_Msk(0x1UL << CAN_F8R2_FB20_Pos)CAN_F8R2_FB20_PosCAN_F8R2_FB19CAN_F8R2_FB19_Msk(0x1UL << CAN_F8R2_FB19_Pos)CAN_F8R2_FB19_PosCAN_F8R2_FB18CAN_F8R2_FB18_Msk(0x1UL << CAN_F8R2_FB18_Pos)CAN_F8R2_FB18_PosCAN_F8R2_FB17CAN_F8R2_FB17_Msk(0x1UL << CAN_F8R2_FB17_Pos)CAN_F8R2_FB17_PosCAN_F8R2_FB16CAN_F8R2_FB16_Msk(0x1UL << CAN_F8R2_FB16_Pos)CAN_F8R2_FB16_PosCAN_F8R2_FB15CAN_F8R2_FB15_Msk(0x1UL << CAN_F8R2_FB15_Pos)CAN_F8R2_FB15_PosCAN_F8R2_FB14CAN_F8R2_FB14_Msk(0x1UL << CAN_F8R2_FB14_Pos)CAN_F8R2_FB14_PosCAN_F8R2_FB13CAN_F8R2_FB13_Msk(0x1UL << CAN_F8R2_FB13_Pos)CAN_F8R2_FB13_PosCAN_F8R2_FB12CAN_F8R2_FB12_Msk(0x1UL << CAN_F8R2_FB12_Pos)CAN_F8R2_FB12_PosCAN_F8R2_FB11CAN_F8R2_FB11_Msk(0x1UL << CAN_F8R2_FB11_Pos)CAN_F8R2_FB11_PosCAN_F8R2_FB10CAN_F8R2_FB10_Msk(0x1UL << CAN_F8R2_FB10_Pos)CAN_F8R2_FB10_PosCAN_F8R2_FB9CAN_F8R2_FB9_Msk(0x1UL << CAN_F8R2_FB9_Pos)CAN_F8R2_FB9_PosCAN_F8R2_FB8CAN_F8R2_FB8_Msk(0x1UL << CAN_F8R2_FB8_Pos)CAN_F8R2_FB8_PosCAN_F8R2_FB7CAN_F8R2_FB7_Msk(0x1UL << CAN_F8R2_FB7_Pos)CAN_F8R2_FB7_PosCAN_F8R2_FB6CAN_F8R2_FB6_Msk(0x1UL << CAN_F8R2_FB6_Pos)CAN_F8R2_FB6_PosCAN_F8R2_FB5CAN_F8R2_FB5_Msk(0x1UL << CAN_F8R2_FB5_Pos)CAN_F8R2_FB5_PosCAN_F8R2_FB4CAN_F8R2_FB4_Msk(0x1UL << CAN_F8R2_FB4_Pos)CAN_F8R2_FB4_PosCAN_F8R2_FB3CAN_F8R2_FB3_Msk(0x1UL << CAN_F8R2_FB3_Pos)CAN_F8R2_FB3_PosCAN_F8R2_FB2CAN_F8R2_FB2_Msk(0x1UL << CAN_F8R2_FB2_Pos)CAN_F8R2_FB2_PosCAN_F8R2_FB1CAN_F8R2_FB1_Msk(0x1UL << CAN_F8R2_FB1_Pos)CAN_F8R2_FB1_PosCAN_F8R2_FB0CAN_F8R2_FB0_Msk(0x1UL << CAN_F8R2_FB0_Pos)CAN_F8R2_FB0_PosCAN_F7R2_FB31CAN_F7R2_FB31_Msk(0x1UL << CAN_F7R2_FB31_Pos)CAN_F7R2_FB31_PosCAN_F7R2_FB30CAN_F7R2_FB30_Msk(0x1UL << CAN_F7R2_FB30_Pos)CAN_F7R2_FB30_PosCAN_F7R2_FB29CAN_F7R2_FB29_Msk(0x1UL << CAN_F7R2_FB29_Pos)CAN_F7R2_FB29_PosCAN_F7R2_FB28CAN_F7R2_FB28_Msk(0x1UL << CAN_F7R2_FB28_Pos)CAN_F7R2_FB28_PosCAN_F7R2_FB27CAN_F7R2_FB27_Msk(0x1UL << CAN_F7R2_FB27_Pos)CAN_F7R2_FB27_PosCAN_F7R2_FB26CAN_F7R2_FB26_Msk(0x1UL << CAN_F7R2_FB26_Pos)CAN_F7R2_FB26_PosCAN_F7R2_FB25CAN_F7R2_FB25_Msk(0x1UL << CAN_F7R2_FB25_Pos)CAN_F7R2_FB25_PosCAN_F7R2_FB24CAN_F7R2_FB24_Msk(0x1UL << CAN_F7R2_FB24_Pos)CAN_F7R2_FB24_PosCAN_F7R2_FB23CAN_F7R2_FB23_Msk(0x1UL << CAN_F7R2_FB23_Pos)CAN_F7R2_FB23_PosCAN_F7R2_FB22CAN_F7R2_FB22_Msk(0x1UL << CAN_F7R2_FB22_Pos)CAN_F7R2_FB22_PosCAN_F7R2_FB21CAN_F7R2_FB21_Msk(0x1UL << CAN_F7R2_FB21_Pos)CAN_F7R2_FB21_PosCAN_F7R2_FB20CAN_F7R2_FB20_Msk(0x1UL << CAN_F7R2_FB20_Pos)CAN_F7R2_FB20_PosCAN_F7R2_FB19CAN_F7R2_FB19_Msk(0x1UL << CAN_F7R2_FB19_Pos)CAN_F7R2_FB19_PosCAN_F7R2_FB18CAN_F7R2_FB18_Msk(0x1UL << CAN_F7R2_FB18_Pos)CAN_F7R2_FB18_PosCAN_F7R2_FB17CAN_F7R2_FB17_Msk(0x1UL << CAN_F7R2_FB17_Pos)CAN_F7R2_FB17_PosCAN_F7R2_FB16CAN_F7R2_FB16_Msk(0x1UL << CAN_F7R2_FB16_Pos)CAN_F7R2_FB16_PosCAN_F7R2_FB15CAN_F7R2_FB15_Msk(0x1UL << CAN_F7R2_FB15_Pos)CAN_F7R2_FB15_PosCAN_F7R2_FB14CAN_F7R2_FB14_Msk(0x1UL << CAN_F7R2_FB14_Pos)CAN_F7R2_FB14_PosCAN_F7R2_FB13CAN_F7R2_FB13_Msk(0x1UL << CAN_F7R2_FB13_Pos)CAN_F7R2_FB13_PosCAN_F7R2_FB12CAN_F7R2_FB12_Msk(0x1UL << CAN_F7R2_FB12_Pos)CAN_F7R2_FB12_PosCAN_F7R2_FB11CAN_F7R2_FB11_Msk(0x1UL << CAN_F7R2_FB11_Pos)CAN_F7R2_FB11_PosCAN_F7R2_FB10CAN_F7R2_FB10_Msk(0x1UL << CAN_F7R2_FB10_Pos)CAN_F7R2_FB10_PosCAN_F7R2_FB9CAN_F7R2_FB9_Msk(0x1UL << CAN_F7R2_FB9_Pos)CAN_F7R2_FB9_PosCAN_F7R2_FB8CAN_F7R2_FB8_Msk(0x1UL << CAN_F7R2_FB8_Pos)CAN_F7R2_FB8_PosCAN_F7R2_FB7CAN_F7R2_FB7_Msk(0x1UL << CAN_F7R2_FB7_Pos)CAN_F7R2_FB7_PosCAN_F7R2_FB6CAN_F7R2_FB6_Msk(0x1UL << CAN_F7R2_FB6_Pos)CAN_F7R2_FB6_PosCAN_F7R2_FB5CAN_F7R2_FB5_Msk(0x1UL << CAN_F7R2_FB5_Pos)CAN_F7R2_FB5_PosCAN_F7R2_FB4CAN_F7R2_FB4_Msk(0x1UL << CAN_F7R2_FB4_Pos)CAN_F7R2_FB4_PosCAN_F7R2_FB3CAN_F7R2_FB3_Msk(0x1UL << CAN_F7R2_FB3_Pos)CAN_F7R2_FB3_PosCAN_F7R2_FB2CAN_F7R2_FB2_Msk(0x1UL << CAN_F7R2_FB2_Pos)CAN_F7R2_FB2_PosCAN_F7R2_FB1CAN_F7R2_FB1_Msk(0x1UL << CAN_F7R2_FB1_Pos)CAN_F7R2_FB1_PosCAN_F7R2_FB0CAN_F7R2_FB0_Msk(0x1UL << CAN_F7R2_FB0_Pos)CAN_F7R2_FB0_PosCAN_F6R2_FB31CAN_F6R2_FB31_Msk(0x1UL << CAN_F6R2_FB31_Pos)CAN_F6R2_FB31_PosCAN_F6R2_FB30CAN_F6R2_FB30_Msk(0x1UL << CAN_F6R2_FB30_Pos)CAN_F6R2_FB30_PosCAN_F6R2_FB29CAN_F6R2_FB29_Msk(0x1UL << CAN_F6R2_FB29_Pos)CAN_F6R2_FB29_PosCAN_F6R2_FB28CAN_F6R2_FB28_Msk(0x1UL << CAN_F6R2_FB28_Pos)CAN_F6R2_FB28_PosCAN_F6R2_FB27CAN_F6R2_FB27_Msk(0x1UL << CAN_F6R2_FB27_Pos)CAN_F6R2_FB27_PosCAN_F6R2_FB26CAN_F6R2_FB26_Msk(0x1UL << CAN_F6R2_FB26_Pos)CAN_F6R2_FB26_PosCAN_F6R2_FB25CAN_F6R2_FB25_Msk(0x1UL << CAN_F6R2_FB25_Pos)CAN_F6R2_FB25_PosCAN_F6R2_FB24CAN_F6R2_FB24_Msk(0x1UL << CAN_F6R2_FB24_Pos)CAN_F6R2_FB24_PosCAN_F6R2_FB23CAN_F6R2_FB23_Msk(0x1UL << CAN_F6R2_FB23_Pos)CAN_F6R2_FB23_PosCAN_F6R2_FB22CAN_F6R2_FB22_Msk(0x1UL << CAN_F6R2_FB22_Pos)CAN_F6R2_FB22_PosCAN_F6R2_FB21CAN_F6R2_FB21_Msk(0x1UL << CAN_F6R2_FB21_Pos)CAN_F6R2_FB21_PosCAN_F6R2_FB20CAN_F6R2_FB20_Msk(0x1UL << CAN_F6R2_FB20_Pos)CAN_F6R2_FB20_PosCAN_F6R2_FB19CAN_F6R2_FB19_Msk(0x1UL << CAN_F6R2_FB19_Pos)CAN_F6R2_FB19_PosCAN_F6R2_FB18CAN_F6R2_FB18_Msk(0x1UL << CAN_F6R2_FB18_Pos)CAN_F6R2_FB18_PosCAN_F6R2_FB17CAN_F6R2_FB17_Msk(0x1UL << CAN_F6R2_FB17_Pos)CAN_F6R2_FB17_PosCAN_F6R2_FB16CAN_F6R2_FB16_Msk(0x1UL << CAN_F6R2_FB16_Pos)CAN_F6R2_FB16_PosCAN_F6R2_FB15CAN_F6R2_FB15_Msk(0x1UL << CAN_F6R2_FB15_Pos)CAN_F6R2_FB15_PosCAN_F6R2_FB14CAN_F6R2_FB14_Msk(0x1UL << CAN_F6R2_FB14_Pos)CAN_F6R2_FB14_PosCAN_F6R2_FB13CAN_F6R2_FB13_Msk(0x1UL << CAN_F6R2_FB13_Pos)CAN_F6R2_FB13_PosCAN_F6R2_FB12CAN_F6R2_FB12_Msk(0x1UL << CAN_F6R2_FB12_Pos)CAN_F6R2_FB12_PosCAN_F6R2_FB11CAN_F6R2_FB11_Msk(0x1UL << CAN_F6R2_FB11_Pos)CAN_F6R2_FB11_PosCAN_F6R2_FB10CAN_F6R2_FB10_Msk(0x1UL << CAN_F6R2_FB10_Pos)CAN_F6R2_FB10_PosCAN_F6R2_FB9CAN_F6R2_FB9_Msk(0x1UL << CAN_F6R2_FB9_Pos)CAN_F6R2_FB9_PosCAN_F6R2_FB8CAN_F6R2_FB8_Msk(0x1UL << CAN_F6R2_FB8_Pos)CAN_F6R2_FB8_PosCAN_F6R2_FB7CAN_F6R2_FB7_Msk(0x1UL << CAN_F6R2_FB7_Pos)CAN_F6R2_FB7_PosCAN_F6R2_FB6CAN_F6R2_FB6_Msk(0x1UL << CAN_F6R2_FB6_Pos)CAN_F6R2_FB6_PosCAN_F6R2_FB5CAN_F6R2_FB5_Msk(0x1UL << CAN_F6R2_FB5_Pos)CAN_F6R2_FB5_PosCAN_F6R2_FB4CAN_F6R2_FB4_Msk(0x1UL << CAN_F6R2_FB4_Pos)CAN_F6R2_FB4_PosCAN_F6R2_FB3CAN_F6R2_FB3_Msk(0x1UL << CAN_F6R2_FB3_Pos)CAN_F6R2_FB3_PosCAN_F6R2_FB2CAN_F6R2_FB2_Msk(0x1UL << CAN_F6R2_FB2_Pos)CAN_F6R2_FB2_PosCAN_F6R2_FB1CAN_F6R2_FB1_Msk(0x1UL << CAN_F6R2_FB1_Pos)CAN_F6R2_FB1_PosCAN_F6R2_FB0CAN_F6R2_FB0_Msk(0x1UL << CAN_F6R2_FB0_Pos)CAN_F6R2_FB0_PosCAN_F5R2_FB31CAN_F5R2_FB31_Msk(0x1UL << CAN_F5R2_FB31_Pos)CAN_F5R2_FB31_PosCAN_F5R2_FB30CAN_F5R2_FB30_Msk(0x1UL << CAN_F5R2_FB30_Pos)CAN_F5R2_FB30_PosCAN_F5R2_FB29CAN_F5R2_FB29_Msk(0x1UL << CAN_F5R2_FB29_Pos)CAN_F5R2_FB29_PosCAN_F5R2_FB28CAN_F5R2_FB28_Msk(0x1UL << CAN_F5R2_FB28_Pos)CAN_F5R2_FB28_PosCAN_F5R2_FB27CAN_F5R2_FB27_Msk(0x1UL << CAN_F5R2_FB27_Pos)CAN_F5R2_FB27_PosCAN_F5R2_FB26CAN_F5R2_FB26_Msk(0x1UL << CAN_F5R2_FB26_Pos)CAN_F5R2_FB26_PosCAN_F5R2_FB25CAN_F5R2_FB25_Msk(0x1UL << CAN_F5R2_FB25_Pos)CAN_F5R2_FB25_PosCAN_F5R2_FB24CAN_F5R2_FB24_Msk(0x1UL << CAN_F5R2_FB24_Pos)CAN_F5R2_FB24_PosCAN_F5R2_FB23CAN_F5R2_FB23_Msk(0x1UL << CAN_F5R2_FB23_Pos)CAN_F5R2_FB23_PosCAN_F5R2_FB22CAN_F5R2_FB22_Msk(0x1UL << CAN_F5R2_FB22_Pos)CAN_F5R2_FB22_PosCAN_F5R2_FB21CAN_F5R2_FB21_Msk(0x1UL << CAN_F5R2_FB21_Pos)CAN_F5R2_FB21_PosCAN_F5R2_FB20CAN_F5R2_FB20_Msk(0x1UL << CAN_F5R2_FB20_Pos)CAN_F5R2_FB20_PosCAN_F5R2_FB19CAN_F5R2_FB19_Msk(0x1UL << CAN_F5R2_FB19_Pos)CAN_F5R2_FB19_PosCAN_F5R2_FB18CAN_F5R2_FB18_Msk(0x1UL << CAN_F5R2_FB18_Pos)CAN_F5R2_FB18_PosCAN_F5R2_FB17CAN_F5R2_FB17_Msk(0x1UL << CAN_F5R2_FB17_Pos)CAN_F5R2_FB17_PosCAN_F5R2_FB16CAN_F5R2_FB16_Msk(0x1UL << CAN_F5R2_FB16_Pos)CAN_F5R2_FB16_PosCAN_F5R2_FB15CAN_F5R2_FB15_Msk(0x1UL << CAN_F5R2_FB15_Pos)CAN_F5R2_FB15_PosCAN_F5R2_FB14CAN_F5R2_FB14_Msk(0x1UL << CAN_F5R2_FB14_Pos)CAN_F5R2_FB14_PosCAN_F5R2_FB13CAN_F5R2_FB13_Msk(0x1UL << CAN_F5R2_FB13_Pos)CAN_F5R2_FB13_PosCAN_F5R2_FB12CAN_F5R2_FB12_Msk(0x1UL << CAN_F5R2_FB12_Pos)CAN_F5R2_FB12_PosCAN_F5R2_FB11CAN_F5R2_FB11_Msk(0x1UL << CAN_F5R2_FB11_Pos)CAN_F5R2_FB11_PosCAN_F5R2_FB10CAN_F5R2_FB10_Msk(0x1UL << CAN_F5R2_FB10_Pos)CAN_F5R2_FB10_PosCAN_F5R2_FB9CAN_F5R2_FB9_Msk(0x1UL << CAN_F5R2_FB9_Pos)CAN_F5R2_FB9_PosCAN_F5R2_FB8CAN_F5R2_FB8_Msk(0x1UL << CAN_F5R2_FB8_Pos)CAN_F5R2_FB8_PosCAN_F5R2_FB7CAN_F5R2_FB7_Msk(0x1UL << CAN_F5R2_FB7_Pos)CAN_F5R2_FB7_PosCAN_F5R2_FB6CAN_F5R2_FB6_Msk(0x1UL << CAN_F5R2_FB6_Pos)CAN_F5R2_FB6_PosCAN_F5R2_FB5CAN_F5R2_FB5_Msk(0x1UL << CAN_F5R2_FB5_Pos)CAN_F5R2_FB5_PosCAN_F5R2_FB4CAN_F5R2_FB4_Msk(0x1UL << CAN_F5R2_FB4_Pos)CAN_F5R2_FB4_PosCAN_F5R2_FB3CAN_F5R2_FB3_Msk(0x1UL << CAN_F5R2_FB3_Pos)CAN_F5R2_FB3_PosCAN_F5R2_FB2CAN_F5R2_FB2_Msk(0x1UL << CAN_F5R2_FB2_Pos)CAN_F5R2_FB2_PosCAN_F5R2_FB1CAN_F5R2_FB1_Msk(0x1UL << CAN_F5R2_FB1_Pos)CAN_F5R2_FB1_PosCAN_F5R2_FB0CAN_F5R2_FB0_Msk(0x1UL << CAN_F5R2_FB0_Pos)CAN_F5R2_FB0_PosCAN_F4R2_FB31CAN_F4R2_FB31_Msk(0x1UL << CAN_F4R2_FB31_Pos)CAN_F4R2_FB31_PosCAN_F4R2_FB30CAN_F4R2_FB30_Msk(0x1UL << CAN_F4R2_FB30_Pos)CAN_F4R2_FB30_PosCAN_F4R2_FB29CAN_F4R2_FB29_Msk(0x1UL << CAN_F4R2_FB29_Pos)CAN_F4R2_FB29_PosCAN_F4R2_FB28CAN_F4R2_FB28_Msk(0x1UL << CAN_F4R2_FB28_Pos)CAN_F4R2_FB28_PosCAN_F4R2_FB27CAN_F4R2_FB27_Msk(0x1UL << CAN_F4R2_FB27_Pos)CAN_F4R2_FB27_PosCAN_F4R2_FB26CAN_F4R2_FB26_Msk(0x1UL << CAN_F4R2_FB26_Pos)CAN_F4R2_FB26_PosCAN_F4R2_FB25CAN_F4R2_FB25_Msk(0x1UL << CAN_F4R2_FB25_Pos)CAN_F4R2_FB25_PosCAN_F4R2_FB24CAN_F4R2_FB24_Msk(0x1UL << CAN_F4R2_FB24_Pos)CAN_F4R2_FB24_PosCAN_F4R2_FB23CAN_F4R2_FB23_Msk(0x1UL << CAN_F4R2_FB23_Pos)CAN_F4R2_FB23_PosCAN_F4R2_FB22CAN_F4R2_FB22_Msk(0x1UL << CAN_F4R2_FB22_Pos)CAN_F4R2_FB22_PosCAN_F4R2_FB21CAN_F4R2_FB21_Msk(0x1UL << CAN_F4R2_FB21_Pos)CAN_F4R2_FB21_PosCAN_F4R2_FB20CAN_F4R2_FB20_Msk(0x1UL << CAN_F4R2_FB20_Pos)CAN_F4R2_FB20_PosCAN_F4R2_FB19CAN_F4R2_FB19_Msk(0x1UL << CAN_F4R2_FB19_Pos)CAN_F4R2_FB19_PosCAN_F4R2_FB18CAN_F4R2_FB18_Msk(0x1UL << CAN_F4R2_FB18_Pos)CAN_F4R2_FB18_PosCAN_F4R2_FB17CAN_F4R2_FB17_Msk(0x1UL << CAN_F4R2_FB17_Pos)CAN_F4R2_FB17_PosCAN_F4R2_FB16CAN_F4R2_FB16_Msk(0x1UL << CAN_F4R2_FB16_Pos)CAN_F4R2_FB16_PosCAN_F4R2_FB15CAN_F4R2_FB15_Msk(0x1UL << CAN_F4R2_FB15_Pos)CAN_F4R2_FB15_PosCAN_F4R2_FB14CAN_F4R2_FB14_Msk(0x1UL << CAN_F4R2_FB14_Pos)CAN_F4R2_FB14_PosCAN_F4R2_FB13CAN_F4R2_FB13_Msk(0x1UL << CAN_F4R2_FB13_Pos)CAN_F4R2_FB13_PosCAN_F4R2_FB12CAN_F4R2_FB12_Msk(0x1UL << CAN_F4R2_FB12_Pos)CAN_F4R2_FB12_PosCAN_F4R2_FB11CAN_F4R2_FB11_Msk(0x1UL << CAN_F4R2_FB11_Pos)CAN_F4R2_FB11_PosCAN_F4R2_FB10CAN_F4R2_FB10_Msk(0x1UL << CAN_F4R2_FB10_Pos)CAN_F4R2_FB10_PosCAN_F4R2_FB9CAN_F4R2_FB9_Msk(0x1UL << CAN_F4R2_FB9_Pos)CAN_F4R2_FB9_PosCAN_F4R2_FB8CAN_F4R2_FB8_Msk(0x1UL << CAN_F4R2_FB8_Pos)CAN_F4R2_FB8_PosCAN_F4R2_FB7CAN_F4R2_FB7_Msk(0x1UL << CAN_F4R2_FB7_Pos)CAN_F4R2_FB7_PosCAN_F4R2_FB6CAN_F4R2_FB6_Msk(0x1UL << CAN_F4R2_FB6_Pos)CAN_F4R2_FB6_PosCAN_F4R2_FB5CAN_F4R2_FB5_Msk(0x1UL << CAN_F4R2_FB5_Pos)CAN_F4R2_FB5_PosCAN_F4R2_FB4CAN_F4R2_FB4_Msk(0x1UL << CAN_F4R2_FB4_Pos)CAN_F4R2_FB4_PosCAN_F4R2_FB3CAN_F4R2_FB3_Msk(0x1UL << CAN_F4R2_FB3_Pos)CAN_F4R2_FB3_PosCAN_F4R2_FB2CAN_F4R2_FB2_Msk(0x1UL << CAN_F4R2_FB2_Pos)CAN_F4R2_FB2_PosCAN_F4R2_FB1CAN_F4R2_FB1_Msk(0x1UL << CAN_F4R2_FB1_Pos)CAN_F4R2_FB1_PosCAN_F4R2_FB0CAN_F4R2_FB0_Msk(0x1UL << CAN_F4R2_FB0_Pos)CAN_F4R2_FB0_PosCAN_F3R2_FB31CAN_F3R2_FB31_Msk(0x1UL << CAN_F3R2_FB31_Pos)CAN_F3R2_FB31_PosCAN_F3R2_FB30CAN_F3R2_FB30_Msk(0x1UL << CAN_F3R2_FB30_Pos)CAN_F3R2_FB30_PosCAN_F3R2_FB29CAN_F3R2_FB29_Msk(0x1UL << CAN_F3R2_FB29_Pos)CAN_F3R2_FB29_PosCAN_F3R2_FB28CAN_F3R2_FB28_Msk(0x1UL << CAN_F3R2_FB28_Pos)CAN_F3R2_FB28_PosCAN_F3R2_FB27CAN_F3R2_FB27_Msk(0x1UL << CAN_F3R2_FB27_Pos)CAN_F3R2_FB27_PosCAN_F3R2_FB26CAN_F3R2_FB26_Msk(0x1UL << CAN_F3R2_FB26_Pos)CAN_F3R2_FB26_PosCAN_F3R2_FB25CAN_F3R2_FB25_Msk(0x1UL << CAN_F3R2_FB25_Pos)CAN_F3R2_FB25_PosCAN_F3R2_FB24CAN_F3R2_FB24_Msk(0x1UL << CAN_F3R2_FB24_Pos)CAN_F3R2_FB24_PosCAN_F3R2_FB23CAN_F3R2_FB23_Msk(0x1UL << CAN_F3R2_FB23_Pos)CAN_F3R2_FB23_PosCAN_F3R2_FB22CAN_F3R2_FB22_Msk(0x1UL << CAN_F3R2_FB22_Pos)CAN_F3R2_FB22_PosCAN_F3R2_FB21CAN_F3R2_FB21_Msk(0x1UL << CAN_F3R2_FB21_Pos)CAN_F3R2_FB21_PosCAN_F3R2_FB20CAN_F3R2_FB20_Msk(0x1UL << CAN_F3R2_FB20_Pos)CAN_F3R2_FB20_PosCAN_F3R2_FB19CAN_F3R2_FB19_Msk(0x1UL << CAN_F3R2_FB19_Pos)CAN_F3R2_FB19_PosCAN_F3R2_FB18CAN_F3R2_FB18_Msk(0x1UL << CAN_F3R2_FB18_Pos)CAN_F3R2_FB18_PosCAN_F3R2_FB17CAN_F3R2_FB17_Msk(0x1UL << CAN_F3R2_FB17_Pos)CAN_F3R2_FB17_PosCAN_F3R2_FB16CAN_F3R2_FB16_Msk(0x1UL << CAN_F3R2_FB16_Pos)CAN_F3R2_FB16_PosCAN_F3R2_FB15CAN_F3R2_FB15_Msk(0x1UL << CAN_F3R2_FB15_Pos)CAN_F3R2_FB15_PosCAN_F3R2_FB14CAN_F3R2_FB14_Msk(0x1UL << CAN_F3R2_FB14_Pos)CAN_F3R2_FB14_PosCAN_F3R2_FB13CAN_F3R2_FB13_Msk(0x1UL << CAN_F3R2_FB13_Pos)CAN_F3R2_FB13_PosCAN_F3R2_FB12CAN_F3R2_FB12_Msk(0x1UL << CAN_F3R2_FB12_Pos)CAN_F3R2_FB12_PosCAN_F3R2_FB11CAN_F3R2_FB11_Msk(0x1UL << CAN_F3R2_FB11_Pos)CAN_F3R2_FB11_PosCAN_F3R2_FB10CAN_F3R2_FB10_Msk(0x1UL << CAN_F3R2_FB10_Pos)CAN_F3R2_FB10_PosCAN_F3R2_FB9CAN_F3R2_FB9_Msk(0x1UL << CAN_F3R2_FB9_Pos)CAN_F3R2_FB9_PosCAN_F3R2_FB8CAN_F3R2_FB8_Msk(0x1UL << CAN_F3R2_FB8_Pos)CAN_F3R2_FB8_PosCAN_F3R2_FB7CAN_F3R2_FB7_Msk(0x1UL << CAN_F3R2_FB7_Pos)CAN_F3R2_FB7_PosCAN_F3R2_FB6CAN_F3R2_FB6_Msk(0x1UL << CAN_F3R2_FB6_Pos)CAN_F3R2_FB6_PosCAN_F3R2_FB5CAN_F3R2_FB5_Msk(0x1UL << CAN_F3R2_FB5_Pos)CAN_F3R2_FB5_PosCAN_F3R2_FB4CAN_F3R2_FB4_Msk(0x1UL << CAN_F3R2_FB4_Pos)CAN_F3R2_FB4_PosCAN_F3R2_FB3CAN_F3R2_FB3_Msk(0x1UL << CAN_F3R2_FB3_Pos)CAN_F3R2_FB3_PosCAN_F3R2_FB2CAN_F3R2_FB2_Msk(0x1UL << CAN_F3R2_FB2_Pos)CAN_F3R2_FB2_PosCAN_F3R2_FB1CAN_F3R2_FB1_Msk(0x1UL << CAN_F3R2_FB1_Pos)CAN_F3R2_FB1_PosCAN_F3R2_FB0CAN_F3R2_FB0_Msk(0x1UL << CAN_F3R2_FB0_Pos)CAN_F3R2_FB0_PosCAN_F2R2_FB31CAN_F2R2_FB31_Msk(0x1UL << CAN_F2R2_FB31_Pos)CAN_F2R2_FB31_PosCAN_F2R2_FB30CAN_F2R2_FB30_Msk(0x1UL << CAN_F2R2_FB30_Pos)CAN_F2R2_FB30_PosCAN_F2R2_FB29CAN_F2R2_FB29_Msk(0x1UL << CAN_F2R2_FB29_Pos)CAN_F2R2_FB29_PosCAN_F2R2_FB28CAN_F2R2_FB28_Msk(0x1UL << CAN_F2R2_FB28_Pos)CAN_F2R2_FB28_PosCAN_F2R2_FB27CAN_F2R2_FB27_Msk(0x1UL << CAN_F2R2_FB27_Pos)CAN_F2R2_FB27_PosCAN_F2R2_FB26CAN_F2R2_FB26_Msk(0x1UL << CAN_F2R2_FB26_Pos)CAN_F2R2_FB26_PosCAN_F2R2_FB25CAN_F2R2_FB25_Msk(0x1UL << CAN_F2R2_FB25_Pos)CAN_F2R2_FB25_PosCAN_F2R2_FB24CAN_F2R2_FB24_Msk(0x1UL << CAN_F2R2_FB24_Pos)CAN_F2R2_FB24_PosCAN_F2R2_FB23CAN_F2R2_FB23_Msk(0x1UL << CAN_F2R2_FB23_Pos)CAN_F2R2_FB23_PosCAN_F2R2_FB22CAN_F2R2_FB22_Msk(0x1UL << CAN_F2R2_FB22_Pos)CAN_F2R2_FB22_PosCAN_F2R2_FB21CAN_F2R2_FB21_Msk(0x1UL << CAN_F2R2_FB21_Pos)CAN_F2R2_FB21_PosCAN_F2R2_FB20CAN_F2R2_FB20_Msk(0x1UL << CAN_F2R2_FB20_Pos)CAN_F2R2_FB20_PosCAN_F2R2_FB19CAN_F2R2_FB19_Msk(0x1UL << CAN_F2R2_FB19_Pos)CAN_F2R2_FB19_PosCAN_F2R2_FB18CAN_F2R2_FB18_Msk(0x1UL << CAN_F2R2_FB18_Pos)CAN_F2R2_FB18_PosCAN_F2R2_FB17CAN_F2R2_FB17_Msk(0x1UL << CAN_F2R2_FB17_Pos)CAN_F2R2_FB17_PosCAN_F2R2_FB16CAN_F2R2_FB16_Msk(0x1UL << CAN_F2R2_FB16_Pos)CAN_F2R2_FB16_PosCAN_F2R2_FB15CAN_F2R2_FB15_Msk(0x1UL << CAN_F2R2_FB15_Pos)CAN_F2R2_FB15_PosCAN_F2R2_FB14CAN_F2R2_FB14_Msk(0x1UL << CAN_F2R2_FB14_Pos)CAN_F2R2_FB14_PosCAN_F2R2_FB13CAN_F2R2_FB13_Msk(0x1UL << CAN_F2R2_FB13_Pos)CAN_F2R2_FB13_PosCAN_F2R2_FB12CAN_F2R2_FB12_Msk(0x1UL << CAN_F2R2_FB12_Pos)CAN_F2R2_FB12_PosCAN_F2R2_FB11CAN_F2R2_FB11_Msk(0x1UL << CAN_F2R2_FB11_Pos)CAN_F2R2_FB11_PosCAN_F2R2_FB10CAN_F2R2_FB10_Msk(0x1UL << CAN_F2R2_FB10_Pos)CAN_F2R2_FB10_PosCAN_F2R2_FB9CAN_F2R2_FB9_Msk(0x1UL << CAN_F2R2_FB9_Pos)CAN_F2R2_FB9_PosCAN_F2R2_FB8CAN_F2R2_FB8_Msk(0x1UL << CAN_F2R2_FB8_Pos)CAN_F2R2_FB8_PosCAN_F2R2_FB7CAN_F2R2_FB7_Msk(0x1UL << CAN_F2R2_FB7_Pos)CAN_F2R2_FB7_PosCAN_F2R2_FB6CAN_F2R2_FB6_Msk(0x1UL << CAN_F2R2_FB6_Pos)CAN_F2R2_FB6_PosCAN_F2R2_FB5CAN_F2R2_FB5_Msk(0x1UL << CAN_F2R2_FB5_Pos)CAN_F2R2_FB5_PosCAN_F2R2_FB4CAN_F2R2_FB4_Msk(0x1UL << CAN_F2R2_FB4_Pos)CAN_F2R2_FB4_PosCAN_F2R2_FB3CAN_F2R2_FB3_Msk(0x1UL << CAN_F2R2_FB3_Pos)CAN_F2R2_FB3_PosCAN_F2R2_FB2CAN_F2R2_FB2_Msk(0x1UL << CAN_F2R2_FB2_Pos)CAN_F2R2_FB2_PosCAN_F2R2_FB1CAN_F2R2_FB1_Msk(0x1UL << CAN_F2R2_FB1_Pos)CAN_F2R2_FB1_PosCAN_F2R2_FB0CAN_F2R2_FB0_Msk(0x1UL << CAN_F2R2_FB0_Pos)CAN_F2R2_FB0_PosCAN_F1R2_FB31CAN_F1R2_FB31_Msk(0x1UL << CAN_F1R2_FB31_Pos)CAN_F1R2_FB31_PosCAN_F1R2_FB30CAN_F1R2_FB30_Msk(0x1UL << CAN_F1R2_FB30_Pos)CAN_F1R2_FB30_PosCAN_F1R2_FB29CAN_F1R2_FB29_Msk(0x1UL << CAN_F1R2_FB29_Pos)CAN_F1R2_FB29_PosCAN_F1R2_FB28CAN_F1R2_FB28_Msk(0x1UL << CAN_F1R2_FB28_Pos)CAN_F1R2_FB28_PosCAN_F1R2_FB27CAN_F1R2_FB27_Msk(0x1UL << CAN_F1R2_FB27_Pos)CAN_F1R2_FB27_PosCAN_F1R2_FB26CAN_F1R2_FB26_Msk(0x1UL << CAN_F1R2_FB26_Pos)CAN_F1R2_FB26_PosCAN_F1R2_FB25CAN_F1R2_FB25_Msk(0x1UL << CAN_F1R2_FB25_Pos)CAN_F1R2_FB25_PosCAN_F1R2_FB24CAN_F1R2_FB24_Msk(0x1UL << CAN_F1R2_FB24_Pos)CAN_F1R2_FB24_PosCAN_F1R2_FB23CAN_F1R2_FB23_Msk(0x1UL << CAN_F1R2_FB23_Pos)CAN_F1R2_FB23_PosCAN_F1R2_FB22CAN_F1R2_FB22_Msk(0x1UL << CAN_F1R2_FB22_Pos)CAN_F1R2_FB22_PosCAN_F1R2_FB21CAN_F1R2_FB21_Msk(0x1UL << CAN_F1R2_FB21_Pos)CAN_F1R2_FB21_PosCAN_F1R2_FB20CAN_F1R2_FB20_Msk(0x1UL << CAN_F1R2_FB20_Pos)CAN_F1R2_FB20_PosCAN_F1R2_FB19CAN_F1R2_FB19_Msk(0x1UL << CAN_F1R2_FB19_Pos)CAN_F1R2_FB19_PosCAN_F1R2_FB18CAN_F1R2_FB18_Msk(0x1UL << CAN_F1R2_FB18_Pos)CAN_F1R2_FB18_PosCAN_F1R2_FB17CAN_F1R2_FB17_Msk(0x1UL << CAN_F1R2_FB17_Pos)CAN_F1R2_FB17_PosCAN_F1R2_FB16CAN_F1R2_FB16_Msk(0x1UL << CAN_F1R2_FB16_Pos)CAN_F1R2_FB16_PosCAN_F1R2_FB15CAN_F1R2_FB15_Msk(0x1UL << CAN_F1R2_FB15_Pos)CAN_F1R2_FB15_PosCAN_F1R2_FB14CAN_F1R2_FB14_Msk(0x1UL << CAN_F1R2_FB14_Pos)CAN_F1R2_FB14_PosCAN_F1R2_FB13CAN_F1R2_FB13_Msk(0x1UL << CAN_F1R2_FB13_Pos)CAN_F1R2_FB13_PosCAN_F1R2_FB12CAN_F1R2_FB12_Msk(0x1UL << CAN_F1R2_FB12_Pos)CAN_F1R2_FB12_PosCAN_F1R2_FB11CAN_F1R2_FB11_Msk(0x1UL << CAN_F1R2_FB11_Pos)CAN_F1R2_FB11_PosCAN_F1R2_FB10CAN_F1R2_FB10_Msk(0x1UL << CAN_F1R2_FB10_Pos)CAN_F1R2_FB10_PosCAN_F1R2_FB9CAN_F1R2_FB9_Msk(0x1UL << CAN_F1R2_FB9_Pos)CAN_F1R2_FB9_PosCAN_F1R2_FB8CAN_F1R2_FB8_Msk(0x1UL << CAN_F1R2_FB8_Pos)CAN_F1R2_FB8_PosCAN_F1R2_FB7CAN_F1R2_FB7_Msk(0x1UL << CAN_F1R2_FB7_Pos)CAN_F1R2_FB7_PosCAN_F1R2_FB6CAN_F1R2_FB6_Msk(0x1UL << CAN_F1R2_FB6_Pos)CAN_F1R2_FB6_PosCAN_F1R2_FB5CAN_F1R2_FB5_Msk(0x1UL << CAN_F1R2_FB5_Pos)CAN_F1R2_FB5_PosCAN_F1R2_FB4CAN_F1R2_FB4_Msk(0x1UL << CAN_F1R2_FB4_Pos)CAN_F1R2_FB4_PosCAN_F1R2_FB3CAN_F1R2_FB3_Msk(0x1UL << CAN_F1R2_FB3_Pos)CAN_F1R2_FB3_PosCAN_F1R2_FB2CAN_F1R2_FB2_Msk(0x1UL << CAN_F1R2_FB2_Pos)CAN_F1R2_FB2_PosCAN_F1R2_FB1CAN_F1R2_FB1_Msk(0x1UL << CAN_F1R2_FB1_Pos)CAN_F1R2_FB1_PosCAN_F1R2_FB0CAN_F1R2_FB0_Msk(0x1UL << CAN_F1R2_FB0_Pos)CAN_F1R2_FB0_PosCAN_F0R2_FB31CAN_F0R2_FB31_Msk(0x1UL << CAN_F0R2_FB31_Pos)CAN_F0R2_FB31_PosCAN_F0R2_FB30CAN_F0R2_FB30_Msk(0x1UL << CAN_F0R2_FB30_Pos)CAN_F0R2_FB30_PosCAN_F0R2_FB29CAN_F0R2_FB29_Msk(0x1UL << CAN_F0R2_FB29_Pos)CAN_F0R2_FB29_PosCAN_F0R2_FB28CAN_F0R2_FB28_Msk(0x1UL << CAN_F0R2_FB28_Pos)CAN_F0R2_FB28_PosCAN_F0R2_FB27CAN_F0R2_FB27_Msk(0x1UL << CAN_F0R2_FB27_Pos)CAN_F0R2_FB27_PosCAN_F0R2_FB26CAN_F0R2_FB26_Msk(0x1UL << CAN_F0R2_FB26_Pos)CAN_F0R2_FB26_PosCAN_F0R2_FB25CAN_F0R2_FB25_Msk(0x1UL << CAN_F0R2_FB25_Pos)CAN_F0R2_FB25_PosCAN_F0R2_FB24CAN_F0R2_FB24_Msk(0x1UL << CAN_F0R2_FB24_Pos)CAN_F0R2_FB24_PosCAN_F0R2_FB23CAN_F0R2_FB23_Msk(0x1UL << CAN_F0R2_FB23_Pos)CAN_F0R2_FB23_PosCAN_F0R2_FB22CAN_F0R2_FB22_Msk(0x1UL << CAN_F0R2_FB22_Pos)CAN_F0R2_FB22_PosCAN_F0R2_FB21CAN_F0R2_FB21_Msk(0x1UL << CAN_F0R2_FB21_Pos)CAN_F0R2_FB21_PosCAN_F0R2_FB20CAN_F0R2_FB20_Msk(0x1UL << CAN_F0R2_FB20_Pos)CAN_F0R2_FB20_PosCAN_F0R2_FB19CAN_F0R2_FB19_Msk(0x1UL << CAN_F0R2_FB19_Pos)CAN_F0R2_FB19_PosCAN_F0R2_FB18CAN_F0R2_FB18_Msk(0x1UL << CAN_F0R2_FB18_Pos)CAN_F0R2_FB18_PosCAN_F0R2_FB17CAN_F0R2_FB17_Msk(0x1UL << CAN_F0R2_FB17_Pos)CAN_F0R2_FB17_PosCAN_F0R2_FB16CAN_F0R2_FB16_Msk(0x1UL << CAN_F0R2_FB16_Pos)CAN_F0R2_FB16_PosCAN_F0R2_FB15CAN_F0R2_FB15_Msk(0x1UL << CAN_F0R2_FB15_Pos)CAN_F0R2_FB15_PosCAN_F0R2_FB14CAN_F0R2_FB14_Msk(0x1UL << CAN_F0R2_FB14_Pos)CAN_F0R2_FB14_PosCAN_F0R2_FB13CAN_F0R2_FB13_Msk(0x1UL << CAN_F0R2_FB13_Pos)CAN_F0R2_FB13_PosCAN_F0R2_FB12CAN_F0R2_FB12_Msk(0x1UL << CAN_F0R2_FB12_Pos)CAN_F0R2_FB12_PosCAN_F0R2_FB11CAN_F0R2_FB11_Msk(0x1UL << CAN_F0R2_FB11_Pos)CAN_F0R2_FB11_PosCAN_F0R2_FB10CAN_F0R2_FB10_Msk(0x1UL << CAN_F0R2_FB10_Pos)CAN_F0R2_FB10_PosCAN_F0R2_FB9CAN_F0R2_FB9_Msk(0x1UL << CAN_F0R2_FB9_Pos)CAN_F0R2_FB9_PosCAN_F0R2_FB8CAN_F0R2_FB8_Msk(0x1UL << CAN_F0R2_FB8_Pos)CAN_F0R2_FB8_PosCAN_F0R2_FB7CAN_F0R2_FB7_Msk(0x1UL << CAN_F0R2_FB7_Pos)CAN_F0R2_FB7_PosCAN_F0R2_FB6CAN_F0R2_FB6_Msk(0x1UL << CAN_F0R2_FB6_Pos)CAN_F0R2_FB6_PosCAN_F0R2_FB5CAN_F0R2_FB5_Msk(0x1UL << CAN_F0R2_FB5_Pos)CAN_F0R2_FB5_PosCAN_F0R2_FB4CAN_F0R2_FB4_Msk(0x1UL << CAN_F0R2_FB4_Pos)CAN_F0R2_FB4_PosCAN_F0R2_FB3CAN_F0R2_FB3_Msk(0x1UL << CAN_F0R2_FB3_Pos)CAN_F0R2_FB3_PosCAN_F0R2_FB2CAN_F0R2_FB2_Msk(0x1UL << CAN_F0R2_FB2_Pos)CAN_F0R2_FB2_PosCAN_F0R2_FB1CAN_F0R2_FB1_Msk(0x1UL << CAN_F0R2_FB1_Pos)CAN_F0R2_FB1_PosCAN_F0R2_FB0CAN_F0R2_FB0_Msk(0x1UL << CAN_F0R2_FB0_Pos)CAN_F0R2_FB0_PosCAN_F13R1_FB31CAN_F13R1_FB31_Msk(0x1UL << CAN_F13R1_FB31_Pos)CAN_F13R1_FB31_PosCAN_F13R1_FB30CAN_F13R1_FB30_Msk(0x1UL << CAN_F13R1_FB30_Pos)CAN_F13R1_FB30_PosCAN_F13R1_FB29CAN_F13R1_FB29_Msk(0x1UL << CAN_F13R1_FB29_Pos)CAN_F13R1_FB29_PosCAN_F13R1_FB28CAN_F13R1_FB28_Msk(0x1UL << CAN_F13R1_FB28_Pos)CAN_F13R1_FB28_PosCAN_F13R1_FB27CAN_F13R1_FB27_Msk(0x1UL << CAN_F13R1_FB27_Pos)CAN_F13R1_FB27_PosCAN_F13R1_FB26CAN_F13R1_FB26_Msk(0x1UL << CAN_F13R1_FB26_Pos)CAN_F13R1_FB26_PosCAN_F13R1_FB25CAN_F13R1_FB25_Msk(0x1UL << CAN_F13R1_FB25_Pos)CAN_F13R1_FB25_PosCAN_F13R1_FB24CAN_F13R1_FB24_Msk(0x1UL << CAN_F13R1_FB24_Pos)CAN_F13R1_FB24_PosCAN_F13R1_FB23CAN_F13R1_FB23_Msk(0x1UL << CAN_F13R1_FB23_Pos)CAN_F13R1_FB23_PosCAN_F13R1_FB22CAN_F13R1_FB22_Msk(0x1UL << CAN_F13R1_FB22_Pos)CAN_F13R1_FB22_PosCAN_F13R1_FB21CAN_F13R1_FB21_Msk(0x1UL << CAN_F13R1_FB21_Pos)CAN_F13R1_FB21_PosCAN_F13R1_FB20CAN_F13R1_FB20_Msk(0x1UL << CAN_F13R1_FB20_Pos)CAN_F13R1_FB20_PosCAN_F13R1_FB19CAN_F13R1_FB19_Msk(0x1UL << CAN_F13R1_FB19_Pos)CAN_F13R1_FB19_PosCAN_F13R1_FB18CAN_F13R1_FB18_Msk(0x1UL << CAN_F13R1_FB18_Pos)CAN_F13R1_FB18_PosCAN_F13R1_FB17CAN_F13R1_FB17_Msk(0x1UL << CAN_F13R1_FB17_Pos)CAN_F13R1_FB17_PosCAN_F13R1_FB16CAN_F13R1_FB16_Msk(0x1UL << CAN_F13R1_FB16_Pos)CAN_F13R1_FB16_PosCAN_F13R1_FB15CAN_F13R1_FB15_Msk(0x1UL << CAN_F13R1_FB15_Pos)CAN_F13R1_FB15_PosCAN_F13R1_FB14CAN_F13R1_FB14_Msk(0x1UL << CAN_F13R1_FB14_Pos)CAN_F13R1_FB14_PosCAN_F13R1_FB13CAN_F13R1_FB13_Msk(0x1UL << CAN_F13R1_FB13_Pos)CAN_F13R1_FB13_PosCAN_F13R1_FB12CAN_F13R1_FB12_Msk(0x1UL << CAN_F13R1_FB12_Pos)CAN_F13R1_FB12_PosCAN_F13R1_FB11CAN_F13R1_FB11_Msk(0x1UL << CAN_F13R1_FB11_Pos)CAN_F13R1_FB11_PosCAN_F13R1_FB10CAN_F13R1_FB10_Msk(0x1UL << CAN_F13R1_FB10_Pos)CAN_F13R1_FB10_PosCAN_F13R1_FB9CAN_F13R1_FB9_Msk(0x1UL << CAN_F13R1_FB9_Pos)CAN_F13R1_FB9_PosCAN_F13R1_FB8CAN_F13R1_FB8_Msk(0x1UL << CAN_F13R1_FB8_Pos)CAN_F13R1_FB8_PosCAN_F13R1_FB7CAN_F13R1_FB7_Msk(0x1UL << CAN_F13R1_FB7_Pos)CAN_F13R1_FB7_PosCAN_F13R1_FB6CAN_F13R1_FB6_Msk(0x1UL << CAN_F13R1_FB6_Pos)CAN_F13R1_FB6_PosCAN_F13R1_FB5CAN_F13R1_FB5_Msk(0x1UL << CAN_F13R1_FB5_Pos)CAN_F13R1_FB5_PosCAN_F13R1_FB4CAN_F13R1_FB4_Msk(0x1UL << CAN_F13R1_FB4_Pos)CAN_F13R1_FB4_PosCAN_F13R1_FB3CAN_F13R1_FB3_Msk(0x1UL << CAN_F13R1_FB3_Pos)CAN_F13R1_FB3_PosCAN_F13R1_FB2CAN_F13R1_FB2_Msk(0x1UL << CAN_F13R1_FB2_Pos)CAN_F13R1_FB2_PosCAN_F13R1_FB1CAN_F13R1_FB1_Msk(0x1UL << CAN_F13R1_FB1_Pos)CAN_F13R1_FB1_PosCAN_F13R1_FB0CAN_F13R1_FB0_Msk(0x1UL << CAN_F13R1_FB0_Pos)CAN_F13R1_FB0_PosCAN_F12R1_FB31CAN_F12R1_FB31_Msk(0x1UL << CAN_F12R1_FB31_Pos)CAN_F12R1_FB31_PosCAN_F12R1_FB30CAN_F12R1_FB30_Msk(0x1UL << CAN_F12R1_FB30_Pos)CAN_F12R1_FB30_PosCAN_F12R1_FB29CAN_F12R1_FB29_Msk(0x1UL << CAN_F12R1_FB29_Pos)CAN_F12R1_FB29_PosCAN_F12R1_FB28CAN_F12R1_FB28_Msk(0x1UL << CAN_F12R1_FB28_Pos)CAN_F12R1_FB28_PosCAN_F12R1_FB27CAN_F12R1_FB27_Msk(0x1UL << CAN_F12R1_FB27_Pos)CAN_F12R1_FB27_PosCAN_F12R1_FB26CAN_F12R1_FB26_Msk(0x1UL << CAN_F12R1_FB26_Pos)CAN_F12R1_FB26_PosCAN_F12R1_FB25CAN_F12R1_FB25_Msk(0x1UL << CAN_F12R1_FB25_Pos)CAN_F12R1_FB25_PosCAN_F12R1_FB24CAN_F12R1_FB24_Msk(0x1UL << CAN_F12R1_FB24_Pos)CAN_F12R1_FB24_PosCAN_F12R1_FB23CAN_F12R1_FB23_Msk(0x1UL << CAN_F12R1_FB23_Pos)CAN_F12R1_FB23_PosCAN_F12R1_FB22CAN_F12R1_FB22_Msk(0x1UL << CAN_F12R1_FB22_Pos)CAN_F12R1_FB22_PosCAN_F12R1_FB21CAN_F12R1_FB21_Msk(0x1UL << CAN_F12R1_FB21_Pos)CAN_F12R1_FB21_PosCAN_F12R1_FB20CAN_F12R1_FB20_Msk(0x1UL << CAN_F12R1_FB20_Pos)CAN_F12R1_FB20_PosCAN_F12R1_FB19CAN_F12R1_FB19_Msk(0x1UL << CAN_F12R1_FB19_Pos)CAN_F12R1_FB19_PosCAN_F12R1_FB18CAN_F12R1_FB18_Msk(0x1UL << CAN_F12R1_FB18_Pos)CAN_F12R1_FB18_PosCAN_F12R1_FB17CAN_F12R1_FB17_Msk(0x1UL << CAN_F12R1_FB17_Pos)CAN_F12R1_FB17_PosCAN_F12R1_FB16CAN_F12R1_FB16_Msk(0x1UL << CAN_F12R1_FB16_Pos)CAN_F12R1_FB16_PosCAN_F12R1_FB15CAN_F12R1_FB15_Msk(0x1UL << CAN_F12R1_FB15_Pos)CAN_F12R1_FB15_PosCAN_F12R1_FB14CAN_F12R1_FB14_Msk(0x1UL << CAN_F12R1_FB14_Pos)CAN_F12R1_FB14_PosCAN_F12R1_FB13CAN_F12R1_FB13_Msk(0x1UL << CAN_F12R1_FB13_Pos)CAN_F12R1_FB13_PosCAN_F12R1_FB12CAN_F12R1_FB12_Msk(0x1UL << CAN_F12R1_FB12_Pos)CAN_F12R1_FB12_PosCAN_F12R1_FB11CAN_F12R1_FB11_Msk(0x1UL << CAN_F12R1_FB11_Pos)CAN_F12R1_FB11_PosCAN_F12R1_FB10CAN_F12R1_FB10_Msk(0x1UL << CAN_F12R1_FB10_Pos)CAN_F12R1_FB10_PosCAN_F12R1_FB9CAN_F12R1_FB9_Msk(0x1UL << CAN_F12R1_FB9_Pos)CAN_F12R1_FB9_PosCAN_F12R1_FB8CAN_F12R1_FB8_Msk(0x1UL << CAN_F12R1_FB8_Pos)CAN_F12R1_FB8_PosCAN_F12R1_FB7CAN_F12R1_FB7_Msk(0x1UL << CAN_F12R1_FB7_Pos)CAN_F12R1_FB7_PosCAN_F12R1_FB6CAN_F12R1_FB6_Msk(0x1UL << CAN_F12R1_FB6_Pos)CAN_F12R1_FB6_PosCAN_F12R1_FB5CAN_F12R1_FB5_Msk(0x1UL << CAN_F12R1_FB5_Pos)CAN_F12R1_FB5_PosCAN_F12R1_FB4CAN_F12R1_FB4_Msk(0x1UL << CAN_F12R1_FB4_Pos)CAN_F12R1_FB4_PosCAN_F12R1_FB3CAN_F12R1_FB3_Msk(0x1UL << CAN_F12R1_FB3_Pos)CAN_F12R1_FB3_PosCAN_F12R1_FB2CAN_F12R1_FB2_Msk(0x1UL << CAN_F12R1_FB2_Pos)CAN_F12R1_FB2_PosCAN_F12R1_FB1CAN_F12R1_FB1_Msk(0x1UL << CAN_F12R1_FB1_Pos)CAN_F12R1_FB1_PosCAN_F12R1_FB0CAN_F12R1_FB0_Msk(0x1UL << CAN_F12R1_FB0_Pos)CAN_F12R1_FB0_PosCAN_F11R1_FB31CAN_F11R1_FB31_Msk(0x1UL << CAN_F11R1_FB31_Pos)CAN_F11R1_FB31_PosCAN_F11R1_FB30CAN_F11R1_FB30_Msk(0x1UL << CAN_F11R1_FB30_Pos)CAN_F11R1_FB30_PosCAN_F11R1_FB29CAN_F11R1_FB29_Msk(0x1UL << CAN_F11R1_FB29_Pos)CAN_F11R1_FB29_PosCAN_F11R1_FB28CAN_F11R1_FB28_Msk(0x1UL << CAN_F11R1_FB28_Pos)CAN_F11R1_FB28_PosCAN_F11R1_FB27CAN_F11R1_FB27_Msk(0x1UL << CAN_F11R1_FB27_Pos)CAN_F11R1_FB27_PosCAN_F11R1_FB26CAN_F11R1_FB26_Msk(0x1UL << CAN_F11R1_FB26_Pos)CAN_F11R1_FB26_PosCAN_F11R1_FB25CAN_F11R1_FB25_Msk(0x1UL << CAN_F11R1_FB25_Pos)CAN_F11R1_FB25_PosCAN_F11R1_FB24CAN_F11R1_FB24_Msk(0x1UL << CAN_F11R1_FB24_Pos)CAN_F11R1_FB24_PosCAN_F11R1_FB23CAN_F11R1_FB23_Msk(0x1UL << CAN_F11R1_FB23_Pos)CAN_F11R1_FB23_PosCAN_F11R1_FB22CAN_F11R1_FB22_Msk(0x1UL << CAN_F11R1_FB22_Pos)CAN_F11R1_FB22_PosCAN_F11R1_FB21CAN_F11R1_FB21_Msk(0x1UL << CAN_F11R1_FB21_Pos)CAN_F11R1_FB21_PosCAN_F11R1_FB20CAN_F11R1_FB20_Msk(0x1UL << CAN_F11R1_FB20_Pos)CAN_F11R1_FB20_PosCAN_F11R1_FB19CAN_F11R1_FB19_Msk(0x1UL << CAN_F11R1_FB19_Pos)CAN_F11R1_FB19_PosCAN_F11R1_FB18CAN_F11R1_FB18_Msk(0x1UL << CAN_F11R1_FB18_Pos)CAN_F11R1_FB18_PosCAN_F11R1_FB17CAN_F11R1_FB17_Msk(0x1UL << CAN_F11R1_FB17_Pos)CAN_F11R1_FB17_PosCAN_F11R1_FB16CAN_F11R1_FB16_Msk(0x1UL << CAN_F11R1_FB16_Pos)CAN_F11R1_FB16_PosCAN_F11R1_FB15CAN_F11R1_FB15_Msk(0x1UL << CAN_F11R1_FB15_Pos)CAN_F11R1_FB15_PosCAN_F11R1_FB14CAN_F11R1_FB14_Msk(0x1UL << CAN_F11R1_FB14_Pos)CAN_F11R1_FB14_PosCAN_F11R1_FB13CAN_F11R1_FB13_Msk(0x1UL << CAN_F11R1_FB13_Pos)CAN_F11R1_FB13_PosCAN_F11R1_FB12CAN_F11R1_FB12_Msk(0x1UL << CAN_F11R1_FB12_Pos)CAN_F11R1_FB12_PosCAN_F11R1_FB11CAN_F11R1_FB11_Msk(0x1UL << CAN_F11R1_FB11_Pos)CAN_F11R1_FB11_PosCAN_F11R1_FB10CAN_F11R1_FB10_Msk(0x1UL << CAN_F11R1_FB10_Pos)CAN_F11R1_FB10_PosCAN_F11R1_FB9CAN_F11R1_FB9_Msk(0x1UL << CAN_F11R1_FB9_Pos)CAN_F11R1_FB9_PosCAN_F11R1_FB8CAN_F11R1_FB8_Msk(0x1UL << CAN_F11R1_FB8_Pos)CAN_F11R1_FB8_PosCAN_F11R1_FB7CAN_F11R1_FB7_Msk(0x1UL << CAN_F11R1_FB7_Pos)CAN_F11R1_FB7_PosCAN_F11R1_FB6CAN_F11R1_FB6_Msk(0x1UL << CAN_F11R1_FB6_Pos)CAN_F11R1_FB6_PosCAN_F11R1_FB5CAN_F11R1_FB5_Msk(0x1UL << CAN_F11R1_FB5_Pos)CAN_F11R1_FB5_PosCAN_F11R1_FB4CAN_F11R1_FB4_Msk(0x1UL << CAN_F11R1_FB4_Pos)CAN_F11R1_FB4_PosCAN_F11R1_FB3CAN_F11R1_FB3_Msk(0x1UL << CAN_F11R1_FB3_Pos)CAN_F11R1_FB3_PosCAN_F11R1_FB2CAN_F11R1_FB2_Msk(0x1UL << CAN_F11R1_FB2_Pos)CAN_F11R1_FB2_PosCAN_F11R1_FB1CAN_F11R1_FB1_Msk(0x1UL << CAN_F11R1_FB1_Pos)CAN_F11R1_FB1_PosCAN_F11R1_FB0CAN_F11R1_FB0_Msk(0x1UL << CAN_F11R1_FB0_Pos)CAN_F11R1_FB0_PosCAN_F10R1_FB31CAN_F10R1_FB31_Msk(0x1UL << CAN_F10R1_FB31_Pos)CAN_F10R1_FB31_PosCAN_F10R1_FB30CAN_F10R1_FB30_Msk(0x1UL << CAN_F10R1_FB30_Pos)CAN_F10R1_FB30_PosCAN_F10R1_FB29CAN_F10R1_FB29_Msk(0x1UL << CAN_F10R1_FB29_Pos)CAN_F10R1_FB29_PosCAN_F10R1_FB28CAN_F10R1_FB28_Msk(0x1UL << CAN_F10R1_FB28_Pos)CAN_F10R1_FB28_PosCAN_F10R1_FB27CAN_F10R1_FB27_Msk(0x1UL << CAN_F10R1_FB27_Pos)CAN_F10R1_FB27_PosCAN_F10R1_FB26CAN_F10R1_FB26_Msk(0x1UL << CAN_F10R1_FB26_Pos)CAN_F10R1_FB26_PosCAN_F10R1_FB25CAN_F10R1_FB25_Msk(0x1UL << CAN_F10R1_FB25_Pos)CAN_F10R1_FB25_PosCAN_F10R1_FB24CAN_F10R1_FB24_Msk(0x1UL << CAN_F10R1_FB24_Pos)CAN_F10R1_FB24_PosCAN_F10R1_FB23CAN_F10R1_FB23_Msk(0x1UL << CAN_F10R1_FB23_Pos)CAN_F10R1_FB23_PosCAN_F10R1_FB22CAN_F10R1_FB22_Msk(0x1UL << CAN_F10R1_FB22_Pos)CAN_F10R1_FB22_PosCAN_F10R1_FB21CAN_F10R1_FB21_Msk(0x1UL << CAN_F10R1_FB21_Pos)CAN_F10R1_FB21_PosCAN_F10R1_FB20CAN_F10R1_FB20_Msk(0x1UL << CAN_F10R1_FB20_Pos)CAN_F10R1_FB20_PosCAN_F10R1_FB19CAN_F10R1_FB19_Msk(0x1UL << CAN_F10R1_FB19_Pos)CAN_F10R1_FB19_PosCAN_F10R1_FB18CAN_F10R1_FB18_Msk(0x1UL << CAN_F10R1_FB18_Pos)CAN_F10R1_FB18_PosCAN_F10R1_FB17CAN_F10R1_FB17_Msk(0x1UL << CAN_F10R1_FB17_Pos)CAN_F10R1_FB17_PosCAN_F10R1_FB16CAN_F10R1_FB16_Msk(0x1UL << CAN_F10R1_FB16_Pos)CAN_F10R1_FB16_PosCAN_F10R1_FB15CAN_F10R1_FB15_Msk(0x1UL << CAN_F10R1_FB15_Pos)CAN_F10R1_FB15_PosCAN_F10R1_FB14CAN_F10R1_FB14_Msk(0x1UL << CAN_F10R1_FB14_Pos)CAN_F10R1_FB14_PosCAN_F10R1_FB13CAN_F10R1_FB13_Msk(0x1UL << CAN_F10R1_FB13_Pos)CAN_F10R1_FB13_PosCAN_F10R1_FB12CAN_F10R1_FB12_Msk(0x1UL << CAN_F10R1_FB12_Pos)CAN_F10R1_FB12_PosCAN_F10R1_FB11CAN_F10R1_FB11_Msk(0x1UL << CAN_F10R1_FB11_Pos)CAN_F10R1_FB11_PosCAN_F10R1_FB10CAN_F10R1_FB10_Msk(0x1UL << CAN_F10R1_FB10_Pos)CAN_F10R1_FB10_PosCAN_F10R1_FB9CAN_F10R1_FB9_Msk(0x1UL << CAN_F10R1_FB9_Pos)CAN_F10R1_FB9_PosCAN_F10R1_FB8CAN_F10R1_FB8_Msk(0x1UL << CAN_F10R1_FB8_Pos)CAN_F10R1_FB8_PosCAN_F10R1_FB7CAN_F10R1_FB7_Msk(0x1UL << CAN_F10R1_FB7_Pos)CAN_F10R1_FB7_PosCAN_F10R1_FB6CAN_F10R1_FB6_Msk(0x1UL << CAN_F10R1_FB6_Pos)CAN_F10R1_FB6_PosCAN_F10R1_FB5CAN_F10R1_FB5_Msk(0x1UL << CAN_F10R1_FB5_Pos)CAN_F10R1_FB5_PosCAN_F10R1_FB4CAN_F10R1_FB4_Msk(0x1UL << CAN_F10R1_FB4_Pos)CAN_F10R1_FB4_PosCAN_F10R1_FB3CAN_F10R1_FB3_Msk(0x1UL << CAN_F10R1_FB3_Pos)CAN_F10R1_FB3_PosCAN_F10R1_FB2CAN_F10R1_FB2_Msk(0x1UL << CAN_F10R1_FB2_Pos)CAN_F10R1_FB2_PosCAN_F10R1_FB1CAN_F10R1_FB1_Msk(0x1UL << CAN_F10R1_FB1_Pos)CAN_F10R1_FB1_PosCAN_F10R1_FB0CAN_F10R1_FB0_Msk(0x1UL << CAN_F10R1_FB0_Pos)CAN_F10R1_FB0_PosCAN_F9R1_FB31CAN_F9R1_FB31_Msk(0x1UL << CAN_F9R1_FB31_Pos)CAN_F9R1_FB31_PosCAN_F9R1_FB30CAN_F9R1_FB30_Msk(0x1UL << CAN_F9R1_FB30_Pos)CAN_F9R1_FB30_PosCAN_F9R1_FB29CAN_F9R1_FB29_Msk(0x1UL << CAN_F9R1_FB29_Pos)CAN_F9R1_FB29_PosCAN_F9R1_FB28CAN_F9R1_FB28_Msk(0x1UL << CAN_F9R1_FB28_Pos)CAN_F9R1_FB28_PosCAN_F9R1_FB27CAN_F9R1_FB27_Msk(0x1UL << CAN_F9R1_FB27_Pos)CAN_F9R1_FB27_PosCAN_F9R1_FB26CAN_F9R1_FB26_Msk(0x1UL << CAN_F9R1_FB26_Pos)CAN_F9R1_FB26_PosCAN_F9R1_FB25CAN_F9R1_FB25_Msk(0x1UL << CAN_F9R1_FB25_Pos)CAN_F9R1_FB25_PosCAN_F9R1_FB24CAN_F9R1_FB24_Msk(0x1UL << CAN_F9R1_FB24_Pos)CAN_F9R1_FB24_PosCAN_F9R1_FB23CAN_F9R1_FB23_Msk(0x1UL << CAN_F9R1_FB23_Pos)CAN_F9R1_FB23_PosCAN_F9R1_FB22CAN_F9R1_FB22_Msk(0x1UL << CAN_F9R1_FB22_Pos)CAN_F9R1_FB22_PosCAN_F9R1_FB21CAN_F9R1_FB21_Msk(0x1UL << CAN_F9R1_FB21_Pos)CAN_F9R1_FB21_PosCAN_F9R1_FB20CAN_F9R1_FB20_Msk(0x1UL << CAN_F9R1_FB20_Pos)CAN_F9R1_FB20_PosCAN_F9R1_FB19CAN_F9R1_FB19_Msk(0x1UL << CAN_F9R1_FB19_Pos)CAN_F9R1_FB19_PosCAN_F9R1_FB18CAN_F9R1_FB18_Msk(0x1UL << CAN_F9R1_FB18_Pos)CAN_F9R1_FB18_PosCAN_F9R1_FB17CAN_F9R1_FB17_Msk(0x1UL << CAN_F9R1_FB17_Pos)CAN_F9R1_FB17_PosCAN_F9R1_FB16CAN_F9R1_FB16_Msk(0x1UL << CAN_F9R1_FB16_Pos)CAN_F9R1_FB16_PosCAN_F9R1_FB15CAN_F9R1_FB15_Msk(0x1UL << CAN_F9R1_FB15_Pos)CAN_F9R1_FB15_PosCAN_F9R1_FB14CAN_F9R1_FB14_Msk(0x1UL << CAN_F9R1_FB14_Pos)CAN_F9R1_FB14_PosCAN_F9R1_FB13CAN_F9R1_FB13_Msk(0x1UL << CAN_F9R1_FB13_Pos)CAN_F9R1_FB13_PosCAN_F9R1_FB12CAN_F9R1_FB12_Msk(0x1UL << CAN_F9R1_FB12_Pos)CAN_F9R1_FB12_PosCAN_F9R1_FB11CAN_F9R1_FB11_Msk(0x1UL << CAN_F9R1_FB11_Pos)CAN_F9R1_FB11_PosCAN_F9R1_FB10CAN_F9R1_FB10_Msk(0x1UL << CAN_F9R1_FB10_Pos)CAN_F9R1_FB10_PosCAN_F9R1_FB9CAN_F9R1_FB9_Msk(0x1UL << CAN_F9R1_FB9_Pos)CAN_F9R1_FB9_PosCAN_F9R1_FB8CAN_F9R1_FB8_Msk(0x1UL << CAN_F9R1_FB8_Pos)CAN_F9R1_FB8_PosCAN_F9R1_FB7CAN_F9R1_FB7_Msk(0x1UL << CAN_F9R1_FB7_Pos)CAN_F9R1_FB7_PosCAN_F9R1_FB6CAN_F9R1_FB6_Msk(0x1UL << CAN_F9R1_FB6_Pos)CAN_F9R1_FB6_PosCAN_F9R1_FB5CAN_F9R1_FB5_Msk(0x1UL << CAN_F9R1_FB5_Pos)CAN_F9R1_FB5_PosCAN_F9R1_FB4CAN_F9R1_FB4_Msk(0x1UL << CAN_F9R1_FB4_Pos)CAN_F9R1_FB4_PosCAN_F9R1_FB3CAN_F9R1_FB3_Msk(0x1UL << CAN_F9R1_FB3_Pos)CAN_F9R1_FB3_PosCAN_F9R1_FB2CAN_F9R1_FB2_Msk(0x1UL << CAN_F9R1_FB2_Pos)CAN_F9R1_FB2_PosCAN_F9R1_FB1CAN_F9R1_FB1_Msk(0x1UL << CAN_F9R1_FB1_Pos)CAN_F9R1_FB1_PosCAN_F9R1_FB0CAN_F9R1_FB0_Msk(0x1UL << CAN_F9R1_FB0_Pos)CAN_F9R1_FB0_PosCAN_F8R1_FB31CAN_F8R1_FB31_Msk(0x1UL << CAN_F8R1_FB31_Pos)CAN_F8R1_FB31_PosCAN_F8R1_FB30CAN_F8R1_FB30_Msk(0x1UL << CAN_F8R1_FB30_Pos)CAN_F8R1_FB30_PosCAN_F8R1_FB29CAN_F8R1_FB29_Msk(0x1UL << CAN_F8R1_FB29_Pos)CAN_F8R1_FB29_PosCAN_F8R1_FB28CAN_F8R1_FB28_Msk(0x1UL << CAN_F8R1_FB28_Pos)CAN_F8R1_FB28_PosCAN_F8R1_FB27CAN_F8R1_FB27_Msk(0x1UL << CAN_F8R1_FB27_Pos)CAN_F8R1_FB27_PosCAN_F8R1_FB26CAN_F8R1_FB26_Msk(0x1UL << CAN_F8R1_FB26_Pos)CAN_F8R1_FB26_PosCAN_F8R1_FB25CAN_F8R1_FB25_Msk(0x1UL << CAN_F8R1_FB25_Pos)CAN_F8R1_FB25_PosCAN_F8R1_FB24CAN_F8R1_FB24_Msk(0x1UL << CAN_F8R1_FB24_Pos)CAN_F8R1_FB24_PosCAN_F8R1_FB23CAN_F8R1_FB23_Msk(0x1UL << CAN_F8R1_FB23_Pos)CAN_F8R1_FB23_PosCAN_F8R1_FB22CAN_F8R1_FB22_Msk(0x1UL << CAN_F8R1_FB22_Pos)CAN_F8R1_FB22_PosCAN_F8R1_FB21CAN_F8R1_FB21_Msk(0x1UL << CAN_F8R1_FB21_Pos)CAN_F8R1_FB21_PosCAN_F8R1_FB20CAN_F8R1_FB20_Msk(0x1UL << CAN_F8R1_FB20_Pos)CAN_F8R1_FB20_PosCAN_F8R1_FB19CAN_F8R1_FB19_Msk(0x1UL << CAN_F8R1_FB19_Pos)CAN_F8R1_FB19_PosCAN_F8R1_FB18CAN_F8R1_FB18_Msk(0x1UL << CAN_F8R1_FB18_Pos)CAN_F8R1_FB18_PosCAN_F8R1_FB17CAN_F8R1_FB17_Msk(0x1UL << CAN_F8R1_FB17_Pos)CAN_F8R1_FB17_PosCAN_F8R1_FB16CAN_F8R1_FB16_Msk(0x1UL << CAN_F8R1_FB16_Pos)CAN_F8R1_FB16_PosCAN_F8R1_FB15CAN_F8R1_FB15_Msk(0x1UL << CAN_F8R1_FB15_Pos)CAN_F8R1_FB15_PosCAN_F8R1_FB14CAN_F8R1_FB14_Msk(0x1UL << CAN_F8R1_FB14_Pos)CAN_F8R1_FB14_PosCAN_F8R1_FB13CAN_F8R1_FB13_Msk(0x1UL << CAN_F8R1_FB13_Pos)CAN_F8R1_FB13_PosCAN_F8R1_FB12CAN_F8R1_FB12_Msk(0x1UL << CAN_F8R1_FB12_Pos)CAN_F8R1_FB12_PosCAN_F8R1_FB11CAN_F8R1_FB11_Msk(0x1UL << CAN_F8R1_FB11_Pos)CAN_F8R1_FB11_PosCAN_F8R1_FB10CAN_F8R1_FB10_Msk(0x1UL << CAN_F8R1_FB10_Pos)CAN_F8R1_FB10_PosCAN_F8R1_FB9CAN_F8R1_FB9_Msk(0x1UL << CAN_F8R1_FB9_Pos)CAN_F8R1_FB9_PosCAN_F8R1_FB8CAN_F8R1_FB8_Msk(0x1UL << CAN_F8R1_FB8_Pos)CAN_F8R1_FB8_PosCAN_F8R1_FB7CAN_F8R1_FB7_Msk(0x1UL << CAN_F8R1_FB7_Pos)CAN_F8R1_FB7_PosCAN_F8R1_FB6CAN_F8R1_FB6_Msk(0x1UL << CAN_F8R1_FB6_Pos)CAN_F8R1_FB6_PosCAN_F8R1_FB5CAN_F8R1_FB5_Msk(0x1UL << CAN_F8R1_FB5_Pos)CAN_F8R1_FB5_PosCAN_F8R1_FB4CAN_F8R1_FB4_Msk(0x1UL << CAN_F8R1_FB4_Pos)CAN_F8R1_FB4_PosCAN_F8R1_FB3CAN_F8R1_FB3_Msk(0x1UL << CAN_F8R1_FB3_Pos)CAN_F8R1_FB3_PosCAN_F8R1_FB2CAN_F8R1_FB2_Msk(0x1UL << CAN_F8R1_FB2_Pos)CAN_F8R1_FB2_PosCAN_F8R1_FB1CAN_F8R1_FB1_Msk(0x1UL << CAN_F8R1_FB1_Pos)CAN_F8R1_FB1_PosCAN_F8R1_FB0CAN_F8R1_FB0_Msk(0x1UL << CAN_F8R1_FB0_Pos)CAN_F8R1_FB0_PosCAN_F7R1_FB31CAN_F7R1_FB31_Msk(0x1UL << CAN_F7R1_FB31_Pos)CAN_F7R1_FB31_PosCAN_F7R1_FB30CAN_F7R1_FB30_Msk(0x1UL << CAN_F7R1_FB30_Pos)CAN_F7R1_FB30_PosCAN_F7R1_FB29CAN_F7R1_FB29_Msk(0x1UL << CAN_F7R1_FB29_Pos)CAN_F7R1_FB29_PosCAN_F7R1_FB28CAN_F7R1_FB28_Msk(0x1UL << CAN_F7R1_FB28_Pos)CAN_F7R1_FB28_PosCAN_F7R1_FB27CAN_F7R1_FB27_Msk(0x1UL << CAN_F7R1_FB27_Pos)CAN_F7R1_FB27_PosCAN_F7R1_FB26CAN_F7R1_FB26_Msk(0x1UL << CAN_F7R1_FB26_Pos)CAN_F7R1_FB26_PosCAN_F7R1_FB25CAN_F7R1_FB25_Msk(0x1UL << CAN_F7R1_FB25_Pos)CAN_F7R1_FB25_PosCAN_F7R1_FB24CAN_F7R1_FB24_Msk(0x1UL << CAN_F7R1_FB24_Pos)CAN_F7R1_FB24_PosCAN_F7R1_FB23CAN_F7R1_FB23_Msk(0x1UL << CAN_F7R1_FB23_Pos)CAN_F7R1_FB23_PosCAN_F7R1_FB22CAN_F7R1_FB22_Msk(0x1UL << CAN_F7R1_FB22_Pos)CAN_F7R1_FB22_PosCAN_F7R1_FB21CAN_F7R1_FB21_Msk(0x1UL << CAN_F7R1_FB21_Pos)CAN_F7R1_FB21_PosCAN_F7R1_FB20CAN_F7R1_FB20_Msk(0x1UL << CAN_F7R1_FB20_Pos)CAN_F7R1_FB20_PosCAN_F7R1_FB19CAN_F7R1_FB19_Msk(0x1UL << CAN_F7R1_FB19_Pos)CAN_F7R1_FB19_PosCAN_F7R1_FB18CAN_F7R1_FB18_Msk(0x1UL << CAN_F7R1_FB18_Pos)CAN_F7R1_FB18_PosCAN_F7R1_FB17CAN_F7R1_FB17_Msk(0x1UL << CAN_F7R1_FB17_Pos)CAN_F7R1_FB17_PosCAN_F7R1_FB16CAN_F7R1_FB16_Msk(0x1UL << CAN_F7R1_FB16_Pos)CAN_F7R1_FB16_PosCAN_F7R1_FB15CAN_F7R1_FB15_Msk(0x1UL << CAN_F7R1_FB15_Pos)CAN_F7R1_FB15_PosCAN_F7R1_FB14CAN_F7R1_FB14_Msk(0x1UL << CAN_F7R1_FB14_Pos)CAN_F7R1_FB14_PosCAN_F7R1_FB13CAN_F7R1_FB13_Msk(0x1UL << CAN_F7R1_FB13_Pos)CAN_F7R1_FB13_PosCAN_F7R1_FB12CAN_F7R1_FB12_Msk(0x1UL << CAN_F7R1_FB12_Pos)CAN_F7R1_FB12_PosCAN_F7R1_FB11CAN_F7R1_FB11_Msk(0x1UL << CAN_F7R1_FB11_Pos)CAN_F7R1_FB11_PosCAN_F7R1_FB10CAN_F7R1_FB10_Msk(0x1UL << CAN_F7R1_FB10_Pos)CAN_F7R1_FB10_PosCAN_F7R1_FB9CAN_F7R1_FB9_Msk(0x1UL << CAN_F7R1_FB9_Pos)CAN_F7R1_FB9_PosCAN_F7R1_FB8CAN_F7R1_FB8_Msk(0x1UL << CAN_F7R1_FB8_Pos)CAN_F7R1_FB8_PosCAN_F7R1_FB7CAN_F7R1_FB7_Msk(0x1UL << CAN_F7R1_FB7_Pos)CAN_F7R1_FB7_PosCAN_F7R1_FB6CAN_F7R1_FB6_Msk(0x1UL << CAN_F7R1_FB6_Pos)CAN_F7R1_FB6_PosCAN_F7R1_FB5CAN_F7R1_FB5_Msk(0x1UL << CAN_F7R1_FB5_Pos)CAN_F7R1_FB5_PosCAN_F7R1_FB4CAN_F7R1_FB4_Msk(0x1UL << CAN_F7R1_FB4_Pos)CAN_F7R1_FB4_PosCAN_F7R1_FB3CAN_F7R1_FB3_Msk(0x1UL << CAN_F7R1_FB3_Pos)CAN_F7R1_FB3_PosCAN_F7R1_FB2CAN_F7R1_FB2_Msk(0x1UL << CAN_F7R1_FB2_Pos)CAN_F7R1_FB2_PosCAN_F7R1_FB1CAN_F7R1_FB1_Msk(0x1UL << CAN_F7R1_FB1_Pos)CAN_F7R1_FB1_PosCAN_F7R1_FB0CAN_F7R1_FB0_Msk(0x1UL << CAN_F7R1_FB0_Pos)CAN_F7R1_FB0_PosCAN_F6R1_FB31CAN_F6R1_FB31_Msk(0x1UL << CAN_F6R1_FB31_Pos)CAN_F6R1_FB31_PosCAN_F6R1_FB30CAN_F6R1_FB30_Msk(0x1UL << CAN_F6R1_FB30_Pos)CAN_F6R1_FB30_PosCAN_F6R1_FB29CAN_F6R1_FB29_Msk(0x1UL << CAN_F6R1_FB29_Pos)CAN_F6R1_FB29_PosCAN_F6R1_FB28CAN_F6R1_FB28_Msk(0x1UL << CAN_F6R1_FB28_Pos)CAN_F6R1_FB28_PosCAN_F6R1_FB27CAN_F6R1_FB27_Msk(0x1UL << CAN_F6R1_FB27_Pos)CAN_F6R1_FB27_PosCAN_F6R1_FB26CAN_F6R1_FB26_Msk(0x1UL << CAN_F6R1_FB26_Pos)CAN_F6R1_FB26_PosCAN_F6R1_FB25CAN_F6R1_FB25_Msk(0x1UL << CAN_F6R1_FB25_Pos)CAN_F6R1_FB25_PosCAN_F6R1_FB24CAN_F6R1_FB24_Msk(0x1UL << CAN_F6R1_FB24_Pos)CAN_F6R1_FB24_PosCAN_F6R1_FB23CAN_F6R1_FB23_Msk(0x1UL << CAN_F6R1_FB23_Pos)CAN_F6R1_FB23_PosCAN_F6R1_FB22CAN_F6R1_FB22_Msk(0x1UL << CAN_F6R1_FB22_Pos)CAN_F6R1_FB22_PosCAN_F6R1_FB21CAN_F6R1_FB21_Msk(0x1UL << CAN_F6R1_FB21_Pos)CAN_F6R1_FB21_PosCAN_F6R1_FB20CAN_F6R1_FB20_Msk(0x1UL << CAN_F6R1_FB20_Pos)CAN_F6R1_FB20_PosCAN_F6R1_FB19CAN_F6R1_FB19_Msk(0x1UL << CAN_F6R1_FB19_Pos)CAN_F6R1_FB19_PosCAN_F6R1_FB18CAN_F6R1_FB18_Msk(0x1UL << CAN_F6R1_FB18_Pos)CAN_F6R1_FB18_PosCAN_F6R1_FB17CAN_F6R1_FB17_Msk(0x1UL << CAN_F6R1_FB17_Pos)CAN_F6R1_FB17_PosCAN_F6R1_FB16CAN_F6R1_FB16_Msk(0x1UL << CAN_F6R1_FB16_Pos)CAN_F6R1_FB16_PosCAN_F6R1_FB15CAN_F6R1_FB15_Msk(0x1UL << CAN_F6R1_FB15_Pos)CAN_F6R1_FB15_PosCAN_F6R1_FB14CAN_F6R1_FB14_Msk(0x1UL << CAN_F6R1_FB14_Pos)CAN_F6R1_FB14_PosCAN_F6R1_FB13CAN_F6R1_FB13_Msk(0x1UL << CAN_F6R1_FB13_Pos)CAN_F6R1_FB13_PosCAN_F6R1_FB12CAN_F6R1_FB12_Msk(0x1UL << CAN_F6R1_FB12_Pos)CAN_F6R1_FB12_PosCAN_F6R1_FB11CAN_F6R1_FB11_Msk(0x1UL << CAN_F6R1_FB11_Pos)CAN_F6R1_FB11_PosCAN_F6R1_FB10CAN_F6R1_FB10_Msk(0x1UL << CAN_F6R1_FB10_Pos)CAN_F6R1_FB10_PosCAN_F6R1_FB9CAN_F6R1_FB9_Msk(0x1UL << CAN_F6R1_FB9_Pos)CAN_F6R1_FB9_PosCAN_F6R1_FB8CAN_F6R1_FB8_Msk(0x1UL << CAN_F6R1_FB8_Pos)CAN_F6R1_FB8_PosCAN_F6R1_FB7CAN_F6R1_FB7_Msk(0x1UL << CAN_F6R1_FB7_Pos)CAN_F6R1_FB7_PosCAN_F6R1_FB6CAN_F6R1_FB6_Msk(0x1UL << CAN_F6R1_FB6_Pos)CAN_F6R1_FB6_PosCAN_F6R1_FB5CAN_F6R1_FB5_Msk(0x1UL << CAN_F6R1_FB5_Pos)CAN_F6R1_FB5_PosCAN_F6R1_FB4CAN_F6R1_FB4_Msk(0x1UL << CAN_F6R1_FB4_Pos)CAN_F6R1_FB4_PosCAN_F6R1_FB3CAN_F6R1_FB3_Msk(0x1UL << CAN_F6R1_FB3_Pos)CAN_F6R1_FB3_PosCAN_F6R1_FB2CAN_F6R1_FB2_Msk(0x1UL << CAN_F6R1_FB2_Pos)CAN_F6R1_FB2_PosCAN_F6R1_FB1CAN_F6R1_FB1_Msk(0x1UL << CAN_F6R1_FB1_Pos)CAN_F6R1_FB1_PosCAN_F6R1_FB0CAN_F6R1_FB0_Msk(0x1UL << CAN_F6R1_FB0_Pos)CAN_F6R1_FB0_PosCAN_F5R1_FB31CAN_F5R1_FB31_Msk(0x1UL << CAN_F5R1_FB31_Pos)CAN_F5R1_FB31_PosCAN_F5R1_FB30CAN_F5R1_FB30_Msk(0x1UL << CAN_F5R1_FB30_Pos)CAN_F5R1_FB30_PosCAN_F5R1_FB29CAN_F5R1_FB29_Msk(0x1UL << CAN_F5R1_FB29_Pos)CAN_F5R1_FB29_PosCAN_F5R1_FB28CAN_F5R1_FB28_Msk(0x1UL << CAN_F5R1_FB28_Pos)CAN_F5R1_FB28_PosCAN_F5R1_FB27CAN_F5R1_FB27_Msk(0x1UL << CAN_F5R1_FB27_Pos)CAN_F5R1_FB27_PosCAN_F5R1_FB26CAN_F5R1_FB26_Msk(0x1UL << CAN_F5R1_FB26_Pos)CAN_F5R1_FB26_PosCAN_F5R1_FB25CAN_F5R1_FB25_Msk(0x1UL << CAN_F5R1_FB25_Pos)CAN_F5R1_FB25_PosCAN_F5R1_FB24CAN_F5R1_FB24_Msk(0x1UL << CAN_F5R1_FB24_Pos)CAN_F5R1_FB24_PosCAN_F5R1_FB23CAN_F5R1_FB23_Msk(0x1UL << CAN_F5R1_FB23_Pos)CAN_F5R1_FB23_PosCAN_F5R1_FB22CAN_F5R1_FB22_Msk(0x1UL << CAN_F5R1_FB22_Pos)CAN_F5R1_FB22_PosCAN_F5R1_FB21CAN_F5R1_FB21_Msk(0x1UL << CAN_F5R1_FB21_Pos)CAN_F5R1_FB21_PosCAN_F5R1_FB20CAN_F5R1_FB20_Msk(0x1UL << CAN_F5R1_FB20_Pos)CAN_F5R1_FB20_PosCAN_F5R1_FB19CAN_F5R1_FB19_Msk(0x1UL << CAN_F5R1_FB19_Pos)CAN_F5R1_FB19_PosCAN_F5R1_FB18CAN_F5R1_FB18_Msk(0x1UL << CAN_F5R1_FB18_Pos)CAN_F5R1_FB18_PosCAN_F5R1_FB17CAN_F5R1_FB17_Msk(0x1UL << CAN_F5R1_FB17_Pos)CAN_F5R1_FB17_PosCAN_F5R1_FB16CAN_F5R1_FB16_Msk(0x1UL << CAN_F5R1_FB16_Pos)CAN_F5R1_FB16_PosCAN_F5R1_FB15CAN_F5R1_FB15_Msk(0x1UL << CAN_F5R1_FB15_Pos)CAN_F5R1_FB15_PosCAN_F5R1_FB14CAN_F5R1_FB14_Msk(0x1UL << CAN_F5R1_FB14_Pos)CAN_F5R1_FB14_PosCAN_F5R1_FB13CAN_F5R1_FB13_Msk(0x1UL << CAN_F5R1_FB13_Pos)CAN_F5R1_FB13_PosCAN_F5R1_FB12CAN_F5R1_FB12_Msk(0x1UL << CAN_F5R1_FB12_Pos)CAN_F5R1_FB12_PosCAN_F5R1_FB11CAN_F5R1_FB11_Msk(0x1UL << CAN_F5R1_FB11_Pos)CAN_F5R1_FB11_PosCAN_F5R1_FB10CAN_F5R1_FB10_Msk(0x1UL << CAN_F5R1_FB10_Pos)CAN_F5R1_FB10_PosCAN_F5R1_FB9CAN_F5R1_FB9_Msk(0x1UL << CAN_F5R1_FB9_Pos)CAN_F5R1_FB9_PosCAN_F5R1_FB8CAN_F5R1_FB8_Msk(0x1UL << CAN_F5R1_FB8_Pos)CAN_F5R1_FB8_PosCAN_F5R1_FB7CAN_F5R1_FB7_Msk(0x1UL << CAN_F5R1_FB7_Pos)CAN_F5R1_FB7_PosCAN_F5R1_FB6CAN_F5R1_FB6_Msk(0x1UL << CAN_F5R1_FB6_Pos)CAN_F5R1_FB6_PosCAN_F5R1_FB5CAN_F5R1_FB5_Msk(0x1UL << CAN_F5R1_FB5_Pos)CAN_F5R1_FB5_PosCAN_F5R1_FB4CAN_F5R1_FB4_Msk(0x1UL << CAN_F5R1_FB4_Pos)CAN_F5R1_FB4_PosCAN_F5R1_FB3CAN_F5R1_FB3_Msk(0x1UL << CAN_F5R1_FB3_Pos)CAN_F5R1_FB3_PosCAN_F5R1_FB2CAN_F5R1_FB2_Msk(0x1UL << CAN_F5R1_FB2_Pos)CAN_F5R1_FB2_PosCAN_F5R1_FB1CAN_F5R1_FB1_Msk(0x1UL << CAN_F5R1_FB1_Pos)CAN_F5R1_FB1_PosCAN_F5R1_FB0CAN_F5R1_FB0_Msk(0x1UL << CAN_F5R1_FB0_Pos)CAN_F5R1_FB0_PosCAN_F4R1_FB31CAN_F4R1_FB31_Msk(0x1UL << CAN_F4R1_FB31_Pos)CAN_F4R1_FB31_PosCAN_F4R1_FB30CAN_F4R1_FB30_Msk(0x1UL << CAN_F4R1_FB30_Pos)CAN_F4R1_FB30_PosCAN_F4R1_FB29CAN_F4R1_FB29_Msk(0x1UL << CAN_F4R1_FB29_Pos)CAN_F4R1_FB29_PosCAN_F4R1_FB28CAN_F4R1_FB28_Msk(0x1UL << CAN_F4R1_FB28_Pos)CAN_F4R1_FB28_PosCAN_F4R1_FB27CAN_F4R1_FB27_Msk(0x1UL << CAN_F4R1_FB27_Pos)CAN_F4R1_FB27_PosCAN_F4R1_FB26CAN_F4R1_FB26_Msk(0x1UL << CAN_F4R1_FB26_Pos)CAN_F4R1_FB26_PosCAN_F4R1_FB25CAN_F4R1_FB25_Msk(0x1UL << CAN_F4R1_FB25_Pos)CAN_F4R1_FB25_PosCAN_F4R1_FB24CAN_F4R1_FB24_Msk(0x1UL << CAN_F4R1_FB24_Pos)CAN_F4R1_FB24_PosCAN_F4R1_FB23CAN_F4R1_FB23_Msk(0x1UL << CAN_F4R1_FB23_Pos)CAN_F4R1_FB23_PosCAN_F4R1_FB22CAN_F4R1_FB22_Msk(0x1UL << CAN_F4R1_FB22_Pos)CAN_F4R1_FB22_PosCAN_F4R1_FB21CAN_F4R1_FB21_Msk(0x1UL << CAN_F4R1_FB21_Pos)CAN_F4R1_FB21_PosCAN_F4R1_FB20CAN_F4R1_FB20_Msk(0x1UL << CAN_F4R1_FB20_Pos)CAN_F4R1_FB20_PosCAN_F4R1_FB19CAN_F4R1_FB19_Msk(0x1UL << CAN_F4R1_FB19_Pos)CAN_F4R1_FB19_PosCAN_F4R1_FB18CAN_F4R1_FB18_Msk(0x1UL << CAN_F4R1_FB18_Pos)CAN_F4R1_FB18_PosCAN_F4R1_FB17CAN_F4R1_FB17_Msk(0x1UL << CAN_F4R1_FB17_Pos)CAN_F4R1_FB17_PosCAN_F4R1_FB16CAN_F4R1_FB16_Msk(0x1UL << CAN_F4R1_FB16_Pos)CAN_F4R1_FB16_PosCAN_F4R1_FB15CAN_F4R1_FB15_Msk(0x1UL << CAN_F4R1_FB15_Pos)CAN_F4R1_FB15_PosCAN_F4R1_FB14CAN_F4R1_FB14_Msk(0x1UL << CAN_F4R1_FB14_Pos)CAN_F4R1_FB14_PosCAN_F4R1_FB13CAN_F4R1_FB13_Msk(0x1UL << CAN_F4R1_FB13_Pos)CAN_F4R1_FB13_PosCAN_F4R1_FB12CAN_F4R1_FB12_Msk(0x1UL << CAN_F4R1_FB12_Pos)CAN_F4R1_FB12_PosCAN_F4R1_FB11CAN_F4R1_FB11_Msk(0x1UL << CAN_F4R1_FB11_Pos)CAN_F4R1_FB11_PosCAN_F4R1_FB10CAN_F4R1_FB10_Msk(0x1UL << CAN_F4R1_FB10_Pos)CAN_F4R1_FB10_PosCAN_F4R1_FB9CAN_F4R1_FB9_Msk(0x1UL << CAN_F4R1_FB9_Pos)CAN_F4R1_FB9_PosCAN_F4R1_FB8CAN_F4R1_FB8_Msk(0x1UL << CAN_F4R1_FB8_Pos)CAN_F4R1_FB8_PosCAN_F4R1_FB7CAN_F4R1_FB7_Msk(0x1UL << CAN_F4R1_FB7_Pos)CAN_F4R1_FB7_PosCAN_F4R1_FB6CAN_F4R1_FB6_Msk(0x1UL << CAN_F4R1_FB6_Pos)CAN_F4R1_FB6_PosCAN_F4R1_FB5CAN_F4R1_FB5_Msk(0x1UL << CAN_F4R1_FB5_Pos)CAN_F4R1_FB5_PosCAN_F4R1_FB4CAN_F4R1_FB4_Msk(0x1UL << CAN_F4R1_FB4_Pos)CAN_F4R1_FB4_PosCAN_F4R1_FB3CAN_F4R1_FB3_Msk(0x1UL << CAN_F4R1_FB3_Pos)CAN_F4R1_FB3_PosCAN_F4R1_FB2CAN_F4R1_FB2_Msk(0x1UL << CAN_F4R1_FB2_Pos)CAN_F4R1_FB2_PosCAN_F4R1_FB1CAN_F4R1_FB1_Msk(0x1UL << CAN_F4R1_FB1_Pos)CAN_F4R1_FB1_PosCAN_F4R1_FB0CAN_F4R1_FB0_Msk(0x1UL << CAN_F4R1_FB0_Pos)CAN_F4R1_FB0_PosCAN_F3R1_FB31CAN_F3R1_FB31_Msk(0x1UL << CAN_F3R1_FB31_Pos)CAN_F3R1_FB31_PosCAN_F3R1_FB30CAN_F3R1_FB30_Msk(0x1UL << CAN_F3R1_FB30_Pos)CAN_F3R1_FB30_PosCAN_F3R1_FB29CAN_F3R1_FB29_Msk(0x1UL << CAN_F3R1_FB29_Pos)CAN_F3R1_FB29_PosCAN_F3R1_FB28CAN_F3R1_FB28_Msk(0x1UL << CAN_F3R1_FB28_Pos)CAN_F3R1_FB28_PosCAN_F3R1_FB27CAN_F3R1_FB27_Msk(0x1UL << CAN_F3R1_FB27_Pos)CAN_F3R1_FB27_PosCAN_F3R1_FB26CAN_F3R1_FB26_Msk(0x1UL << CAN_F3R1_FB26_Pos)CAN_F3R1_FB26_PosCAN_F3R1_FB25CAN_F3R1_FB25_Msk(0x1UL << CAN_F3R1_FB25_Pos)CAN_F3R1_FB25_PosCAN_F3R1_FB24CAN_F3R1_FB24_Msk(0x1UL << CAN_F3R1_FB24_Pos)CAN_F3R1_FB24_PosCAN_F3R1_FB23CAN_F3R1_FB23_Msk(0x1UL << CAN_F3R1_FB23_Pos)CAN_F3R1_FB23_PosCAN_F3R1_FB22CAN_F3R1_FB22_Msk(0x1UL << CAN_F3R1_FB22_Pos)CAN_F3R1_FB22_PosCAN_F3R1_FB21CAN_F3R1_FB21_Msk(0x1UL << CAN_F3R1_FB21_Pos)CAN_F3R1_FB21_PosCAN_F3R1_FB20CAN_F3R1_FB20_Msk(0x1UL << CAN_F3R1_FB20_Pos)CAN_F3R1_FB20_PosCAN_F3R1_FB19CAN_F3R1_FB19_Msk(0x1UL << CAN_F3R1_FB19_Pos)CAN_F3R1_FB19_PosCAN_F3R1_FB18CAN_F3R1_FB18_Msk(0x1UL << CAN_F3R1_FB18_Pos)CAN_F3R1_FB18_PosCAN_F3R1_FB17CAN_F3R1_FB17_Msk(0x1UL << CAN_F3R1_FB17_Pos)CAN_F3R1_FB17_PosCAN_F3R1_FB16CAN_F3R1_FB16_Msk(0x1UL << CAN_F3R1_FB16_Pos)CAN_F3R1_FB16_PosCAN_F3R1_FB15CAN_F3R1_FB15_Msk(0x1UL << CAN_F3R1_FB15_Pos)CAN_F3R1_FB15_PosCAN_F3R1_FB14CAN_F3R1_FB14_Msk(0x1UL << CAN_F3R1_FB14_Pos)CAN_F3R1_FB14_PosCAN_F3R1_FB13CAN_F3R1_FB13_Msk(0x1UL << CAN_F3R1_FB13_Pos)CAN_F3R1_FB13_PosCAN_F3R1_FB12CAN_F3R1_FB12_Msk(0x1UL << CAN_F3R1_FB12_Pos)CAN_F3R1_FB12_PosCAN_F3R1_FB11CAN_F3R1_FB11_Msk(0x1UL << CAN_F3R1_FB11_Pos)CAN_F3R1_FB11_PosCAN_F3R1_FB10CAN_F3R1_FB10_Msk(0x1UL << CAN_F3R1_FB10_Pos)CAN_F3R1_FB10_PosCAN_F3R1_FB9CAN_F3R1_FB9_Msk(0x1UL << CAN_F3R1_FB9_Pos)CAN_F3R1_FB9_PosCAN_F3R1_FB8CAN_F3R1_FB8_Msk(0x1UL << CAN_F3R1_FB8_Pos)CAN_F3R1_FB8_PosCAN_F3R1_FB7CAN_F3R1_FB7_Msk(0x1UL << CAN_F3R1_FB7_Pos)CAN_F3R1_FB7_PosCAN_F3R1_FB6CAN_F3R1_FB6_Msk(0x1UL << CAN_F3R1_FB6_Pos)CAN_F3R1_FB6_PosCAN_F3R1_FB5CAN_F3R1_FB5_Msk(0x1UL << CAN_F3R1_FB5_Pos)CAN_F3R1_FB5_PosCAN_F3R1_FB4CAN_F3R1_FB4_Msk(0x1UL << CAN_F3R1_FB4_Pos)CAN_F3R1_FB4_PosCAN_F3R1_FB3CAN_F3R1_FB3_Msk(0x1UL << CAN_F3R1_FB3_Pos)CAN_F3R1_FB3_PosCAN_F3R1_FB2CAN_F3R1_FB2_Msk(0x1UL << CAN_F3R1_FB2_Pos)CAN_F3R1_FB2_PosCAN_F3R1_FB1CAN_F3R1_FB1_Msk(0x1UL << CAN_F3R1_FB1_Pos)CAN_F3R1_FB1_PosCAN_F3R1_FB0CAN_F3R1_FB0_Msk(0x1UL << CAN_F3R1_FB0_Pos)CAN_F3R1_FB0_PosCAN_F2R1_FB31CAN_F2R1_FB31_Msk(0x1UL << CAN_F2R1_FB31_Pos)CAN_F2R1_FB31_PosCAN_F2R1_FB30CAN_F2R1_FB30_Msk(0x1UL << CAN_F2R1_FB30_Pos)CAN_F2R1_FB30_PosCAN_F2R1_FB29CAN_F2R1_FB29_Msk(0x1UL << CAN_F2R1_FB29_Pos)CAN_F2R1_FB29_PosCAN_F2R1_FB28CAN_F2R1_FB28_Msk(0x1UL << CAN_F2R1_FB28_Pos)CAN_F2R1_FB28_PosCAN_F2R1_FB27CAN_F2R1_FB27_Msk(0x1UL << CAN_F2R1_FB27_Pos)CAN_F2R1_FB27_PosCAN_F2R1_FB26CAN_F2R1_FB26_Msk(0x1UL << CAN_F2R1_FB26_Pos)CAN_F2R1_FB26_PosCAN_F2R1_FB25CAN_F2R1_FB25_Msk(0x1UL << CAN_F2R1_FB25_Pos)CAN_F2R1_FB25_PosCAN_F2R1_FB24CAN_F2R1_FB24_Msk(0x1UL << CAN_F2R1_FB24_Pos)CAN_F2R1_FB24_PosCAN_F2R1_FB23CAN_F2R1_FB23_Msk(0x1UL << CAN_F2R1_FB23_Pos)CAN_F2R1_FB23_PosCAN_F2R1_FB22CAN_F2R1_FB22_Msk(0x1UL << CAN_F2R1_FB22_Pos)CAN_F2R1_FB22_PosCAN_F2R1_FB21CAN_F2R1_FB21_Msk(0x1UL << CAN_F2R1_FB21_Pos)CAN_F2R1_FB21_PosCAN_F2R1_FB20CAN_F2R1_FB20_Msk(0x1UL << CAN_F2R1_FB20_Pos)CAN_F2R1_FB20_PosCAN_F2R1_FB19CAN_F2R1_FB19_Msk(0x1UL << CAN_F2R1_FB19_Pos)CAN_F2R1_FB19_PosCAN_F2R1_FB18CAN_F2R1_FB18_Msk(0x1UL << CAN_F2R1_FB18_Pos)CAN_F2R1_FB18_PosCAN_F2R1_FB17CAN_F2R1_FB17_Msk(0x1UL << CAN_F2R1_FB17_Pos)CAN_F2R1_FB17_PosCAN_F2R1_FB16CAN_F2R1_FB16_Msk(0x1UL << CAN_F2R1_FB16_Pos)CAN_F2R1_FB16_PosCAN_F2R1_FB15CAN_F2R1_FB15_Msk(0x1UL << CAN_F2R1_FB15_Pos)CAN_F2R1_FB15_PosCAN_F2R1_FB14CAN_F2R1_FB14_Msk(0x1UL << CAN_F2R1_FB14_Pos)CAN_F2R1_FB14_PosCAN_F2R1_FB13CAN_F2R1_FB13_Msk(0x1UL << CAN_F2R1_FB13_Pos)CAN_F2R1_FB13_PosCAN_F2R1_FB12CAN_F2R1_FB12_Msk(0x1UL << CAN_F2R1_FB12_Pos)CAN_F2R1_FB12_PosCAN_F2R1_FB11CAN_F2R1_FB11_Msk(0x1UL << CAN_F2R1_FB11_Pos)CAN_F2R1_FB11_PosCAN_F2R1_FB10CAN_F2R1_FB10_Msk(0x1UL << CAN_F2R1_FB10_Pos)CAN_F2R1_FB10_PosCAN_F2R1_FB9CAN_F2R1_FB9_Msk(0x1UL << CAN_F2R1_FB9_Pos)CAN_F2R1_FB9_PosCAN_F2R1_FB8CAN_F2R1_FB8_Msk(0x1UL << CAN_F2R1_FB8_Pos)CAN_F2R1_FB8_PosCAN_F2R1_FB7CAN_F2R1_FB7_Msk(0x1UL << CAN_F2R1_FB7_Pos)CAN_F2R1_FB7_PosCAN_F2R1_FB6CAN_F2R1_FB6_Msk(0x1UL << CAN_F2R1_FB6_Pos)CAN_F2R1_FB6_PosCAN_F2R1_FB5CAN_F2R1_FB5_Msk(0x1UL << CAN_F2R1_FB5_Pos)CAN_F2R1_FB5_PosCAN_F2R1_FB4CAN_F2R1_FB4_Msk(0x1UL << CAN_F2R1_FB4_Pos)CAN_F2R1_FB4_PosCAN_F2R1_FB3CAN_F2R1_FB3_Msk(0x1UL << CAN_F2R1_FB3_Pos)CAN_F2R1_FB3_PosCAN_F2R1_FB2CAN_F2R1_FB2_Msk(0x1UL << CAN_F2R1_FB2_Pos)CAN_F2R1_FB2_PosCAN_F2R1_FB1CAN_F2R1_FB1_Msk(0x1UL << CAN_F2R1_FB1_Pos)CAN_F2R1_FB1_PosCAN_F2R1_FB0CAN_F2R1_FB0_Msk(0x1UL << CAN_F2R1_FB0_Pos)CAN_F2R1_FB0_PosCAN_F1R1_FB31CAN_F1R1_FB31_Msk(0x1UL << CAN_F1R1_FB31_Pos)CAN_F1R1_FB31_PosCAN_F1R1_FB30CAN_F1R1_FB30_Msk(0x1UL << CAN_F1R1_FB30_Pos)CAN_F1R1_FB30_PosCAN_F1R1_FB29CAN_F1R1_FB29_Msk(0x1UL << CAN_F1R1_FB29_Pos)CAN_F1R1_FB29_PosCAN_F1R1_FB28CAN_F1R1_FB28_Msk(0x1UL << CAN_F1R1_FB28_Pos)CAN_F1R1_FB28_PosCAN_F1R1_FB27CAN_F1R1_FB27_Msk(0x1UL << CAN_F1R1_FB27_Pos)CAN_F1R1_FB27_PosCAN_F1R1_FB26CAN_F1R1_FB26_Msk(0x1UL << CAN_F1R1_FB26_Pos)CAN_F1R1_FB26_PosCAN_F1R1_FB25CAN_F1R1_FB25_Msk(0x1UL << CAN_F1R1_FB25_Pos)CAN_F1R1_FB25_PosCAN_F1R1_FB24CAN_F1R1_FB24_Msk(0x1UL << CAN_F1R1_FB24_Pos)CAN_F1R1_FB24_PosCAN_F1R1_FB23CAN_F1R1_FB23_Msk(0x1UL << CAN_F1R1_FB23_Pos)CAN_F1R1_FB23_PosCAN_F1R1_FB22CAN_F1R1_FB22_Msk(0x1UL << CAN_F1R1_FB22_Pos)CAN_F1R1_FB22_PosCAN_F1R1_FB21CAN_F1R1_FB21_Msk(0x1UL << CAN_F1R1_FB21_Pos)CAN_F1R1_FB21_PosCAN_F1R1_FB20CAN_F1R1_FB20_Msk(0x1UL << CAN_F1R1_FB20_Pos)CAN_F1R1_FB20_PosCAN_F1R1_FB19CAN_F1R1_FB19_Msk(0x1UL << CAN_F1R1_FB19_Pos)CAN_F1R1_FB19_PosCAN_F1R1_FB18CAN_F1R1_FB18_Msk(0x1UL << CAN_F1R1_FB18_Pos)CAN_F1R1_FB18_PosCAN_F1R1_FB17CAN_F1R1_FB17_Msk(0x1UL << CAN_F1R1_FB17_Pos)CAN_F1R1_FB17_PosCAN_F1R1_FB16CAN_F1R1_FB16_Msk(0x1UL << CAN_F1R1_FB16_Pos)CAN_F1R1_FB16_PosCAN_F1R1_FB15CAN_F1R1_FB15_Msk(0x1UL << CAN_F1R1_FB15_Pos)CAN_F1R1_FB15_PosCAN_F1R1_FB14CAN_F1R1_FB14_Msk(0x1UL << CAN_F1R1_FB14_Pos)CAN_F1R1_FB14_PosCAN_F1R1_FB13CAN_F1R1_FB13_Msk(0x1UL << CAN_F1R1_FB13_Pos)CAN_F1R1_FB13_PosCAN_F1R1_FB12CAN_F1R1_FB12_Msk(0x1UL << CAN_F1R1_FB12_Pos)CAN_F1R1_FB12_PosCAN_F1R1_FB11CAN_F1R1_FB11_Msk(0x1UL << CAN_F1R1_FB11_Pos)CAN_F1R1_FB11_PosCAN_F1R1_FB10CAN_F1R1_FB10_Msk(0x1UL << CAN_F1R1_FB10_Pos)CAN_F1R1_FB10_PosCAN_F1R1_FB9CAN_F1R1_FB9_Msk(0x1UL << CAN_F1R1_FB9_Pos)CAN_F1R1_FB9_PosCAN_F1R1_FB8CAN_F1R1_FB8_Msk(0x1UL << CAN_F1R1_FB8_Pos)CAN_F1R1_FB8_PosCAN_F1R1_FB7CAN_F1R1_FB7_Msk(0x1UL << CAN_F1R1_FB7_Pos)CAN_F1R1_FB7_PosCAN_F1R1_FB6CAN_F1R1_FB6_Msk(0x1UL << CAN_F1R1_FB6_Pos)CAN_F1R1_FB6_PosCAN_F1R1_FB5CAN_F1R1_FB5_Msk(0x1UL << CAN_F1R1_FB5_Pos)CAN_F1R1_FB5_PosCAN_F1R1_FB4CAN_F1R1_FB4_Msk(0x1UL << CAN_F1R1_FB4_Pos)CAN_F1R1_FB4_PosCAN_F1R1_FB3CAN_F1R1_FB3_Msk(0x1UL << CAN_F1R1_FB3_Pos)CAN_F1R1_FB3_PosCAN_F1R1_FB2CAN_F1R1_FB2_Msk(0x1UL << CAN_F1R1_FB2_Pos)CAN_F1R1_FB2_PosCAN_F1R1_FB1CAN_F1R1_FB1_Msk(0x1UL << CAN_F1R1_FB1_Pos)CAN_F1R1_FB1_PosCAN_F1R1_FB0CAN_F1R1_FB0_Msk(0x1UL << CAN_F1R1_FB0_Pos)CAN_F1R1_FB0_PosCAN_F0R1_FB31CAN_F0R1_FB31_Msk(0x1UL << CAN_F0R1_FB31_Pos)CAN_F0R1_FB31_PosCAN_F0R1_FB30CAN_F0R1_FB30_Msk(0x1UL << CAN_F0R1_FB30_Pos)CAN_F0R1_FB30_PosCAN_F0R1_FB29CAN_F0R1_FB29_Msk(0x1UL << CAN_F0R1_FB29_Pos)CAN_F0R1_FB29_PosCAN_F0R1_FB28CAN_F0R1_FB28_Msk(0x1UL << CAN_F0R1_FB28_Pos)CAN_F0R1_FB28_PosCAN_F0R1_FB27CAN_F0R1_FB27_Msk(0x1UL << CAN_F0R1_FB27_Pos)CAN_F0R1_FB27_PosCAN_F0R1_FB26CAN_F0R1_FB26_Msk(0x1UL << CAN_F0R1_FB26_Pos)CAN_F0R1_FB26_PosCAN_F0R1_FB25CAN_F0R1_FB25_Msk(0x1UL << CAN_F0R1_FB25_Pos)CAN_F0R1_FB25_PosCAN_F0R1_FB24CAN_F0R1_FB24_Msk(0x1UL << CAN_F0R1_FB24_Pos)CAN_F0R1_FB24_PosCAN_F0R1_FB23CAN_F0R1_FB23_Msk(0x1UL << CAN_F0R1_FB23_Pos)CAN_F0R1_FB23_PosCAN_F0R1_FB22CAN_F0R1_FB22_Msk(0x1UL << CAN_F0R1_FB22_Pos)CAN_F0R1_FB22_PosCAN_F0R1_FB21CAN_F0R1_FB21_Msk(0x1UL << CAN_F0R1_FB21_Pos)CAN_F0R1_FB21_PosCAN_F0R1_FB20CAN_F0R1_FB20_Msk(0x1UL << CAN_F0R1_FB20_Pos)CAN_F0R1_FB20_PosCAN_F0R1_FB19CAN_F0R1_FB19_Msk(0x1UL << CAN_F0R1_FB19_Pos)CAN_F0R1_FB19_PosCAN_F0R1_FB18CAN_F0R1_FB18_Msk(0x1UL << CAN_F0R1_FB18_Pos)CAN_F0R1_FB18_PosCAN_F0R1_FB17CAN_F0R1_FB17_Msk(0x1UL << CAN_F0R1_FB17_Pos)CAN_F0R1_FB17_PosCAN_F0R1_FB16CAN_F0R1_FB16_Msk(0x1UL << CAN_F0R1_FB16_Pos)CAN_F0R1_FB16_PosCAN_F0R1_FB15CAN_F0R1_FB15_Msk(0x1UL << CAN_F0R1_FB15_Pos)CAN_F0R1_FB15_PosCAN_F0R1_FB14CAN_F0R1_FB14_Msk(0x1UL << CAN_F0R1_FB14_Pos)CAN_F0R1_FB14_PosCAN_F0R1_FB13CAN_F0R1_FB13_Msk(0x1UL << CAN_F0R1_FB13_Pos)CAN_F0R1_FB13_PosCAN_F0R1_FB12CAN_F0R1_FB12_Msk(0x1UL << CAN_F0R1_FB12_Pos)CAN_F0R1_FB12_PosCAN_F0R1_FB11CAN_F0R1_FB11_Msk(0x1UL << CAN_F0R1_FB11_Pos)CAN_F0R1_FB11_PosCAN_F0R1_FB10CAN_F0R1_FB10_Msk(0x1UL << CAN_F0R1_FB10_Pos)CAN_F0R1_FB10_PosCAN_F0R1_FB9CAN_F0R1_FB9_Msk(0x1UL << CAN_F0R1_FB9_Pos)CAN_F0R1_FB9_PosCAN_F0R1_FB8CAN_F0R1_FB8_Msk(0x1UL << CAN_F0R1_FB8_Pos)CAN_F0R1_FB8_PosCAN_F0R1_FB7CAN_F0R1_FB7_Msk(0x1UL << CAN_F0R1_FB7_Pos)CAN_F0R1_FB7_PosCAN_F0R1_FB6CAN_F0R1_FB6_Msk(0x1UL << CAN_F0R1_FB6_Pos)CAN_F0R1_FB6_PosCAN_F0R1_FB5CAN_F0R1_FB5_Msk(0x1UL << CAN_F0R1_FB5_Pos)CAN_F0R1_FB5_PosCAN_F0R1_FB4CAN_F0R1_FB4_Msk(0x1UL << CAN_F0R1_FB4_Pos)CAN_F0R1_FB4_PosCAN_F0R1_FB3CAN_F0R1_FB3_Msk(0x1UL << CAN_F0R1_FB3_Pos)CAN_F0R1_FB3_PosCAN_F0R1_FB2CAN_F0R1_FB2_Msk(0x1UL << CAN_F0R1_FB2_Pos)CAN_F0R1_FB2_PosCAN_F0R1_FB1CAN_F0R1_FB1_Msk(0x1UL << CAN_F0R1_FB1_Pos)CAN_F0R1_FB1_PosCAN_F0R1_FB0CAN_F0R1_FB0_Msk(0x1UL << CAN_F0R1_FB0_Pos)CAN_F0R1_FB0_PosCAN_FA1R_FACT13CAN_FA1R_FACT13_Msk(0x1UL << CAN_FA1R_FACT13_Pos)CAN_FA1R_FACT13_PosCAN_FA1R_FACT12CAN_FA1R_FACT12_Msk(0x1UL << CAN_FA1R_FACT12_Pos)CAN_FA1R_FACT12_PosCAN_FA1R_FACT11CAN_FA1R_FACT11_Msk(0x1UL << CAN_FA1R_FACT11_Pos)CAN_FA1R_FACT11_PosCAN_FA1R_FACT10CAN_FA1R_FACT10_Msk(0x1UL << CAN_FA1R_FACT10_Pos)CAN_FA1R_FACT10_PosCAN_FA1R_FACT9CAN_FA1R_FACT9_Msk(0x1UL << CAN_FA1R_FACT9_Pos)CAN_FA1R_FACT9_PosCAN_FA1R_FACT8CAN_FA1R_FACT8_Msk(0x1UL << CAN_FA1R_FACT8_Pos)CAN_FA1R_FACT8_PosCAN_FA1R_FACT7CAN_FA1R_FACT7_Msk(0x1UL << CAN_FA1R_FACT7_Pos)CAN_FA1R_FACT7_PosCAN_FA1R_FACT6CAN_FA1R_FACT6_Msk(0x1UL << CAN_FA1R_FACT6_Pos)CAN_FA1R_FACT6_PosCAN_FA1R_FACT5CAN_FA1R_FACT5_Msk(0x1UL << CAN_FA1R_FACT5_Pos)CAN_FA1R_FACT5_PosCAN_FA1R_FACT4CAN_FA1R_FACT4_Msk(0x1UL << CAN_FA1R_FACT4_Pos)CAN_FA1R_FACT4_PosCAN_FA1R_FACT3CAN_FA1R_FACT3_Msk(0x1UL << CAN_FA1R_FACT3_Pos)CAN_FA1R_FACT3_PosCAN_FA1R_FACT2CAN_FA1R_FACT2_Msk(0x1UL << CAN_FA1R_FACT2_Pos)CAN_FA1R_FACT2_PosCAN_FA1R_FACT1CAN_FA1R_FACT1_Msk(0x1UL << CAN_FA1R_FACT1_Pos)CAN_FA1R_FACT1_PosCAN_FA1R_FACT0CAN_FA1R_FACT0_Msk(0x1UL << CAN_FA1R_FACT0_Pos)CAN_FA1R_FACT0_PosCAN_FA1R_FACTCAN_FA1R_FACT_Msk(0x3FFFUL << CAN_FA1R_FACT_Pos)CAN_FA1R_FACT_PosCAN_FFA1R_FFA13CAN_FFA1R_FFA13_Msk(0x1UL << CAN_FFA1R_FFA13_Pos)CAN_FFA1R_FFA13_PosCAN_FFA1R_FFA12CAN_FFA1R_FFA12_Msk(0x1UL << CAN_FFA1R_FFA12_Pos)CAN_FFA1R_FFA12_PosCAN_FFA1R_FFA11CAN_FFA1R_FFA11_Msk(0x1UL << CAN_FFA1R_FFA11_Pos)CAN_FFA1R_FFA11_PosCAN_FFA1R_FFA10CAN_FFA1R_FFA10_Msk(0x1UL << CAN_FFA1R_FFA10_Pos)CAN_FFA1R_FFA10_PosCAN_FFA1R_FFA9CAN_FFA1R_FFA9_Msk(0x1UL << CAN_FFA1R_FFA9_Pos)CAN_FFA1R_FFA9_PosCAN_FFA1R_FFA8CAN_FFA1R_FFA8_Msk(0x1UL << CAN_FFA1R_FFA8_Pos)CAN_FFA1R_FFA8_PosCAN_FFA1R_FFA7CAN_FFA1R_FFA7_Msk(0x1UL << CAN_FFA1R_FFA7_Pos)CAN_FFA1R_FFA7_PosCAN_FFA1R_FFA6CAN_FFA1R_FFA6_Msk(0x1UL << CAN_FFA1R_FFA6_Pos)CAN_FFA1R_FFA6_PosCAN_FFA1R_FFA5CAN_FFA1R_FFA5_Msk(0x1UL << CAN_FFA1R_FFA5_Pos)CAN_FFA1R_FFA5_PosCAN_FFA1R_FFA4CAN_FFA1R_FFA4_Msk(0x1UL << CAN_FFA1R_FFA4_Pos)CAN_FFA1R_FFA4_PosCAN_FFA1R_FFA3CAN_FFA1R_FFA3_Msk(0x1UL << CAN_FFA1R_FFA3_Pos)CAN_FFA1R_FFA3_PosCAN_FFA1R_FFA2CAN_FFA1R_FFA2_Msk(0x1UL << CAN_FFA1R_FFA2_Pos)CAN_FFA1R_FFA2_PosCAN_FFA1R_FFA1CAN_FFA1R_FFA1_Msk(0x1UL << CAN_FFA1R_FFA1_Pos)CAN_FFA1R_FFA1_PosCAN_FFA1R_FFA0CAN_FFA1R_FFA0_Msk(0x1UL << CAN_FFA1R_FFA0_Pos)CAN_FFA1R_FFA0_PosCAN_FFA1R_FFACAN_FFA1R_FFA_Msk(0x3FFFUL << CAN_FFA1R_FFA_Pos)CAN_FFA1R_FFA_PosCAN_FS1R_FSC13CAN_FS1R_FSC13_Msk(0x1UL << CAN_FS1R_FSC13_Pos)CAN_FS1R_FSC13_PosCAN_FS1R_FSC12CAN_FS1R_FSC12_Msk(0x1UL << CAN_FS1R_FSC12_Pos)CAN_FS1R_FSC12_PosCAN_FS1R_FSC11CAN_FS1R_FSC11_Msk(0x1UL << CAN_FS1R_FSC11_Pos)CAN_FS1R_FSC11_PosCAN_FS1R_FSC10CAN_FS1R_FSC10_Msk(0x1UL << CAN_FS1R_FSC10_Pos)CAN_FS1R_FSC10_PosCAN_FS1R_FSC9CAN_FS1R_FSC9_Msk(0x1UL << CAN_FS1R_FSC9_Pos)CAN_FS1R_FSC9_PosCAN_FS1R_FSC8CAN_FS1R_FSC8_Msk(0x1UL << CAN_FS1R_FSC8_Pos)CAN_FS1R_FSC8_PosCAN_FS1R_FSC7CAN_FS1R_FSC7_Msk(0x1UL << CAN_FS1R_FSC7_Pos)CAN_FS1R_FSC7_PosCAN_FS1R_FSC6CAN_FS1R_FSC6_Msk(0x1UL << CAN_FS1R_FSC6_Pos)CAN_FS1R_FSC6_PosCAN_FS1R_FSC5CAN_FS1R_FSC5_Msk(0x1UL << CAN_FS1R_FSC5_Pos)CAN_FS1R_FSC5_PosCAN_FS1R_FSC4CAN_FS1R_FSC4_Msk(0x1UL << CAN_FS1R_FSC4_Pos)CAN_FS1R_FSC4_PosCAN_FS1R_FSC3CAN_FS1R_FSC3_Msk(0x1UL << CAN_FS1R_FSC3_Pos)CAN_FS1R_FSC3_PosCAN_FS1R_FSC2CAN_FS1R_FSC2_Msk(0x1UL << CAN_FS1R_FSC2_Pos)CAN_FS1R_FSC2_PosCAN_FS1R_FSC1CAN_FS1R_FSC1_Msk(0x1UL << CAN_FS1R_FSC1_Pos)CAN_FS1R_FSC1_PosCAN_FS1R_FSC0CAN_FS1R_FSC0_Msk(0x1UL << CAN_FS1R_FSC0_Pos)CAN_FS1R_FSC0_PosCAN_FS1R_FSCCAN_FS1R_FSC_Msk(0x3FFFUL << CAN_FS1R_FSC_Pos)CAN_FS1R_FSC_PosCAN_FM1R_FBM13CAN_FM1R_FBM13_Msk(0x1UL << CAN_FM1R_FBM13_Pos)CAN_FM1R_FBM13_PosCAN_FM1R_FBM12CAN_FM1R_FBM12_Msk(0x1UL << CAN_FM1R_FBM12_Pos)CAN_FM1R_FBM12_PosCAN_FM1R_FBM11CAN_FM1R_FBM11_Msk(0x1UL << CAN_FM1R_FBM11_Pos)CAN_FM1R_FBM11_PosCAN_FM1R_FBM10CAN_FM1R_FBM10_Msk(0x1UL << CAN_FM1R_FBM10_Pos)CAN_FM1R_FBM10_PosCAN_FM1R_FBM9CAN_FM1R_FBM9_Msk(0x1UL << CAN_FM1R_FBM9_Pos)CAN_FM1R_FBM9_PosCAN_FM1R_FBM8CAN_FM1R_FBM8_Msk(0x1UL << CAN_FM1R_FBM8_Pos)CAN_FM1R_FBM8_PosCAN_FM1R_FBM7CAN_FM1R_FBM7_Msk(0x1UL << CAN_FM1R_FBM7_Pos)CAN_FM1R_FBM7_PosCAN_FM1R_FBM6CAN_FM1R_FBM6_Msk(0x1UL << CAN_FM1R_FBM6_Pos)CAN_FM1R_FBM6_PosCAN_FM1R_FBM5CAN_FM1R_FBM5_Msk(0x1UL << CAN_FM1R_FBM5_Pos)CAN_FM1R_FBM5_PosCAN_FM1R_FBM4CAN_FM1R_FBM4_Msk(0x1UL << CAN_FM1R_FBM4_Pos)CAN_FM1R_FBM4_PosCAN_FM1R_FBM3CAN_FM1R_FBM3_Msk(0x1UL << CAN_FM1R_FBM3_Pos)CAN_FM1R_FBM3_PosCAN_FM1R_FBM2CAN_FM1R_FBM2_Msk(0x1UL << CAN_FM1R_FBM2_Pos)CAN_FM1R_FBM2_PosCAN_FM1R_FBM1CAN_FM1R_FBM1_Msk(0x1UL << CAN_FM1R_FBM1_Pos)CAN_FM1R_FBM1_PosCAN_FM1R_FBM0CAN_FM1R_FBM0_Msk(0x1UL << CAN_FM1R_FBM0_Pos)CAN_FM1R_FBM0_PosCAN_FM1R_FBMCAN_FM1R_FBM_Msk(0x3FFFUL << CAN_FM1R_FBM_Pos)CAN_FM1R_FBM_PosCAN_FMR_CAN2SBCAN_FMR_CAN2SB_Msk(0x3FUL << CAN_FMR_CAN2SB_Pos)CAN_FMR_CAN2SB_PosCAN_FMR_FINIT((uint8_t)0x01U)CAN_RDH1R_DATA7CAN_RDH1R_DATA7_Msk(0xFFUL << CAN_RDH1R_DATA7_Pos)CAN_RDH1R_DATA7_PosCAN_RDH1R_DATA6CAN_RDH1R_DATA6_Msk(0xFFUL << CAN_RDH1R_DATA6_Pos)CAN_RDH1R_DATA6_PosCAN_RDH1R_DATA5CAN_RDH1R_DATA5_Msk(0xFFUL << CAN_RDH1R_DATA5_Pos)CAN_RDH1R_DATA5_PosCAN_RDH1R_DATA4CAN_RDH1R_DATA4_Msk(0xFFUL << CAN_RDH1R_DATA4_Pos)CAN_RDH1R_DATA4_PosCAN_RDL1R_DATA3CAN_RDL1R_DATA3_Msk(0xFFUL << CAN_RDL1R_DATA3_Pos)CAN_RDL1R_DATA3_PosCAN_RDL1R_DATA2CAN_RDL1R_DATA2_Msk(0xFFUL << CAN_RDL1R_DATA2_Pos)CAN_RDL1R_DATA2_PosCAN_RDL1R_DATA1CAN_RDL1R_DATA1_Msk(0xFFUL << CAN_RDL1R_DATA1_Pos)CAN_RDL1R_DATA1_PosCAN_RDL1R_DATA0CAN_RDL1R_DATA0_Msk(0xFFUL << CAN_RDL1R_DATA0_Pos)CAN_RDL1R_DATA0_PosCAN_RDT1R_TIMECAN_RDT1R_TIME_Msk(0xFFFFUL << CAN_RDT1R_TIME_Pos)CAN_RDT1R_TIME_PosCAN_RDT1R_FMICAN_RDT1R_FMI_Msk(0xFFUL << CAN_RDT1R_FMI_Pos)CAN_RDT1R_FMI_PosCAN_RDT1R_DLCCAN_RDT1R_DLC_Msk(0xFUL << CAN_RDT1R_DLC_Pos)CAN_RDT1R_DLC_PosCAN_RI1R_STIDCAN_RI1R_STID_Msk(0x7FFUL << CAN_RI1R_STID_Pos)CAN_RI1R_STID_PosCAN_RI1R_EXIDCAN_RI1R_EXID_Msk(0x3FFFFUL << CAN_RI1R_EXID_Pos)CAN_RI1R_EXID_PosCAN_RI1R_IDECAN_RI1R_IDE_Msk(0x1UL << CAN_RI1R_IDE_Pos)CAN_RI1R_IDE_PosCAN_RI1R_RTRCAN_RI1R_RTR_Msk(0x1UL << CAN_RI1R_RTR_Pos)CAN_RI1R_RTR_PosCAN_RDH0R_DATA7CAN_RDH0R_DATA7_Msk(0xFFUL << CAN_RDH0R_DATA7_Pos)CAN_RDH0R_DATA7_PosCAN_RDH0R_DATA6CAN_RDH0R_DATA6_Msk(0xFFUL << CAN_RDH0R_DATA6_Pos)CAN_RDH0R_DATA6_PosCAN_RDH0R_DATA5CAN_RDH0R_DATA5_Msk(0xFFUL << CAN_RDH0R_DATA5_Pos)CAN_RDH0R_DATA5_PosCAN_RDH0R_DATA4CAN_RDH0R_DATA4_Msk(0xFFUL << CAN_RDH0R_DATA4_Pos)CAN_RDH0R_DATA4_PosCAN_RDL0R_DATA3CAN_RDL0R_DATA3_Msk(0xFFUL << CAN_RDL0R_DATA3_Pos)CAN_RDL0R_DATA3_PosCAN_RDL0R_DATA2CAN_RDL0R_DATA2_Msk(0xFFUL << CAN_RDL0R_DATA2_Pos)CAN_RDL0R_DATA2_PosCAN_RDL0R_DATA1CAN_RDL0R_DATA1_Msk(0xFFUL << CAN_RDL0R_DATA1_Pos)CAN_RDL0R_DATA1_PosCAN_RDL0R_DATA0CAN_RDL0R_DATA0_Msk(0xFFUL << CAN_RDL0R_DATA0_Pos)CAN_RDL0R_DATA0_PosCAN_RDT0R_TIMECAN_RDT0R_TIME_Msk(0xFFFFUL << CAN_RDT0R_TIME_Pos)CAN_RDT0R_TIME_PosCAN_RDT0R_FMICAN_RDT0R_FMI_Msk(0xFFUL << CAN_RDT0R_FMI_Pos)CAN_RDT0R_FMI_PosCAN_RDT0R_DLCCAN_RDT0R_DLC_Msk(0xFUL << CAN_RDT0R_DLC_Pos)CAN_RDT0R_DLC_PosCAN_RI0R_STIDCAN_RI0R_STID_Msk(0x7FFUL << CAN_RI0R_STID_Pos)CAN_RI0R_STID_PosCAN_RI0R_EXIDCAN_RI0R_EXID_Msk(0x3FFFFUL << CAN_RI0R_EXID_Pos)CAN_RI0R_EXID_PosCAN_RI0R_IDECAN_RI0R_IDE_Msk(0x1UL << CAN_RI0R_IDE_Pos)CAN_RI0R_IDE_PosCAN_RI0R_RTRCAN_RI0R_RTR_Msk(0x1UL << CAN_RI0R_RTR_Pos)CAN_RI0R_RTR_PosCAN_TDH2R_DATA7CAN_TDH2R_DATA7_Msk(0xFFUL << CAN_TDH2R_DATA7_Pos)CAN_TDH2R_DATA7_PosCAN_TDH2R_DATA6CAN_TDH2R_DATA6_Msk(0xFFUL << CAN_TDH2R_DATA6_Pos)CAN_TDH2R_DATA6_PosCAN_TDH2R_DATA5CAN_TDH2R_DATA5_Msk(0xFFUL << CAN_TDH2R_DATA5_Pos)CAN_TDH2R_DATA5_PosCAN_TDH2R_DATA4CAN_TDH2R_DATA4_Msk(0xFFUL << CAN_TDH2R_DATA4_Pos)CAN_TDH2R_DATA4_PosCAN_TDL2R_DATA3CAN_TDL2R_DATA3_Msk(0xFFUL << CAN_TDL2R_DATA3_Pos)CAN_TDL2R_DATA3_PosCAN_TDL2R_DATA2CAN_TDL2R_DATA2_Msk(0xFFUL << CAN_TDL2R_DATA2_Pos)CAN_TDL2R_DATA2_PosCAN_TDL2R_DATA1CAN_TDL2R_DATA1_Msk(0xFFUL << CAN_TDL2R_DATA1_Pos)CAN_TDL2R_DATA1_PosCAN_TDL2R_DATA0CAN_TDL2R_DATA0_Msk(0xFFUL << CAN_TDL2R_DATA0_Pos)CAN_TDL2R_DATA0_PosCAN_TDT2R_TIMECAN_TDT2R_TIME_Msk(0xFFFFUL << CAN_TDT2R_TIME_Pos)CAN_TDT2R_TIME_PosCAN_TDT2R_TGTCAN_TDT2R_TGT_Msk(0x1UL << CAN_TDT2R_TGT_Pos)CAN_TDT2R_TGT_PosCAN_TDT2R_DLCCAN_TDT2R_DLC_Msk(0xFUL << CAN_TDT2R_DLC_Pos)CAN_TDT2R_DLC_PosCAN_TI2R_STIDCAN_TI2R_STID_Msk(0x7FFUL << CAN_TI2R_STID_Pos)CAN_TI2R_STID_PosCAN_TI2R_EXIDCAN_TI2R_EXID_Msk(0x3FFFFUL << CAN_TI2R_EXID_Pos)CAN_TI2R_EXID_PosCAN_TI2R_IDECAN_TI2R_IDE_Msk(0x1UL << CAN_TI2R_IDE_Pos)CAN_TI2R_IDE_PosCAN_TI2R_RTRCAN_TI2R_RTR_Msk(0x1UL << CAN_TI2R_RTR_Pos)CAN_TI2R_RTR_PosCAN_TI2R_TXRQCAN_TI2R_TXRQ_Msk(0x1UL << CAN_TI2R_TXRQ_Pos)CAN_TI2R_TXRQ_PosCAN_TDH1R_DATA7CAN_TDH1R_DATA7_Msk(0xFFUL << CAN_TDH1R_DATA7_Pos)CAN_TDH1R_DATA7_PosCAN_TDH1R_DATA6CAN_TDH1R_DATA6_Msk(0xFFUL << CAN_TDH1R_DATA6_Pos)CAN_TDH1R_DATA6_PosCAN_TDH1R_DATA5CAN_TDH1R_DATA5_Msk(0xFFUL << CAN_TDH1R_DATA5_Pos)CAN_TDH1R_DATA5_PosCAN_TDH1R_DATA4CAN_TDH1R_DATA4_Msk(0xFFUL << CAN_TDH1R_DATA4_Pos)CAN_TDH1R_DATA4_PosCAN_TDL1R_DATA3CAN_TDL1R_DATA3_Msk(0xFFUL << CAN_TDL1R_DATA3_Pos)CAN_TDL1R_DATA3_PosCAN_TDL1R_DATA2CAN_TDL1R_DATA2_Msk(0xFFUL << CAN_TDL1R_DATA2_Pos)CAN_TDL1R_DATA2_PosCAN_TDL1R_DATA1CAN_TDL1R_DATA1_Msk(0xFFUL << CAN_TDL1R_DATA1_Pos)CAN_TDL1R_DATA1_PosCAN_TDL1R_DATA0CAN_TDL1R_DATA0_Msk(0xFFUL << CAN_TDL1R_DATA0_Pos)CAN_TDL1R_DATA0_PosCAN_TDT1R_TIMECAN_TDT1R_TIME_Msk(0xFFFFUL << CAN_TDT1R_TIME_Pos)CAN_TDT1R_TIME_PosCAN_TDT1R_TGTCAN_TDT1R_TGT_Msk(0x1UL << CAN_TDT1R_TGT_Pos)CAN_TDT1R_TGT_PosCAN_TDT1R_DLCCAN_TDT1R_DLC_Msk(0xFUL << CAN_TDT1R_DLC_Pos)CAN_TDT1R_DLC_PosCAN_TI1R_STIDCAN_TI1R_STID_Msk(0x7FFUL << CAN_TI1R_STID_Pos)CAN_TI1R_STID_PosCAN_TI1R_EXIDCAN_TI1R_EXID_Msk(0x3FFFFUL << CAN_TI1R_EXID_Pos)CAN_TI1R_EXID_PosCAN_TI1R_IDECAN_TI1R_IDE_Msk(0x1UL << CAN_TI1R_IDE_Pos)CAN_TI1R_IDE_PosCAN_TI1R_RTRCAN_TI1R_RTR_Msk(0x1UL << CAN_TI1R_RTR_Pos)CAN_TI1R_RTR_PosCAN_TI1R_TXRQCAN_TI1R_TXRQ_Msk(0x1UL << CAN_TI1R_TXRQ_Pos)CAN_TI1R_TXRQ_PosCAN_TDH0R_DATA7CAN_TDH0R_DATA7_Msk(0xFFUL << CAN_TDH0R_DATA7_Pos)CAN_TDH0R_DATA7_PosCAN_TDH0R_DATA6CAN_TDH0R_DATA6_Msk(0xFFUL << CAN_TDH0R_DATA6_Pos)CAN_TDH0R_DATA6_PosCAN_TDH0R_DATA5CAN_TDH0R_DATA5_Msk(0xFFUL << CAN_TDH0R_DATA5_Pos)CAN_TDH0R_DATA5_PosCAN_TDH0R_DATA4CAN_TDH0R_DATA4_Msk(0xFFUL << CAN_TDH0R_DATA4_Pos)CAN_TDH0R_DATA4_PosCAN_TDL0R_DATA3CAN_TDL0R_DATA3_Msk(0xFFUL << CAN_TDL0R_DATA3_Pos)CAN_TDL0R_DATA3_PosCAN_TDL0R_DATA2CAN_TDL0R_DATA2_Msk(0xFFUL << CAN_TDL0R_DATA2_Pos)CAN_TDL0R_DATA2_PosCAN_TDL0R_DATA1CAN_TDL0R_DATA1_Msk(0xFFUL << CAN_TDL0R_DATA1_Pos)CAN_TDL0R_DATA1_PosCAN_TDL0R_DATA0CAN_TDL0R_DATA0_Msk(0xFFUL << CAN_TDL0R_DATA0_Pos)CAN_TDL0R_DATA0_PosCAN_TDT0R_TIMECAN_TDT0R_TIME_Msk(0xFFFFUL << CAN_TDT0R_TIME_Pos)CAN_TDT0R_TIME_PosCAN_TDT0R_TGTCAN_TDT0R_TGT_Msk(0x1UL << CAN_TDT0R_TGT_Pos)CAN_TDT0R_TGT_PosCAN_TDT0R_DLCCAN_TDT0R_DLC_Msk(0xFUL << CAN_TDT0R_DLC_Pos)CAN_TDT0R_DLC_PosCAN_TI0R_STIDCAN_TI0R_STID_Msk(0x7FFUL << CAN_TI0R_STID_Pos)CAN_TI0R_STID_PosCAN_TI0R_EXIDCAN_TI0R_EXID_Msk(0x3FFFFUL << CAN_TI0R_EXID_Pos)CAN_TI0R_EXID_PosCAN_TI0R_IDECAN_TI0R_IDE_Msk(0x1UL << CAN_TI0R_IDE_Pos)CAN_TI0R_IDE_PosCAN_TI0R_RTRCAN_TI0R_RTR_Msk(0x1UL << CAN_TI0R_RTR_Pos)CAN_TI0R_RTR_PosCAN_TI0R_TXRQCAN_TI0R_TXRQ_Msk(0x1UL << CAN_TI0R_TXRQ_Pos)CAN_TI0R_TXRQ_PosCAN_BTR_SILMCAN_BTR_SILM_Msk(0x1UL << CAN_BTR_SILM_Pos)CAN_BTR_SILM_PosCAN_BTR_LBKMCAN_BTR_LBKM_Msk(0x1UL << CAN_BTR_LBKM_Pos)CAN_BTR_LBKM_PosCAN_BTR_SJW_1(0x2UL << CAN_BTR_SJW_Pos)CAN_BTR_SJW_0(0x1UL << CAN_BTR_SJW_Pos)CAN_BTR_SJWCAN_BTR_SJW_Msk(0x3UL << CAN_BTR_SJW_Pos)CAN_BTR_SJW_PosCAN_BTR_TS2_2(0x4UL << CAN_BTR_TS2_Pos)CAN_BTR_TS2_1(0x2UL << CAN_BTR_TS2_Pos)CAN_BTR_TS2_0(0x1UL << CAN_BTR_TS2_Pos)CAN_BTR_TS2CAN_BTR_TS2_Msk(0x7UL << CAN_BTR_TS2_Pos)CAN_BTR_TS2_PosCAN_BTR_TS1_3(0x8UL << CAN_BTR_TS1_Pos)CAN_BTR_TS1_2(0x4UL << CAN_BTR_TS1_Pos)CAN_BTR_TS1_1(0x2UL << CAN_BTR_TS1_Pos)CAN_BTR_TS1_0(0x1UL << CAN_BTR_TS1_Pos)CAN_BTR_TS1CAN_BTR_TS1_Msk(0xFUL << CAN_BTR_TS1_Pos)CAN_BTR_TS1_PosCAN_BTR_BRPCAN_BTR_BRP_Msk(0x3FFUL << CAN_BTR_BRP_Pos)CAN_BTR_BRP_PosCAN_ESR_RECCAN_ESR_REC_Msk(0xFFUL << CAN_ESR_REC_Pos)CAN_ESR_REC_PosCAN_ESR_TECCAN_ESR_TEC_Msk(0xFFUL << CAN_ESR_TEC_Pos)CAN_ESR_TEC_PosCAN_ESR_LEC_2(0x4UL << CAN_ESR_LEC_Pos)CAN_ESR_LEC_1(0x2UL << CAN_ESR_LEC_Pos)CAN_ESR_LEC_0(0x1UL << CAN_ESR_LEC_Pos)CAN_ESR_LECCAN_ESR_LEC_Msk(0x7UL << CAN_ESR_LEC_Pos)CAN_ESR_LEC_PosCAN_ESR_BOFFCAN_ESR_BOFF_Msk(0x1UL << CAN_ESR_BOFF_Pos)CAN_ESR_BOFF_PosCAN_ESR_EPVFCAN_ESR_EPVF_Msk(0x1UL << CAN_ESR_EPVF_Pos)CAN_ESR_EPVF_PosCAN_ESR_EWGFCAN_ESR_EWGF_Msk(0x1UL << CAN_ESR_EWGF_Pos)CAN_ESR_EWGF_PosCAN_IER_SLKIECAN_IER_SLKIE_Msk(0x1UL << CAN_IER_SLKIE_Pos)CAN_IER_SLKIE_PosCAN_IER_WKUIECAN_IER_WKUIE_Msk(0x1UL << CAN_IER_WKUIE_Pos)CAN_IER_WKUIE_PosCAN_IER_ERRIECAN_IER_ERRIE_Msk(0x1UL << CAN_IER_ERRIE_Pos)CAN_IER_ERRIE_PosCAN_IER_LECIECAN_IER_LECIE_Msk(0x1UL << CAN_IER_LECIE_Pos)CAN_IER_LECIE_PosCAN_IER_BOFIECAN_IER_BOFIE_Msk(0x1UL << CAN_IER_BOFIE_Pos)CAN_IER_BOFIE_PosCAN_IER_EPVIECAN_IER_EPVIE_Msk(0x1UL << CAN_IER_EPVIE_Pos)CAN_IER_EPVIE_PosCAN_IER_EWGIECAN_IER_EWGIE_Msk(0x1UL << CAN_IER_EWGIE_Pos)CAN_IER_EWGIE_PosCAN_IER_FOVIE1CAN_IER_FOVIE1_Msk(0x1UL << CAN_IER_FOVIE1_Pos)CAN_IER_FOVIE1_PosCAN_IER_FFIE1CAN_IER_FFIE1_Msk(0x1UL << CAN_IER_FFIE1_Pos)CAN_IER_FFIE1_PosCAN_IER_FMPIE1CAN_IER_FMPIE1_Msk(0x1UL << CAN_IER_FMPIE1_Pos)CAN_IER_FMPIE1_PosCAN_IER_FOVIE0CAN_IER_FOVIE0_Msk(0x1UL << CAN_IER_FOVIE0_Pos)CAN_IER_FOVIE0_PosCAN_IER_FFIE0CAN_IER_FFIE0_Msk(0x1UL << CAN_IER_FFIE0_Pos)CAN_IER_FFIE0_PosCAN_IER_FMPIE0CAN_IER_FMPIE0_Msk(0x1UL << CAN_IER_FMPIE0_Pos)CAN_IER_FMPIE0_PosCAN_IER_TMEIECAN_IER_TMEIE_Msk(0x1UL << CAN_IER_TMEIE_Pos)CAN_IER_TMEIE_PosCAN_RF1R_RFOM1CAN_RF1R_RFOM1_Msk(0x1UL << CAN_RF1R_RFOM1_Pos)CAN_RF1R_RFOM1_PosCAN_RF1R_FOVR1CAN_RF1R_FOVR1_Msk(0x1UL << CAN_RF1R_FOVR1_Pos)CAN_RF1R_FOVR1_PosCAN_RF1R_FULL1CAN_RF1R_FULL1_Msk(0x1UL << CAN_RF1R_FULL1_Pos)CAN_RF1R_FULL1_PosCAN_RF1R_FMP1CAN_RF1R_FMP1_Msk(0x3UL << CAN_RF1R_FMP1_Pos)CAN_RF1R_FMP1_PosCAN_RF0R_RFOM0CAN_RF0R_RFOM0_Msk(0x1UL << CAN_RF0R_RFOM0_Pos)CAN_RF0R_RFOM0_PosCAN_RF0R_FOVR0CAN_RF0R_FOVR0_Msk(0x1UL << CAN_RF0R_FOVR0_Pos)CAN_RF0R_FOVR0_PosCAN_RF0R_FULL0CAN_RF0R_FULL0_Msk(0x1UL << CAN_RF0R_FULL0_Pos)CAN_RF0R_FULL0_PosCAN_RF0R_FMP0CAN_RF0R_FMP0_Msk(0x3UL << CAN_RF0R_FMP0_Pos)CAN_RF0R_FMP0_PosCAN_TSR_LOW2CAN_TSR_LOW2_Msk(0x1UL << CAN_TSR_LOW2_Pos)CAN_TSR_LOW2_PosCAN_TSR_LOW1CAN_TSR_LOW1_Msk(0x1UL << CAN_TSR_LOW1_Pos)CAN_TSR_LOW1_PosCAN_TSR_LOW0CAN_TSR_LOW0_Msk(0x1UL << CAN_TSR_LOW0_Pos)CAN_TSR_LOW0_PosCAN_TSR_LOWCAN_TSR_LOW_Msk(0x7UL << CAN_TSR_LOW_Pos)CAN_TSR_LOW_PosCAN_TSR_TME2CAN_TSR_TME2_Msk(0x1UL << CAN_TSR_TME2_Pos)CAN_TSR_TME2_PosCAN_TSR_TME1CAN_TSR_TME1_Msk(0x1UL << CAN_TSR_TME1_Pos)CAN_TSR_TME1_PosCAN_TSR_TME0CAN_TSR_TME0_Msk(0x1UL << CAN_TSR_TME0_Pos)CAN_TSR_TME0_PosCAN_TSR_TMECAN_TSR_TME_Msk(0x7UL << CAN_TSR_TME_Pos)CAN_TSR_TME_PosCAN_TSR_CODECAN_TSR_CODE_Msk(0x3UL << CAN_TSR_CODE_Pos)CAN_TSR_CODE_PosCAN_TSR_ABRQ2CAN_TSR_ABRQ2_Msk(0x1UL << CAN_TSR_ABRQ2_Pos)CAN_TSR_ABRQ2_PosCAN_TSR_TERR2CAN_TSR_TERR2_Msk(0x1UL << CAN_TSR_TERR2_Pos)CAN_TSR_TERR2_PosCAN_TSR_ALST2CAN_TSR_ALST2_Msk(0x1UL << CAN_TSR_ALST2_Pos)CAN_TSR_ALST2_PosCAN_TSR_TXOK2CAN_TSR_TXOK2_Msk(0x1UL << CAN_TSR_TXOK2_Pos)CAN_TSR_TXOK2_PosCAN_TSR_RQCP2CAN_TSR_RQCP2_Msk(0x1UL << CAN_TSR_RQCP2_Pos)CAN_TSR_RQCP2_PosCAN_TSR_ABRQ1CAN_TSR_ABRQ1_Msk(0x1UL << CAN_TSR_ABRQ1_Pos)CAN_TSR_ABRQ1_PosCAN_TSR_TERR1CAN_TSR_TERR1_Msk(0x1UL << CAN_TSR_TERR1_Pos)CAN_TSR_TERR1_PosCAN_TSR_ALST1CAN_TSR_ALST1_Msk(0x1UL << CAN_TSR_ALST1_Pos)CAN_TSR_ALST1_PosCAN_TSR_TXOK1CAN_TSR_TXOK1_Msk(0x1UL << CAN_TSR_TXOK1_Pos)CAN_TSR_TXOK1_PosCAN_TSR_RQCP1CAN_TSR_RQCP1_Msk(0x1UL << CAN_TSR_RQCP1_Pos)CAN_TSR_RQCP1_PosCAN_TSR_ABRQ0CAN_TSR_ABRQ0_Msk(0x1UL << CAN_TSR_ABRQ0_Pos)CAN_TSR_ABRQ0_PosCAN_TSR_TERR0CAN_TSR_TERR0_Msk(0x1UL << CAN_TSR_TERR0_Pos)CAN_TSR_TERR0_PosCAN_TSR_ALST0CAN_TSR_ALST0_Msk(0x1UL << CAN_TSR_ALST0_Pos)CAN_TSR_ALST0_PosCAN_TSR_TXOK0CAN_TSR_TXOK0_Msk(0x1UL << CAN_TSR_TXOK0_Pos)CAN_TSR_TXOK0_PosCAN_TSR_RQCP0CAN_TSR_RQCP0_Msk(0x1UL << CAN_TSR_RQCP0_Pos)CAN_TSR_RQCP0_PosCAN_MSR_RXCAN_MSR_RX_Msk(0x1UL << CAN_MSR_RX_Pos)CAN_MSR_RX_PosCAN_MSR_SAMPCAN_MSR_SAMP_Msk(0x1UL << CAN_MSR_SAMP_Pos)CAN_MSR_SAMP_PosCAN_MSR_RXMCAN_MSR_RXM_Msk(0x1UL << CAN_MSR_RXM_Pos)CAN_MSR_RXM_PosCAN_MSR_TXMCAN_MSR_TXM_Msk(0x1UL << CAN_MSR_TXM_Pos)CAN_MSR_TXM_PosCAN_MSR_SLAKICAN_MSR_SLAKI_Msk(0x1UL << CAN_MSR_SLAKI_Pos)CAN_MSR_SLAKI_PosCAN_MSR_WKUICAN_MSR_WKUI_Msk(0x1UL << CAN_MSR_WKUI_Pos)CAN_MSR_WKUI_PosCAN_MSR_ERRICAN_MSR_ERRI_Msk(0x1UL << CAN_MSR_ERRI_Pos)CAN_MSR_ERRI_PosCAN_MSR_SLAKCAN_MSR_SLAK_Msk(0x1UL << CAN_MSR_SLAK_Pos)CAN_MSR_SLAK_PosCAN_MSR_INAKCAN_MSR_INAK_Msk(0x1UL << CAN_MSR_INAK_Pos)CAN_MSR_INAK_PosCAN_MCR_RESETCAN_MCR_RESET_Msk(0x1UL << CAN_MCR_RESET_Pos)CAN_MCR_RESET_PosCAN_MCR_TTCMCAN_MCR_TTCM_Msk(0x1UL << CAN_MCR_TTCM_Pos)CAN_MCR_TTCM_PosCAN_MCR_ABOMCAN_MCR_ABOM_Msk(0x1UL << CAN_MCR_ABOM_Pos)CAN_MCR_ABOM_PosCAN_MCR_AWUMCAN_MCR_AWUM_Msk(0x1UL << CAN_MCR_AWUM_Pos)CAN_MCR_AWUM_PosCAN_MCR_NARTCAN_MCR_NART_Msk(0x1UL << CAN_MCR_NART_Pos)CAN_MCR_NART_PosCAN_MCR_RFLMCAN_MCR_RFLM_Msk(0x1UL << CAN_MCR_RFLM_Pos)CAN_MCR_RFLM_PosCAN_MCR_TXFPCAN_MCR_TXFP_Msk(0x1UL << CAN_MCR_TXFP_Pos)CAN_MCR_TXFP_PosCAN_MCR_SLEEPCAN_MCR_SLEEP_Msk(0x1UL << CAN_MCR_SLEEP_Pos)CAN_MCR_SLEEP_PosCAN_MCR_INRQCAN_MCR_INRQ_Msk(0x1UL << CAN_MCR_INRQ_Pos)CAN_MCR_INRQ_PosADC_CDR_RDATA_SLVADC_CDR_DATA2ADC_CDR_RDATA_MSTADC_CDR_DATA1ADC_CDR_DATA2_Msk(0xFFFFUL << ADC_CDR_DATA2_Pos)ADC_CDR_DATA2_PosADC_CDR_DATA1_Msk(0xFFFFUL << ADC_CDR_DATA1_Pos)ADC_CDR_DATA1_PosADC_CCR_TSVREFEADC_CCR_TSVREFE_Msk(0x1UL << ADC_CCR_TSVREFE_Pos)ADC_CCR_TSVREFE_PosADC_CCR_VBATEADC_CCR_VBATE_Msk(0x1UL << ADC_CCR_VBATE_Pos)ADC_CCR_VBATE_PosADC_CCR_ADCPRE_1(0x2UL << ADC_CCR_ADCPRE_Pos)ADC_CCR_ADCPRE_0(0x1UL << ADC_CCR_ADCPRE_Pos)ADC_CCR_ADCPREADC_CCR_ADCPRE_Msk(0x3UL << ADC_CCR_ADCPRE_Pos)ADC_CCR_ADCPRE_PosADC_CCR_DMA_1(0x2UL << ADC_CCR_DMA_Pos)ADC_CCR_DMA_0(0x1UL << ADC_CCR_DMA_Pos)ADC_CCR_DMAADC_CCR_DMA_Msk(0x3UL << ADC_CCR_DMA_Pos)ADC_CCR_DMA_PosADC_CCR_DDSADC_CCR_DDS_Msk(0x1UL << ADC_CCR_DDS_Pos)ADC_CCR_DDS_PosADC_CCR_DELAY_3(0x8UL << ADC_CCR_DELAY_Pos)ADC_CCR_DELAY_2(0x4UL << ADC_CCR_DELAY_Pos)ADC_CCR_DELAY_1(0x2UL << ADC_CCR_DELAY_Pos)ADC_CCR_DELAY_0(0x1UL << ADC_CCR_DELAY_Pos)ADC_CCR_DELAYADC_CCR_DELAY_Msk(0xFUL << ADC_CCR_DELAY_Pos)ADC_CCR_DELAY_PosADC_CCR_MULTI_4(0x10UL << ADC_CCR_MULTI_Pos)ADC_CCR_MULTI_3(0x08UL << ADC_CCR_MULTI_Pos)ADC_CCR_MULTI_2(0x04UL << ADC_CCR_MULTI_Pos)ADC_CCR_MULTI_1(0x02UL << ADC_CCR_MULTI_Pos)ADC_CCR_MULTI_0(0x01UL << ADC_CCR_MULTI_Pos)ADC_CCR_MULTIADC_CCR_MULTI_Msk(0x1FUL << ADC_CCR_MULTI_Pos)ADC_CCR_MULTI_PosADC_CSR_DOVR3ADC_CSR_OVR3ADC_CSR_DOVR2ADC_CSR_OVR2ADC_CSR_DOVR1ADC_CSR_OVR1ADC_CSR_OVR3_Msk(0x1UL << ADC_CSR_OVR3_Pos)ADC_CSR_OVR3_PosADC_CSR_STRT3ADC_CSR_STRT3_Msk(0x1UL << ADC_CSR_STRT3_Pos)ADC_CSR_STRT3_PosADC_CSR_JSTRT3ADC_CSR_JSTRT3_Msk(0x1UL << ADC_CSR_JSTRT3_Pos)ADC_CSR_JSTRT3_PosADC_CSR_JEOC3ADC_CSR_JEOC3_Msk(0x1UL << ADC_CSR_JEOC3_Pos)ADC_CSR_JEOC3_PosADC_CSR_EOC3ADC_CSR_EOC3_Msk(0x1UL << ADC_CSR_EOC3_Pos)ADC_CSR_EOC3_PosADC_CSR_AWD3ADC_CSR_AWD3_Msk(0x1UL << ADC_CSR_AWD3_Pos)ADC_CSR_AWD3_PosADC_CSR_OVR2_Msk(0x1UL << ADC_CSR_OVR2_Pos)ADC_CSR_OVR2_PosADC_CSR_STRT2ADC_CSR_STRT2_Msk(0x1UL << ADC_CSR_STRT2_Pos)ADC_CSR_STRT2_PosADC_CSR_JSTRT2ADC_CSR_JSTRT2_Msk(0x1UL << ADC_CSR_JSTRT2_Pos)ADC_CSR_JSTRT2_PosADC_CSR_JEOC2ADC_CSR_JEOC2_Msk(0x1UL << ADC_CSR_JEOC2_Pos)ADC_CSR_JEOC2_PosADC_CSR_EOC2ADC_CSR_EOC2_Msk(0x1UL << ADC_CSR_EOC2_Pos)ADC_CSR_EOC2_PosADC_CSR_AWD2ADC_CSR_AWD2_Msk(0x1UL << ADC_CSR_AWD2_Pos)ADC_CSR_AWD2_PosADC_CSR_OVR1_Msk(0x1UL << ADC_CSR_OVR1_Pos)ADC_CSR_OVR1_PosADC_CSR_STRT1ADC_CSR_STRT1_Msk(0x1UL << ADC_CSR_STRT1_Pos)ADC_CSR_STRT1_PosADC_CSR_JSTRT1ADC_CSR_JSTRT1_Msk(0x1UL << ADC_CSR_JSTRT1_Pos)ADC_CSR_JSTRT1_PosADC_CSR_JEOC1ADC_CSR_JEOC1_Msk(0x1UL << ADC_CSR_JEOC1_Pos)ADC_CSR_JEOC1_PosADC_CSR_EOC1ADC_CSR_EOC1_Msk(0x1UL << ADC_CSR_EOC1_Pos)ADC_CSR_EOC1_PosADC_CSR_AWD1ADC_CSR_AWD1_Msk(0x1UL << ADC_CSR_AWD1_Pos)ADC_CSR_AWD1_PosADC_DR_ADC2DATAADC_DR_ADC2DATA_Msk(0xFFFFUL << ADC_DR_ADC2DATA_Pos)ADC_DR_ADC2DATA_PosADC_DR_DATAADC_DR_DATA_Msk(0xFFFFUL << ADC_DR_DATA_Pos)ADC_DR_DATA_PosADC_JDR4_JDATAADC_JDR3_JDATAADC_JDR2_JDATAADC_JDR1_JDATAADC_JSQR_JL_1(0x2UL << ADC_JSQR_JL_Pos)ADC_JSQR_JL_0(0x1UL << ADC_JSQR_JL_Pos)ADC_JSQR_JLADC_JSQR_JL_Msk(0x3UL << ADC_JSQR_JL_Pos)ADC_JSQR_JL_PosADC_JSQR_JSQ4_4(0x10UL << ADC_JSQR_JSQ4_Pos)ADC_JSQR_JSQ4_3(0x08UL << ADC_JSQR_JSQ4_Pos)ADC_JSQR_JSQ4_2(0x04UL << ADC_JSQR_JSQ4_Pos)ADC_JSQR_JSQ4_1(0x02UL << ADC_JSQR_JSQ4_Pos)ADC_JSQR_JSQ4_0(0x01UL << ADC_JSQR_JSQ4_Pos)ADC_JSQR_JSQ4ADC_JSQR_JSQ4_Msk(0x1FUL << ADC_JSQR_JSQ4_Pos)ADC_JSQR_JSQ4_PosADC_JSQR_JSQ3_4(0x10UL << ADC_JSQR_JSQ3_Pos)ADC_JSQR_JSQ3_3(0x08UL << ADC_JSQR_JSQ3_Pos)ADC_JSQR_JSQ3_2(0x04UL << ADC_JSQR_JSQ3_Pos)ADC_JSQR_JSQ3_1(0x02UL << ADC_JSQR_JSQ3_Pos)ADC_JSQR_JSQ3_0(0x01UL << ADC_JSQR_JSQ3_Pos)ADC_JSQR_JSQ3ADC_JSQR_JSQ3_Msk(0x1FUL << ADC_JSQR_JSQ3_Pos)ADC_JSQR_JSQ3_PosADC_JSQR_JSQ2_4(0x10UL << ADC_JSQR_JSQ2_Pos)ADC_JSQR_JSQ2_3(0x08UL << ADC_JSQR_JSQ2_Pos)ADC_JSQR_JSQ2_2(0x04UL << ADC_JSQR_JSQ2_Pos)ADC_JSQR_JSQ2_1(0x02UL << ADC_JSQR_JSQ2_Pos)ADC_JSQR_JSQ2_0(0x01UL << ADC_JSQR_JSQ2_Pos)ADC_JSQR_JSQ2ADC_JSQR_JSQ2_Msk(0x1FUL << ADC_JSQR_JSQ2_Pos)ADC_JSQR_JSQ2_PosADC_JSQR_JSQ1_4(0x10UL << ADC_JSQR_JSQ1_Pos)ADC_JSQR_JSQ1_3(0x08UL << ADC_JSQR_JSQ1_Pos)ADC_JSQR_JSQ1_2(0x04UL << ADC_JSQR_JSQ1_Pos)ADC_JSQR_JSQ1_1(0x02UL << ADC_JSQR_JSQ1_Pos)ADC_JSQR_JSQ1_0(0x01UL << ADC_JSQR_JSQ1_Pos)ADC_JSQR_JSQ1ADC_JSQR_JSQ1_Msk(0x1FUL << ADC_JSQR_JSQ1_Pos)ADC_JSQR_JSQ1_PosADC_SQR3_SQ6_4(0x10UL << ADC_SQR3_SQ6_Pos)ADC_SQR3_SQ6_3(0x08UL << ADC_SQR3_SQ6_Pos)ADC_SQR3_SQ6_2(0x04UL << ADC_SQR3_SQ6_Pos)ADC_SQR3_SQ6_1(0x02UL << ADC_SQR3_SQ6_Pos)ADC_SQR3_SQ6_0(0x01UL << ADC_SQR3_SQ6_Pos)ADC_SQR3_SQ6ADC_SQR3_SQ6_Msk(0x1FUL << ADC_SQR3_SQ6_Pos)ADC_SQR3_SQ6_PosADC_SQR3_SQ5_4(0x10UL << ADC_SQR3_SQ5_Pos)ADC_SQR3_SQ5_3(0x08UL << ADC_SQR3_SQ5_Pos)ADC_SQR3_SQ5_2(0x04UL << ADC_SQR3_SQ5_Pos)ADC_SQR3_SQ5_1(0x02UL << ADC_SQR3_SQ5_Pos)ADC_SQR3_SQ5_0(0x01UL << ADC_SQR3_SQ5_Pos)ADC_SQR3_SQ5ADC_SQR3_SQ5_Msk(0x1FUL << ADC_SQR3_SQ5_Pos)ADC_SQR3_SQ5_PosADC_SQR3_SQ4_4(0x10UL << ADC_SQR3_SQ4_Pos)ADC_SQR3_SQ4_3(0x08UL << ADC_SQR3_SQ4_Pos)ADC_SQR3_SQ4_2(0x04UL << ADC_SQR3_SQ4_Pos)ADC_SQR3_SQ4_1(0x02UL << ADC_SQR3_SQ4_Pos)ADC_SQR3_SQ4_0(0x01UL << ADC_SQR3_SQ4_Pos)ADC_SQR3_SQ4ADC_SQR3_SQ4_Msk(0x1FUL << ADC_SQR3_SQ4_Pos)ADC_SQR3_SQ4_PosADC_SQR3_SQ3_4(0x10UL << ADC_SQR3_SQ3_Pos)ADC_SQR3_SQ3_3(0x08UL << ADC_SQR3_SQ3_Pos)ADC_SQR3_SQ3_2(0x04UL << ADC_SQR3_SQ3_Pos)ADC_SQR3_SQ3_1(0x02UL << ADC_SQR3_SQ3_Pos)ADC_SQR3_SQ3_0(0x01UL << ADC_SQR3_SQ3_Pos)ADC_SQR3_SQ3ADC_SQR3_SQ3_Msk(0x1FUL << ADC_SQR3_SQ3_Pos)ADC_SQR3_SQ3_PosADC_SQR3_SQ2_4(0x10UL << ADC_SQR3_SQ2_Pos)ADC_SQR3_SQ2_3(0x08UL << ADC_SQR3_SQ2_Pos)ADC_SQR3_SQ2_2(0x04UL << ADC_SQR3_SQ2_Pos)ADC_SQR3_SQ2_1(0x02UL << ADC_SQR3_SQ2_Pos)ADC_SQR3_SQ2_0(0x01UL << ADC_SQR3_SQ2_Pos)ADC_SQR3_SQ2ADC_SQR3_SQ2_Msk(0x1FUL << ADC_SQR3_SQ2_Pos)ADC_SQR3_SQ2_PosADC_SQR3_SQ1_4(0x10UL << ADC_SQR3_SQ1_Pos)ADC_SQR3_SQ1_3(0x08UL << ADC_SQR3_SQ1_Pos)ADC_SQR3_SQ1_2(0x04UL << ADC_SQR3_SQ1_Pos)ADC_SQR3_SQ1_1(0x02UL << ADC_SQR3_SQ1_Pos)ADC_SQR3_SQ1_0(0x01UL << ADC_SQR3_SQ1_Pos)ADC_SQR3_SQ1ADC_SQR3_SQ1_Msk(0x1FUL << ADC_SQR3_SQ1_Pos)ADC_SQR3_SQ1_PosADC_SQR2_SQ12_4(0x10UL << ADC_SQR2_SQ12_Pos)ADC_SQR2_SQ12_3(0x08UL << ADC_SQR2_SQ12_Pos)ADC_SQR2_SQ12_2(0x04UL << ADC_SQR2_SQ12_Pos)ADC_SQR2_SQ12_1(0x02UL << ADC_SQR2_SQ12_Pos)ADC_SQR2_SQ12_0(0x01UL << ADC_SQR2_SQ12_Pos)ADC_SQR2_SQ12ADC_SQR2_SQ12_Msk(0x1FUL << ADC_SQR2_SQ12_Pos)ADC_SQR2_SQ12_PosADC_SQR2_SQ11_4(0x10UL << ADC_SQR2_SQ11_Pos)ADC_SQR2_SQ11_3(0x08UL << ADC_SQR2_SQ11_Pos)ADC_SQR2_SQ11_2(0x04UL << ADC_SQR2_SQ11_Pos)ADC_SQR2_SQ11_1(0x02UL << ADC_SQR2_SQ11_Pos)ADC_SQR2_SQ11_0(0x01UL << ADC_SQR2_SQ11_Pos)ADC_SQR2_SQ11ADC_SQR2_SQ11_Msk(0x1FUL << ADC_SQR2_SQ11_Pos)ADC_SQR2_SQ11_PosADC_SQR2_SQ10_4(0x10UL << ADC_SQR2_SQ10_Pos)ADC_SQR2_SQ10_3(0x08UL << ADC_SQR2_SQ10_Pos)ADC_SQR2_SQ10_2(0x04UL << ADC_SQR2_SQ10_Pos)ADC_SQR2_SQ10_1(0x02UL << ADC_SQR2_SQ10_Pos)ADC_SQR2_SQ10_0(0x01UL << ADC_SQR2_SQ10_Pos)ADC_SQR2_SQ10ADC_SQR2_SQ10_Msk(0x1FUL << ADC_SQR2_SQ10_Pos)ADC_SQR2_SQ10_PosADC_SQR2_SQ9_4(0x10UL << ADC_SQR2_SQ9_Pos)ADC_SQR2_SQ9_3(0x08UL << ADC_SQR2_SQ9_Pos)ADC_SQR2_SQ9_2(0x04UL << ADC_SQR2_SQ9_Pos)ADC_SQR2_SQ9_1(0x02UL << ADC_SQR2_SQ9_Pos)ADC_SQR2_SQ9_0(0x01UL << ADC_SQR2_SQ9_Pos)ADC_SQR2_SQ9ADC_SQR2_SQ9_Msk(0x1FUL << ADC_SQR2_SQ9_Pos)ADC_SQR2_SQ9_PosADC_SQR2_SQ8_4(0x10UL << ADC_SQR2_SQ8_Pos)ADC_SQR2_SQ8_3(0x08UL << ADC_SQR2_SQ8_Pos)ADC_SQR2_SQ8_2(0x04UL << ADC_SQR2_SQ8_Pos)ADC_SQR2_SQ8_1(0x02UL << ADC_SQR2_SQ8_Pos)ADC_SQR2_SQ8_0(0x01UL << ADC_SQR2_SQ8_Pos)ADC_SQR2_SQ8ADC_SQR2_SQ8_Msk(0x1FUL << ADC_SQR2_SQ8_Pos)ADC_SQR2_SQ8_PosADC_SQR2_SQ7_4(0x10UL << ADC_SQR2_SQ7_Pos)ADC_SQR2_SQ7_3(0x08UL << ADC_SQR2_SQ7_Pos)ADC_SQR2_SQ7_2(0x04UL << ADC_SQR2_SQ7_Pos)ADC_SQR2_SQ7_1(0x02UL << ADC_SQR2_SQ7_Pos)ADC_SQR2_SQ7_0(0x01UL << ADC_SQR2_SQ7_Pos)ADC_SQR2_SQ7ADC_SQR2_SQ7_Msk(0x1FUL << ADC_SQR2_SQ7_Pos)ADC_SQR2_SQ7_PosADC_SQR1_L_3(0x8UL << ADC_SQR1_L_Pos)ADC_SQR1_L_2(0x4UL << ADC_SQR1_L_Pos)ADC_SQR1_L_1(0x2UL << ADC_SQR1_L_Pos)ADC_SQR1_L_0(0x1UL << ADC_SQR1_L_Pos)ADC_SQR1_LADC_SQR1_L_Msk(0xFUL << ADC_SQR1_L_Pos)ADC_SQR1_L_PosADC_SQR1_SQ16_4(0x10UL << ADC_SQR1_SQ16_Pos)ADC_SQR1_SQ16_3(0x08UL << ADC_SQR1_SQ16_Pos)ADC_SQR1_SQ16_2(0x04UL << ADC_SQR1_SQ16_Pos)ADC_SQR1_SQ16_1(0x02UL << ADC_SQR1_SQ16_Pos)ADC_SQR1_SQ16_0(0x01UL << ADC_SQR1_SQ16_Pos)ADC_SQR1_SQ16ADC_SQR1_SQ16_Msk(0x1FUL << ADC_SQR1_SQ16_Pos)ADC_SQR1_SQ16_PosADC_SQR1_SQ15_4(0x10UL << ADC_SQR1_SQ15_Pos)ADC_SQR1_SQ15_3(0x08UL << ADC_SQR1_SQ15_Pos)ADC_SQR1_SQ15_2(0x04UL << ADC_SQR1_SQ15_Pos)ADC_SQR1_SQ15_1(0x02UL << ADC_SQR1_SQ15_Pos)ADC_SQR1_SQ15_0(0x01UL << ADC_SQR1_SQ15_Pos)ADC_SQR1_SQ15ADC_SQR1_SQ15_Msk(0x1FUL << ADC_SQR1_SQ15_Pos)ADC_SQR1_SQ15_PosADC_SQR1_SQ14_4(0x10UL << ADC_SQR1_SQ14_Pos)ADC_SQR1_SQ14_3(0x08UL << ADC_SQR1_SQ14_Pos)ADC_SQR1_SQ14_2(0x04UL << ADC_SQR1_SQ14_Pos)ADC_SQR1_SQ14_1(0x02UL << ADC_SQR1_SQ14_Pos)ADC_SQR1_SQ14_0(0x01UL << ADC_SQR1_SQ14_Pos)ADC_SQR1_SQ14ADC_SQR1_SQ14_Msk(0x1FUL << ADC_SQR1_SQ14_Pos)ADC_SQR1_SQ14_PosADC_SQR1_SQ13_4(0x10UL << ADC_SQR1_SQ13_Pos)ADC_SQR1_SQ13_3(0x08UL << ADC_SQR1_SQ13_Pos)ADC_SQR1_SQ13_2(0x04UL << ADC_SQR1_SQ13_Pos)ADC_SQR1_SQ13_1(0x02UL << ADC_SQR1_SQ13_Pos)ADC_SQR1_SQ13_0(0x01UL << ADC_SQR1_SQ13_Pos)ADC_SQR1_SQ13ADC_SQR1_SQ13_Msk(0x1FUL << ADC_SQR1_SQ13_Pos)ADC_SQR1_SQ13_PosADC_LTR_LTADC_LTR_LT_Msk(0xFFFUL << ADC_LTR_LT_Pos)ADC_LTR_LT_PosADC_HTR_HTADC_HTR_HT_Msk(0xFFFUL << ADC_HTR_HT_Pos)ADC_HTR_HT_PosADC_JOFR4_JOFFSET4ADC_JOFR4_JOFFSET4_Msk(0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)ADC_JOFR4_JOFFSET4_PosADC_JOFR3_JOFFSET3ADC_JOFR3_JOFFSET3_Msk(0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)ADC_JOFR3_JOFFSET3_PosADC_JOFR2_JOFFSET2ADC_JOFR2_JOFFSET2_Msk(0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)ADC_JOFR2_JOFFSET2_PosADC_JOFR1_JOFFSET1ADC_JOFR1_JOFFSET1_Msk(0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)ADC_JOFR1_JOFFSET1_PosADC_SMPR2_SMP9_2(0x4UL << ADC_SMPR2_SMP9_Pos)ADC_SMPR2_SMP9_1(0x2UL << ADC_SMPR2_SMP9_Pos)ADC_SMPR2_SMP9_0(0x1UL << ADC_SMPR2_SMP9_Pos)ADC_SMPR2_SMP9ADC_SMPR2_SMP9_Msk(0x7UL << ADC_SMPR2_SMP9_Pos)ADC_SMPR2_SMP9_PosADC_SMPR2_SMP8_2(0x4UL << ADC_SMPR2_SMP8_Pos)ADC_SMPR2_SMP8_1(0x2UL << ADC_SMPR2_SMP8_Pos)ADC_SMPR2_SMP8_0(0x1UL << ADC_SMPR2_SMP8_Pos)ADC_SMPR2_SMP8ADC_SMPR2_SMP8_Msk(0x7UL << ADC_SMPR2_SMP8_Pos)ADC_SMPR2_SMP8_PosADC_SMPR2_SMP7_2(0x4UL << ADC_SMPR2_SMP7_Pos)ADC_SMPR2_SMP7_1(0x2UL << ADC_SMPR2_SMP7_Pos)ADC_SMPR2_SMP7_0(0x1UL << ADC_SMPR2_SMP7_Pos)ADC_SMPR2_SMP7ADC_SMPR2_SMP7_Msk(0x7UL << ADC_SMPR2_SMP7_Pos)ADC_SMPR2_SMP7_PosADC_SMPR2_SMP6_2(0x4UL << ADC_SMPR2_SMP6_Pos)ADC_SMPR2_SMP6_1(0x2UL << ADC_SMPR2_SMP6_Pos)ADC_SMPR2_SMP6_0(0x1UL << ADC_SMPR2_SMP6_Pos)ADC_SMPR2_SMP6ADC_SMPR2_SMP6_Msk(0x7UL << ADC_SMPR2_SMP6_Pos)ADC_SMPR2_SMP6_PosADC_SMPR2_SMP5_2(0x4UL << ADC_SMPR2_SMP5_Pos)ADC_SMPR2_SMP5_1(0x2UL << ADC_SMPR2_SMP5_Pos)ADC_SMPR2_SMP5_0(0x1UL << ADC_SMPR2_SMP5_Pos)ADC_SMPR2_SMP5ADC_SMPR2_SMP5_Msk(0x7UL << ADC_SMPR2_SMP5_Pos)ADC_SMPR2_SMP5_PosADC_SMPR2_SMP4_2(0x4UL << ADC_SMPR2_SMP4_Pos)ADC_SMPR2_SMP4_1(0x2UL << ADC_SMPR2_SMP4_Pos)ADC_SMPR2_SMP4_0(0x1UL << ADC_SMPR2_SMP4_Pos)ADC_SMPR2_SMP4ADC_SMPR2_SMP4_Msk(0x7UL << ADC_SMPR2_SMP4_Pos)ADC_SMPR2_SMP4_PosADC_SMPR2_SMP3_2(0x4UL << ADC_SMPR2_SMP3_Pos)ADC_SMPR2_SMP3_1(0x2UL << ADC_SMPR2_SMP3_Pos)ADC_SMPR2_SMP3_0(0x1UL << ADC_SMPR2_SMP3_Pos)ADC_SMPR2_SMP3ADC_SMPR2_SMP3_Msk(0x7UL << ADC_SMPR2_SMP3_Pos)ADC_SMPR2_SMP3_PosADC_SMPR2_SMP2_2(0x4UL << ADC_SMPR2_SMP2_Pos)ADC_SMPR2_SMP2_1(0x2UL << ADC_SMPR2_SMP2_Pos)ADC_SMPR2_SMP2_0(0x1UL << ADC_SMPR2_SMP2_Pos)ADC_SMPR2_SMP2ADC_SMPR2_SMP2_Msk(0x7UL << ADC_SMPR2_SMP2_Pos)ADC_SMPR2_SMP2_PosADC_SMPR2_SMP1_2(0x4UL << ADC_SMPR2_SMP1_Pos)ADC_SMPR2_SMP1_1(0x2UL << ADC_SMPR2_SMP1_Pos)ADC_SMPR2_SMP1_0(0x1UL << ADC_SMPR2_SMP1_Pos)ADC_SMPR2_SMP1ADC_SMPR2_SMP1_Msk(0x7UL << ADC_SMPR2_SMP1_Pos)ADC_SMPR2_SMP1_PosADC_SMPR2_SMP0_2(0x4UL << ADC_SMPR2_SMP0_Pos)ADC_SMPR2_SMP0_1(0x2UL << ADC_SMPR2_SMP0_Pos)ADC_SMPR2_SMP0_0(0x1UL << ADC_SMPR2_SMP0_Pos)ADC_SMPR2_SMP0ADC_SMPR2_SMP0_Msk(0x7UL << ADC_SMPR2_SMP0_Pos)ADC_SMPR2_SMP0_PosADC_SMPR1_SMP18_2(0x4UL << ADC_SMPR1_SMP18_Pos)ADC_SMPR1_SMP18_1(0x2UL << ADC_SMPR1_SMP18_Pos)ADC_SMPR1_SMP18_0(0x1UL << ADC_SMPR1_SMP18_Pos)ADC_SMPR1_SMP18ADC_SMPR1_SMP18_Msk(0x7UL << ADC_SMPR1_SMP18_Pos)ADC_SMPR1_SMP18_PosADC_SMPR1_SMP17_2(0x4UL << ADC_SMPR1_SMP17_Pos)ADC_SMPR1_SMP17_1(0x2UL << ADC_SMPR1_SMP17_Pos)ADC_SMPR1_SMP17_0(0x1UL << ADC_SMPR1_SMP17_Pos)ADC_SMPR1_SMP17ADC_SMPR1_SMP17_Msk(0x7UL << ADC_SMPR1_SMP17_Pos)ADC_SMPR1_SMP17_PosADC_SMPR1_SMP16_2(0x4UL << ADC_SMPR1_SMP16_Pos)ADC_SMPR1_SMP16_1(0x2UL << ADC_SMPR1_SMP16_Pos)ADC_SMPR1_SMP16_0(0x1UL << ADC_SMPR1_SMP16_Pos)ADC_SMPR1_SMP16ADC_SMPR1_SMP16_Msk(0x7UL << ADC_SMPR1_SMP16_Pos)ADC_SMPR1_SMP16_PosADC_SMPR1_SMP15_2(0x4UL << ADC_SMPR1_SMP15_Pos)ADC_SMPR1_SMP15_1(0x2UL << ADC_SMPR1_SMP15_Pos)ADC_SMPR1_SMP15_0(0x1UL << ADC_SMPR1_SMP15_Pos)ADC_SMPR1_SMP15ADC_SMPR1_SMP15_Msk(0x7UL << ADC_SMPR1_SMP15_Pos)ADC_SMPR1_SMP15_PosADC_SMPR1_SMP14_2(0x4UL << ADC_SMPR1_SMP14_Pos)ADC_SMPR1_SMP14_1(0x2UL << ADC_SMPR1_SMP14_Pos)ADC_SMPR1_SMP14_0(0x1UL << ADC_SMPR1_SMP14_Pos)ADC_SMPR1_SMP14ADC_SMPR1_SMP14_Msk(0x7UL << ADC_SMPR1_SMP14_Pos)ADC_SMPR1_SMP14_PosADC_SMPR1_SMP13_2(0x4UL << ADC_SMPR1_SMP13_Pos)ADC_SMPR1_SMP13_1(0x2UL << ADC_SMPR1_SMP13_Pos)ADC_SMPR1_SMP13_0(0x1UL << ADC_SMPR1_SMP13_Pos)ADC_SMPR1_SMP13ADC_SMPR1_SMP13_Msk(0x7UL << ADC_SMPR1_SMP13_Pos)ADC_SMPR1_SMP13_PosADC_SMPR1_SMP12_2(0x4UL << ADC_SMPR1_SMP12_Pos)ADC_SMPR1_SMP12_1(0x2UL << ADC_SMPR1_SMP12_Pos)ADC_SMPR1_SMP12_0(0x1UL << ADC_SMPR1_SMP12_Pos)ADC_SMPR1_SMP12ADC_SMPR1_SMP12_Msk(0x7UL << ADC_SMPR1_SMP12_Pos)ADC_SMPR1_SMP12_PosADC_SMPR1_SMP11_2(0x4UL << ADC_SMPR1_SMP11_Pos)ADC_SMPR1_SMP11_1(0x2UL << ADC_SMPR1_SMP11_Pos)ADC_SMPR1_SMP11_0(0x1UL << ADC_SMPR1_SMP11_Pos)ADC_SMPR1_SMP11ADC_SMPR1_SMP11_Msk(0x7UL << ADC_SMPR1_SMP11_Pos)ADC_SMPR1_SMP11_PosADC_SMPR1_SMP10_2(0x4UL << ADC_SMPR1_SMP10_Pos)ADC_SMPR1_SMP10_1(0x2UL << ADC_SMPR1_SMP10_Pos)ADC_SMPR1_SMP10_0(0x1UL << ADC_SMPR1_SMP10_Pos)ADC_SMPR1_SMP10ADC_SMPR1_SMP10_Msk(0x7UL << ADC_SMPR1_SMP10_Pos)ADC_SMPR1_SMP10_PosADC_CR2_SWSTARTADC_CR2_SWSTART_Msk(0x1UL << ADC_CR2_SWSTART_Pos)ADC_CR2_SWSTART_PosADC_CR2_EXTEN_1(0x2UL << ADC_CR2_EXTEN_Pos)ADC_CR2_EXTEN_0(0x1UL << ADC_CR2_EXTEN_Pos)ADC_CR2_EXTENADC_CR2_EXTEN_Msk(0x3UL << ADC_CR2_EXTEN_Pos)ADC_CR2_EXTEN_PosADC_CR2_EXTSEL_3(0x8UL << ADC_CR2_EXTSEL_Pos)ADC_CR2_EXTSEL_2(0x4UL << ADC_CR2_EXTSEL_Pos)ADC_CR2_EXTSEL_1(0x2UL << ADC_CR2_EXTSEL_Pos)ADC_CR2_EXTSEL_0(0x1UL << ADC_CR2_EXTSEL_Pos)ADC_CR2_EXTSELADC_CR2_EXTSEL_Msk(0xFUL << ADC_CR2_EXTSEL_Pos)ADC_CR2_EXTSEL_PosADC_CR2_JSWSTARTADC_CR2_JSWSTART_Msk(0x1UL << ADC_CR2_JSWSTART_Pos)ADC_CR2_JSWSTART_PosADC_CR2_JEXTEN_1(0x2UL << ADC_CR2_JEXTEN_Pos)ADC_CR2_JEXTEN_0(0x1UL << ADC_CR2_JEXTEN_Pos)ADC_CR2_JEXTENADC_CR2_JEXTEN_Msk(0x3UL << ADC_CR2_JEXTEN_Pos)ADC_CR2_JEXTEN_PosADC_CR2_JEXTSEL_3(0x8UL << ADC_CR2_JEXTSEL_Pos)ADC_CR2_JEXTSEL_2(0x4UL << ADC_CR2_JEXTSEL_Pos)ADC_CR2_JEXTSEL_1(0x2UL << ADC_CR2_JEXTSEL_Pos)ADC_CR2_JEXTSEL_0(0x1UL << ADC_CR2_JEXTSEL_Pos)ADC_CR2_JEXTSELADC_CR2_JEXTSEL_Msk(0xFUL << ADC_CR2_JEXTSEL_Pos)ADC_CR2_JEXTSEL_PosADC_CR2_ALIGNADC_CR2_ALIGN_Msk(0x1UL << ADC_CR2_ALIGN_Pos)ADC_CR2_ALIGN_PosADC_CR2_EOCSADC_CR2_EOCS_Msk(0x1UL << ADC_CR2_EOCS_Pos)ADC_CR2_EOCS_PosADC_CR2_DDSADC_CR2_DDS_Msk(0x1UL << ADC_CR2_DDS_Pos)ADC_CR2_DDS_PosADC_CR2_DMAADC_CR2_DMA_Msk(0x1UL << ADC_CR2_DMA_Pos)ADC_CR2_DMA_PosADC_CR2_CONTADC_CR2_CONT_Msk(0x1UL << ADC_CR2_CONT_Pos)ADC_CR2_CONT_PosADC_CR2_ADONADC_CR2_ADON_Msk(0x1UL << ADC_CR2_ADON_Pos)ADC_CR2_ADON_PosADC_CR1_OVRIEADC_CR1_OVRIE_Msk(0x1UL << ADC_CR1_OVRIE_Pos)ADC_CR1_OVRIE_PosADC_CR1_RES_1(0x2UL << ADC_CR1_RES_Pos)ADC_CR1_RES_0(0x1UL << ADC_CR1_RES_Pos)ADC_CR1_RESADC_CR1_RES_Msk(0x3UL << ADC_CR1_RES_Pos)ADC_CR1_RES_PosADC_CR1_AWDENADC_CR1_AWDEN_Msk(0x1UL << ADC_CR1_AWDEN_Pos)ADC_CR1_AWDEN_PosADC_CR1_JAWDENADC_CR1_JAWDEN_Msk(0x1UL << ADC_CR1_JAWDEN_Pos)ADC_CR1_JAWDEN_PosADC_CR1_DISCNUM_2(0x4UL << ADC_CR1_DISCNUM_Pos)ADC_CR1_DISCNUM_1(0x2UL << ADC_CR1_DISCNUM_Pos)ADC_CR1_DISCNUM_0(0x1UL << ADC_CR1_DISCNUM_Pos)ADC_CR1_DISCNUMADC_CR1_DISCNUM_Msk(0x7UL << ADC_CR1_DISCNUM_Pos)ADC_CR1_DISCNUM_PosADC_CR1_JDISCENADC_CR1_JDISCEN_Msk(0x1UL << ADC_CR1_JDISCEN_Pos)ADC_CR1_JDISCEN_PosADC_CR1_DISCENADC_CR1_DISCEN_Msk(0x1UL << ADC_CR1_DISCEN_Pos)ADC_CR1_DISCEN_PosADC_CR1_JAUTOADC_CR1_JAUTO_Msk(0x1UL << ADC_CR1_JAUTO_Pos)ADC_CR1_JAUTO_PosADC_CR1_AWDSGLADC_CR1_AWDSGL_Msk(0x1UL << ADC_CR1_AWDSGL_Pos)ADC_CR1_AWDSGL_PosADC_CR1_SCANADC_CR1_SCAN_Msk(0x1UL << ADC_CR1_SCAN_Pos)ADC_CR1_SCAN_PosADC_CR1_JEOCIEADC_CR1_JEOCIE_Msk(0x1UL << ADC_CR1_JEOCIE_Pos)ADC_CR1_JEOCIE_PosADC_CR1_AWDIEADC_CR1_AWDIE_Msk(0x1UL << ADC_CR1_AWDIE_Pos)ADC_CR1_AWDIE_PosADC_CR1_EOCIEADC_CR1_EOCIE_Msk(0x1UL << ADC_CR1_EOCIE_Pos)ADC_CR1_EOCIE_PosADC_CR1_AWDCH_4(0x10UL << ADC_CR1_AWDCH_Pos)ADC_CR1_AWDCH_3(0x08UL << ADC_CR1_AWDCH_Pos)ADC_CR1_AWDCH_2(0x04UL << ADC_CR1_AWDCH_Pos)ADC_CR1_AWDCH_1(0x02UL << ADC_CR1_AWDCH_Pos)ADC_CR1_AWDCH_0(0x01UL << ADC_CR1_AWDCH_Pos)ADC_CR1_AWDCHADC_CR1_AWDCH_Msk(0x1FUL << ADC_CR1_AWDCH_Pos)ADC_CR1_AWDCH_PosADC_SR_OVRADC_SR_OVR_Msk(0x1UL << ADC_SR_OVR_Pos)ADC_SR_OVR_PosADC_SR_STRTADC_SR_STRT_Msk(0x1UL << ADC_SR_STRT_Pos)ADC_SR_STRT_PosADC_SR_JSTRTADC_SR_JSTRT_Msk(0x1UL << ADC_SR_JSTRT_Pos)ADC_SR_JSTRT_PosADC_SR_JEOCADC_SR_JEOC_Msk(0x1UL << ADC_SR_JEOC_Pos)ADC_SR_JEOC_PosADC_SR_EOCADC_SR_EOC_Msk(0x1UL << ADC_SR_EOC_Pos)ADC_SR_EOC_PosADC_SR_AWDADC_SR_AWD_Msk(0x1UL << ADC_SR_AWD_Pos)ADC_SR_AWD_PosTEMPSENSOR_CAL2_ADDR_CMSIS((uint16_t*) (0x1FF0F44E))TEMPSENSOR_CAL1_ADDR_CMSIS((uint16_t*) (0x1FF0F44C))VREFINT_CAL_ADDR_CMSIS((uint16_t*) (0x1FF0F44A))LSI_STARTUP_TIME40U((DSI_TypeDef *)DSI_BASE)JPEG((JPEG_TypeDef *) JPEG_BASE)DFSDM1_Filter3((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)DFSDM1_Filter2((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)DFSDM1_Filter1((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)DFSDM1_Filter0((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)DFSDM1_Channel7((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)DFSDM1_Channel6((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)DFSDM1_Channel5((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)DFSDM1_Channel4((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)DFSDM1_Channel3((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)DFSDM1_Channel2((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)DFSDM1_Channel1((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)DFSDM1_Channel0((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)MDIOS((MDIOS_TypeDef *) MDIOS_BASE)((SDMMC_TypeDef *) SDMMC2_BASE)CAN3((CAN_TypeDef *) CAN3_BASE)USB_OTG_HS((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)USB_OTG_FS((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)DBGMCU((DBGMCU_TypeDef *) DBGMCU_BASE)QUADSPI((QUADSPI_TypeDef *) QSPI_R_BASE)FMC_Bank5_6((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)FMC_Bank3((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)FMC_Bank1E((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)FMC_Bank1((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)RNG((RNG_TypeDef *) RNG_BASE)DCMI((DCMI_TypeDef *) DCMI_BASE)((DMA2D_TypeDef *)DMA2D_BASE)ETH((ETH_TypeDef *) ETH_BASE)DMA2_Stream7((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)DMA2_Stream2((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)DMA2_Stream1((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)DMA2((DMA_TypeDef *) DMA2_BASE)DMA1_Stream7((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)DMA1_Stream6((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)DMA1_Stream5((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)DMA1_Stream4((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)DMA1_Stream3((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)DMA1_Stream2((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)DMA1_Stream1((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)DMA1_Stream0((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)DMA1((DMA_TypeDef *) DMA1_BASE)FLASH((FLASH_TypeDef *) FLASH_R_BASE)RCC((RCC_TypeDef *) RCC_BASE)CRC((CRC_TypeDef *) CRC_BASE)((GPIO_TypeDef *) GPIOK_BASE)((GPIO_TypeDef *) GPIOJ_BASE)((GPIO_TypeDef *) GPIOI_BASE)((GPIO_TypeDef *) GPIOH_BASE)((GPIO_TypeDef *) GPIOG_BASE)((GPIO_TypeDef *) GPIOF_BASE)((GPIO_TypeDef *) GPIOE_BASE)((GPIO_TypeDef *) GPIOD_BASE)((GPIO_TypeDef *) GPIOC_BASE)((GPIO_TypeDef *) GPIOB_BASE)((GPIO_TypeDef *) GPIOA_BASE)LTDC_Layer2((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)LTDC_Layer1((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)((LTDC_TypeDef *)LTDC_BASE)SAI2_Block_B((SAI_Block_TypeDef *)SAI2_Block_B_BASE)SAI2_Block_A((SAI_Block_TypeDef *)SAI2_Block_A_BASE)SAI1_Block_B((SAI_Block_TypeDef *)SAI1_Block_B_BASE)SAI1_Block_A((SAI_Block_TypeDef *)SAI1_Block_A_BASE)SAI2((SAI_TypeDef *) SAI2_BASE)SAI1((SAI_TypeDef *) SAI1_BASE)SPI6((SPI_TypeDef *) SPI6_BASE)SPI5((SPI_TypeDef *) SPI5_BASE)TIM11((TIM_TypeDef *) TIM11_BASE)TIM10((TIM_TypeDef *) TIM10_BASE)TIM9((TIM_TypeDef *) TIM9_BASE)EXTI((EXTI_TypeDef *) EXTI_BASE)SYSCFG((SYSCFG_TypeDef *) SYSCFG_BASE)SPI4((SPI_TypeDef *) SPI4_BASE)SPI1((SPI_TypeDef *) SPI1_BASE)((SDMMC_TypeDef *) SDMMC1_BASE)ADC123_COMMON((ADC_Common_TypeDef *) ADC_BASE)((ADC_TypeDef *) ADC3_BASE)ADC2((ADC_TypeDef *) ADC2_BASE)ADC1((ADC_TypeDef *) ADC1_BASE)ADCUSART6((USART_TypeDef *) USART6_BASE)((USART_TypeDef *) USART1_BASE)TIM8((TIM_TypeDef *) TIM8_BASE)TIM1((TIM_TypeDef *) TIM1_BASE)UART8((USART_TypeDef *) UART8_BASE)UART7((USART_TypeDef *) UART7_BASE)DAC((DAC_TypeDef *) DAC_BASE)DAC1PWR((PWR_TypeDef *) PWR_BASE)CEC((CEC_TypeDef *) CEC_BASE)CAN2((CAN_TypeDef *) CAN2_BASE)CAN1((CAN_TypeDef *) CAN1_BASE)I2C4((I2C_TypeDef *) I2C4_BASE)I2C3((I2C_TypeDef *) I2C3_BASE)I2C2((I2C_TypeDef *) I2C2_BASE)((I2C_TypeDef *) I2C1_BASE)UART5((USART_TypeDef *) UART5_BASE)UART4((USART_TypeDef *) UART4_BASE)USART3((USART_TypeDef *) USART3_BASE)USART2((USART_TypeDef *) USART2_BASE)SPDIFRX((SPDIFRX_TypeDef *) SPDIFRX_BASE)SPI3((SPI_TypeDef *) SPI3_BASE)SPI2((SPI_TypeDef *) SPI2_BASE)IWDG((IWDG_TypeDef *) IWDG_BASE)WWDG((WWDG_TypeDef *) WWDG_BASE)RTC((RTC_TypeDef *) RTC_BASE)LPTIM1((LPTIM_TypeDef *) LPTIM1_BASE)TIM14((TIM_TypeDef *) TIM14_BASE)TIM13((TIM_TypeDef *) TIM13_BASE)TIM12((TIM_TypeDef *) TIM12_BASE)TIM7((TIM_TypeDef *) TIM7_BASE)TIM6((TIM_TypeDef *) TIM6_BASE)TIM5((TIM_TypeDef *) TIM5_BASE)TIM4((TIM_TypeDef *) TIM4_BASE)TIM3((TIM_TypeDef *) TIM3_BASE)TIM2((TIM_TypeDef *) TIM2_BASE)USB_OTG_FIFO_SIZE0x1000ULUSB_OTG_FIFO_BASEUSB_OTG_PCGCCTL_BASE0x0E00ULUSB_OTG_HOST_CHANNEL_SIZE0x0020ULUSB_OTG_HOST_CHANNEL_BASE0x0500ULUSB_OTG_HOST_PORT_BASE0x0440ULUSB_OTG_HOST_BASE0x0400ULUSB_OTG_EP_REG_SIZEUSB_OTG_OUT_ENDPOINT_BASE0x0B00ULUSB_OTG_IN_ENDPOINT_BASE0x0900ULUSB_OTG_DEVICE_BASE0x0800ULUSB_OTG_GLOBAL_BASE0x0000ULUSB_OTG_FS_PERIPH_BASE0x50000000ULUSB_OTG_HS_PERIPH_BASE0x40040000ULDBGMCU_BASE0xE0042000ULFMC_Bank5_6_R_BASE(FMC_R_BASE + 0x0140UL)FMC_Bank3_R_BASE(FMC_R_BASE + 0x0080UL)FMC_Bank1E_R_BASE(FMC_R_BASE + 0x0104UL)FMC_Bank1_R_BASE(FMC_R_BASE + 0x0000UL)RNG_BASE(AHB2PERIPH_BASE + 0x60800UL)JPEG_BASE(AHB2PERIPH_BASE + 0x51000UL)DCMI_BASE(AHB2PERIPH_BASE + 0x50000UL)DMA2D_BASE(AHB1PERIPH_BASE + 0xB000UL)ETH_DMA_BASE(ETH_BASE + 0x1000UL)ETH_PTP_BASE(ETH_BASE + 0x0700UL)ETH_MMC_BASE(ETH_BASE + 0x0100UL)ETH_MAC_BASE(ETH_BASE)ETH_BASE(AHB1PERIPH_BASE + 0x8000UL)DMA2_Stream7_BASE(DMA2_BASE + 0x0B8UL)DMA2_Stream6_BASE(DMA2_BASE + 0x0A0UL)DMA2_Stream5_BASE(DMA2_BASE + 0x088UL)DMA2_Stream4_BASE(DMA2_BASE + 0x070UL)DMA2_Stream3_BASE(DMA2_BASE + 0x058UL)DMA2_Stream2_BASE(DMA2_BASE + 0x040UL)DMA2_Stream1_BASE(DMA2_BASE + 0x028UL)DMA2_Stream0_BASE(DMA2_BASE + 0x010UL)DMA2_BASE(AHB1PERIPH_BASE + 0x6400UL)DMA1_Stream7_BASE(DMA1_BASE + 0x0B8UL)DMA1_Stream6_BASE(DMA1_BASE + 0x0A0UL)DMA1_Stream5_BASE(DMA1_BASE + 0x088UL)DMA1_Stream4_BASE(DMA1_BASE + 0x070UL)DMA1_Stream3_BASE(DMA1_BASE + 0x058UL)DMA1_Stream2_BASE(DMA1_BASE + 0x040UL)DMA1_Stream1_BASE(DMA1_BASE + 0x028UL)DMA1_Stream0_BASE(DMA1_BASE + 0x010UL)DMA1_BASE(AHB1PERIPH_BASE + 0x6000UL)PACKAGESIZE_BASEPACKAGE_BASE0x1FF0F7E0ULFLASHSIZE_BASE0x1FF0F442ULUID_BASE0x1FF0F420ULFLASH_R_BASE(AHB1PERIPH_BASE + 0x3C00UL)RCC_BASE(AHB1PERIPH_BASE + 0x3800UL)CRC_BASE(AHB1PERIPH_BASE + 0x3000UL)GPIOK_BASE(AHB1PERIPH_BASE + 0x2800UL)GPIOJ_BASE(AHB1PERIPH_BASE + 0x2400UL)GPIOI_BASE(AHB1PERIPH_BASE + 0x2000UL)GPIOH_BASE(AHB1PERIPH_BASE + 0x1C00UL)GPIOG_BASE(AHB1PERIPH_BASE + 0x1800UL)GPIOF_BASE(AHB1PERIPH_BASE + 0x1400UL)GPIOE_BASE(AHB1PERIPH_BASE + 0x1000UL)GPIOD_BASE(AHB1PERIPH_BASE + 0x0C00UL)GPIOC_BASE(AHB1PERIPH_BASE + 0x0800UL)GPIOB_BASE(AHB1PERIPH_BASE + 0x0400UL)GPIOA_BASE(AHB1PERIPH_BASE + 0x0000UL)MDIOS_BASE(APB2PERIPH_BASE + 0x7800UL)DFSDM1_Filter3_BASE(DFSDM1_BASE + 0x280UL)DFSDM1_Filter2_BASE(DFSDM1_BASE + 0x200UL)DFSDM1_Filter1_BASE(DFSDM1_BASE + 0x180UL)DFSDM1_Filter0_BASE(DFSDM1_BASE + 0x100UL)DFSDM1_Channel7_BASE(DFSDM1_BASE + 0xE0UL)DFSDM1_Channel6_BASE(DFSDM1_BASE + 0xC0UL)DFSDM1_Channel5_BASE(DFSDM1_BASE + 0xA0UL)DFSDM1_Channel4_BASE(DFSDM1_BASE + 0x80UL)DFSDM1_Channel3_BASE(DFSDM1_BASE + 0x60UL)DFSDM1_Channel2_BASE(DFSDM1_BASE + 0x40UL)DFSDM1_Channel1_BASE(DFSDM1_BASE + 0x20UL)DFSDM1_Channel0_BASE(DFSDM1_BASE + 0x00UL)DFSDM1_BASE(APB2PERIPH_BASE + 0x7400UL)DSI_BASE(APB2PERIPH_BASE + 0x6C00UL)LTDC_Layer2_BASE(LTDC_BASE + 0x0104UL)LTDC_Layer1_BASE(LTDC_BASE + 0x0084UL)LTDC_BASE(APB2PERIPH_BASE + 0x6800UL)SAI2_Block_B_BASE(SAI2_BASE + 0x024UL)SAI2_Block_A_BASE(SAI2_BASE + 0x004UL)SAI1_Block_B_BASE(SAI1_BASE + 0x024UL)SAI1_Block_A_BASE(SAI1_BASE + 0x004UL)SAI2_BASE(APB2PERIPH_BASE + 0x5C00UL)SAI1_BASE(APB2PERIPH_BASE + 0x5800UL)SPI6_BASE(APB2PERIPH_BASE + 0x5400UL)SPI5_BASE(APB2PERIPH_BASE + 0x5000UL)TIM11_BASE(APB2PERIPH_BASE + 0x4800UL)TIM10_BASE(APB2PERIPH_BASE + 0x4400UL)TIM9_BASE(APB2PERIPH_BASE + 0x4000UL)EXTI_BASE(APB2PERIPH_BASE + 0x3C00UL)SYSCFG_BASE(APB2PERIPH_BASE + 0x3800UL)SPI4_BASE(APB2PERIPH_BASE + 0x3400UL)SPI1_BASE(APB2PERIPH_BASE + 0x3000UL)SDMMC1_BASE(APB2PERIPH_BASE + 0x2C00UL)ADC_BASE(APB2PERIPH_BASE + 0x2300UL)ADC3_BASE(APB2PERIPH_BASE + 0x2200UL)ADC2_BASE(APB2PERIPH_BASE + 0x2100UL)ADC1_BASE(APB2PERIPH_BASE + 0x2000UL)SDMMC2_BASE(APB2PERIPH_BASE + 0x1C00UL)USART6_BASE(APB2PERIPH_BASE + 0x1400UL)USART1_BASE(APB2PERIPH_BASE + 0x1000UL)TIM8_BASE(APB2PERIPH_BASE + 0x0400UL)TIM1_BASE(APB2PERIPH_BASE + 0x0000UL)UART8_BASE(APB1PERIPH_BASE + 0x7C00UL)UART7_BASE(APB1PERIPH_BASE + 0x7800UL)DAC_BASE(APB1PERIPH_BASE + 0x7400UL)PWR_BASE(APB1PERIPH_BASE + 0x7000UL)CEC_BASE(APB1PERIPH_BASE + 0x6C00UL)CAN2_BASE(APB1PERIPH_BASE + 0x6800UL)CAN1_BASE(APB1PERIPH_BASE + 0x6400UL)I2C4_BASE(APB1PERIPH_BASE + 0x6000UL)I2C3_BASE(APB1PERIPH_BASE + 0x5C00UL)I2C2_BASE(APB1PERIPH_BASE + 0x5800UL)I2C1_BASE(APB1PERIPH_BASE + 0x5400UL)UART5_BASE(APB1PERIPH_BASE + 0x5000UL)UART4_BASE(APB1PERIPH_BASE + 0x4C00UL)USART3_BASE(APB1PERIPH_BASE + 0x4800UL)USART2_BASE(APB1PERIPH_BASE + 0x4400UL)SPDIFRX_BASE(APB1PERIPH_BASE + 0x4000UL)SPI3_BASE(APB1PERIPH_BASE + 0x3C00UL)SPI2_BASE(APB1PERIPH_BASE + 0x3800UL)CAN3_BASE(APB1PERIPH_BASE + 0x3400UL)IWDG_BASE(APB1PERIPH_BASE + 0x3000UL)WWDG_BASE(APB1PERIPH_BASE + 0x2C00UL)RTC_BASE(APB1PERIPH_BASE + 0x2800UL)LPTIM1_BASE(APB1PERIPH_BASE + 0x2400UL)TIM14_BASE(APB1PERIPH_BASE + 0x2000UL)TIM13_BASE(APB1PERIPH_BASE + 0x1C00UL)TIM12_BASE(APB1PERIPH_BASE + 0x1800UL)TIM7_BASE(APB1PERIPH_BASE + 0x1400UL)TIM6_BASE(APB1PERIPH_BASE + 0x1000UL)TIM5_BASE(APB1PERIPH_BASE + 0x0C00UL)TIM4_BASE(APB1PERIPH_BASE + 0x0800UL)TIM3_BASE(APB1PERIPH_BASE + 0x0400UL)TIM2_BASE(APB1PERIPH_BASE + 0x0000UL)AHB2PERIPH_BASE(PERIPH_BASE + 0x10000000UL)AHB1PERIPH_BASE(PERIPH_BASE + 0x00020000UL)APB2PERIPH_BASE(PERIPH_BASE + 0x00010000UL)APB1PERIPH_BASEPERIPH_BASEFLASH_BASEFLASHAXI_BASEFLASH_OTP_END0x1FF0F41FULFLASH_OTP_BASE0x1FF0F000ULFLASH_END0x081FFFFFULSRAM2_BASE0x2007C000ULSRAM1_BASE0x20020000ULQSPI_R_BASE0xA0001000ULFMC_R_BASE0xA0000000ULQSPI_BASE0x90000000ULBKPSRAM_BASE0x40024000UL0x40000000ULRAMDTCM_BASE0x20000000UL0x08000000ULFLASHITCM_BASE0x00200000ULRAMITCM_BASE0x00000000UL__STM32F769xx_H/* __STM32F769xx_H *//* __cplusplus *//* Aliases for __IRQHandler *//* Aliases for __IRQn *//******************************************************************************//*  product lines within the same STM32F7 Family                              *//*  No need to update developed interrupt code when moving across             *//*  differences in the interrupt handlers and IRQn definitions.               *//*  lines, the aliases defined below are put in place to overcome the         *//*  For a painless codes migration between the STM32F7xx device product       *//*********************** HCD Instances ****************************************//*********************** PCD Instances ****************************************//****************************** WWDG Instances ********************************//****************************** IWDG Instances ********************************//*********************** UART Instances : IRDA mode ***************************//********************* UART Instances : Smart card mode ***********************//*********************** UART Instances : Wake-up from Stop mode ***************************//******************** UART Instances : LIN mode **********************//****************** UART Instances : Hardware Flow control ********************//******************** UART Instances : Half-Duplex mode **********************//****************** UART Instances : Driver Enable *****************//****************** UART Instances : Auto Baud Rate detection ****************//******************** UART Instances : Asynchronous mode **********************//******************** USART Instances : Synchronous mode **********************//****************** TIM Instances : supporting commutation event generation ***//****************** TIM Instances : supporting Hall sensor interface **********//****** TIM Instances : supporting external clock mode 2 for ETRF input *******//****** TIM Instances : supporting external clock mode 1 for ETRF input *******//****************** TIM Instances : supporting repetition counter *************//****************** TIM Instances : supporting clock division *****************//****************** TIM Instances : supporting ADC triggering through TRGO2 ***//************ TIM Instances : complementary output(s) available ***************//******************* TIM Instances : output(s) available **********************//****************** TIM Instances : remapping capability **********************//***************** TIM Instances : external trigger input available ************//*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******//****** TIM Instances : master mode available (TIMx_CR2.MMS available )********//******************* TIM Instances : Timer input XOR function *****************//******************** TIM Instances : Advanced-control timers *****************//****************** TIM Instances : supporting internal trigger inputs(ITRX) *******//****************** TIM Instances : supporting external clock mode 1 for TIX inputs*//****************** TIM Instances : supporting OCxREF clear *******************//****************** TIM Instances : supporting encoder interface **************//****************** TIM Instances : supporting counting mode selection ********//****************** TIM Instances : supporting combined 3-phase PWM mode ******//******************** TIM Instances : DMA burst feature ***********************//************ TIM Instances : DMA requests generation (CCxDE) *****************//****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***//************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******//****************** TIM Instances : at least 6 capture/compare channels *******//****************** TIM Instances : at least 5 capture/compare channels *******//************ TIM Instances : at least 4 capture/compare channels *************//************ TIM Instances : at least 3 capture/compare channels *************//************ TIM Instances : at least 2 capture/compare channels *************//************* TIM Instances : at least 1 capture/compare channel *************//****************** TIM Instances : supporting 2 break inputs *****************//************** TIM Instances : supporting Break source selection *************//****************** TIM Instances : supporting the break function *************//****************** TIM Instances : supporting 32 bits counter ****************//****************** TIM Instances : All supported instances *******************//******************************** SPI Instances *******************************//****************************** SPDIFRX Instances *********************************//******************************** SDMMC Instances *******************************//* Legacy define *//******************************* SAI Instances ********************************//****************************** RTC Instances *********************************//******************************* RNG Instances ********************************//****************************** MDIOS Instances ********************************//****************************** LTDC Instances ********************************//******************************* LPTIM Instances ********************************//******************************** I2S Instances *******************************//****************************** SMBUS Instances *******************************//******************************** I2C Instances *******************************//****************************** QSPI Instances *********************************//****************************** CEC Instances *********************************//******************************* GPIO Instances *******************************//******************************** DMA Instances *******************************//******************************* DMA2D Instances *******************************//****************************** DFSDM Instances *******************************//******************************* DCMI Instances *******************************//******************************* DAC Instances ********************************//******************************* CRC Instances ********************************//******************************* CAN Instances ********************************//******************************* ADC Instances ********************************//** @addtogroup Exported_macros
  * @{
  *//*!< Regulator Enable *//*!< 0x01000000 *//*!< 0x00020000 *//*!< 0x00010000 *//*!< PLL Output Division Factor *//*!< 0x00030000 *//*!< 0x00004000 *//*!< 0x00002000 *//*!< 0x00001000 *//*!< 0x00000800 *//*!< PLL Input Division Factor *//*!< 0x00007800 *//*!< 0x00000100 *//*!< 0x00000080 *//*!< 0x00000040 *//*!< 0x00000020 *//*!< 0x00000010 *//*!< 0x00000008 *//*!< 0x00000004 *//*!< PLL Loop Division Factor *//*!< 0x000001FC *//*!< PLL Enable *//*!< 0x00000001 *//*******************  Bit definition for DSI_WRPCR register  ***************//*!< 0x00000002 *//*!< t-CLKPOST *//*!< 0x000000FF *//*******************  Bit definition for DSI_WPCR4 register  ***************//*!< 0x80000000 *//*!< 0x40000000 *//*!< 0x20000000 *//*!< 0x10000000 *//*!< 0x08000000 *//*!< 0x04000000 *//*!< 0x02000000 *//*!< t-LPXC *//*!< 0xFF000000 *//*!< 0x00800000 *//*!< 0x00400000 *//*!< 0x00200000 *//*!< 0x00100000 *//*!< 0x00080000 *//*!< 0x00040000 *//*!< t-HSEXIT *//*!< 0x00FF0000 *//*!< 0x00008000 *//*!< 0x00000400 *//*!< 0x00000200 *//*!< t-LPXD *//*!< 0x0000FF00 *//*!< t-HSZERO *//*******************  Bit definition for DSI_WPCR3 register  ***************//*!< t-HSTRAIL *//*!< t-HSPREP *//*!< t-CLKZERO *//*!< t-CLKPREP *//*******************  Bit definition for DSI_WPCR2 register  ***************//*!< Low-Power RX low-pass Filtering Tuning *//*!< 0x06000000 *//*!< Forces LP Receiver in Low-Power Mode *//*!< High-Speed Transmission Delay on Data Lane *//*!< 0x000C0000 *//*!< High-Speed Transmission Delay on Clock Lane *//*!< Low-Power Reception V-IL Compensation on Data Lanes *//*!< 0x0000C000 *//*!< SDD Control *//*!< Low-Power transmission Slew Rate Compensation on Data Lane *//*!< 0x00000300 *//*!< Low-Power transmission Slew Rate Compensation on Clock Lane *//*!< 0x000000C0 *//*!< 0x0000000C *//*!< 0x00000003 *//*******************  Bit definition for DSI_WPCR1 register  ***************//*!< Timer for t-CLKPOST Enable *//*!< Timer for t-LPXC Enable *//*!< Timer for t-HSEXIT Enable *//*!< Timer for t-LPXD Enable *//*!< Timer for t-HSZERO Enable *//*!< Timer for t-HSTRAIL Enable *//*!< Timer for t-HSPREP Enable *//*!< Timer for t-CLKZERO Enable *//*!< Timer for t-CLKPREP Enable *//*!< Pull-Down Enable *//*!< Turn Disable Data Lanes *//*!< Contention detection OFF *//*!< Force data lanes in TX stop mode *//*!< Force clock lane in TX stop mode *//*!< Invert the high-speed data signal on lane 2 *//*!< Invert the high-speed data signal on lane 1 *//*!< Invert the high-speed data signal on clock lane *//*!< Swap pins on data lane 2 *//*!< Swap pins on data lane 1 *//*!< Swap pins on clock lane *//*!< Unit Interval multiplied by 4 *//*!< 0x0000003F *//*******************  Bit definition for DSI_WPCR0 register  ***************//*!< Clear Regulator Ready Interrupt Flag *//*!< Clear PLL Unlock Interrupt Flag *//*!< Clear PLL Lock Interrupt Flag *//*!< Clear End of Refresh Interrupt Flag *//*!< Clear Tearing Effect Interrupt Flag *//*******************  Bit definition for DSI_WIFCR register  ***************//*!< Regulator Ready Interrupt Flag *//*!< Regulator Ready Flag *//*!< PLL Unlock Interrupt Flag *//*!< PLL Lock Interrupt Flag *//*!< PLL Lock Status *//*!< Busy Flag *//*!< End of Refresh Interrupt Flag *//*!< Tearing Effect Interrupt Flag *//*******************  Bit definition for DSI_WISR register  ****************//*!< Regulator Ready Interrupt Enable *//*!< PLL Unlock Interrupt Enable *//*!< PLL Lock Interrupt Enable *//*!< End of Refresh Interrupt Enable *//*!< Tearing Effect Interrupt Enable *//*******************  Bit definition for DSI_WIER register  ****************//*!< DSI Enable *//*!< LTDC Enable *//*!< Shutdown *//*!< Color Mode *//*******************  Bit definition for DSI_WCR register  *****************//*!< VSync Polarity *//*!< Automatic Refresh *//*!< Tearing Effect Polarity *//*!< Tearing Effect Source *//*!< Color Multiplexing *//*!< 0x0000000E *//*!< DSI Mode *//*******************  Bit definition for DSI_WCFGR register  ***************//*!< Send 3D Control *//*!< Right First *//*!< Second VSYNC *//*!< 3D Format *//*!< 3D Mode *//*******************  Bit definition for DSI_TDCCR register  **************//*!< Vertical Active duration *//*!< 0x00003FFF *//*******************  Bit definition for DSI_VVACCR register  *************//*!< Vertical Front-Porch duration *//*!< 0x000003FF *//*******************  Bit definition for DSI_VVFPCCR register  ************//*!< Vertical Back-Porch duration *//*******************  Bit definition for DSI_VVBPCCR register  ************//*!< Vertical Synchronism Active duration *//*******************  Bit definition for DSI_VVSACCR register  ***************//*!< Horizontal Line duration *//*!< 0x00007FFF *//*******************  Bit definition for DSI_VLCCR register  **************//*!< Horizontal Back-Porch duration *//*!< 0x00000FFF *//*******************  Bit definition for DSI_VHBPCCR register  ************//*!< Horizontal Synchronism Active duration *//*******************  Bit definition for DSI_VHSACCR register  ************//*!< Number of Chunks *//*!< 0    $    