pllx_misc	,	V_111
SCLK_BURST_POLICY	,	V_64
tegra30_periph_clk_init	,	F_21
CLK_RESET_CCLK_BURST	,	V_108
writel_relaxed	,	F_7
TEGRA30_CLK_DSIA	,	V_71
emc_lock	,	V_76
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR	,	V_96
pllx_base	,	V_109
ARRAY_SIZE	,	F_2
cpu_burst	,	V_107
UTMIP_PLL_CFG1	,	V_14
UTMIP_PLL_CFG2	,	V_8
"emc_mux"	,	L_35
"pll_x"	,	L_9
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_5
CLK_SET_RATE_GATE	,	V_30
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_19
node	,	V_126
tegra_audio_clk_init	,	F_54
pr_err	,	F_3
TEGRA30_CLK_EMC	,	V_77
tegra_cpu_car_ops	,	V_134
TEGRA30_CLK_PLL_D2_OUT0	,	V_46
TEGRA30_CLK_SCLK	,	V_65
tegra30_input_freq	,	V_129
TEGRA30_CLK_PLL_X_OUT0	,	V_37
init_table	,	V_122
TEGRA30_CLK_PLL_C	,	V_24
TEGRA30_CLK_PLL_D	,	V_42
TEGRA30_CLK_PLL_E	,	V_52
CLK_RESET_CCLK_BURST_POLICY_PLLX	,	V_121
"pll_u"	,	L_11
clk_id	,	V_90
wmb	,	F_36
device_node	,	V_124
tegra_fixed_clk_init	,	F_53
BUG	,	F_44
"pll_d"	,	L_12
TEGRA30_CLK_PLL_M_OUT1	,	V_34
"cml1"	,	L_39
CLK_RESET_CCLK_IDLE_POLICY_SHIFT	,	V_118
"pll_m_out1"	,	L_8
clk_csite_src	,	V_105
policy	,	V_115
CLK_GET_RATE_NOCACHE	,	V_50
xtal_freq_count	,	V_16
i	,	V_2
mux_pllmcp_clkm	,	V_74
pmc_match	,	V_127
"cclk_lp"	,	L_28
p	,	V_84
TEGRA_DIVIDER_INT	,	V_54
TEGRA30_CLK_PLL_D2	,	V_45
TEGRA30_CLK_PLL_X	,	V_36
TEGRA30_CLK_PLL_U	,	V_39
tegra_super_clk_gen4_init	,	F_20
"pll_d2_out0"	,	L_15
of_iomap	,	F_49
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_12
"pll_e"	,	L_17
"cml0"	,	L_38
TEGRA30_CLK_PLL_M	,	V_32
sclk_parents	,	V_63
pll_m_params	,	V_31
pll_e_params	,	V_51
cpu_rst_status	,	V_99
"pcie"	,	L_32
pll_c_params	,	V_22
tegra_clk_register_periph	,	F_25
reg	,	V_1
clk_register_clkdev	,	F_18
pll_p_params	,	V_92
"cclk_g"	,	L_24
tegra30_disable_cpu_clock	,	F_39
CLK_RESET_SOURCE_CSITE	,	V_106
pll_x_params	,	V_35
"pll_p_out3_cclkg"	,	L_20
tegra_clk_register_periph_gate	,	F_22
tegra_clk_register_pll_out	,	F_13
TEGRA30_CLK_CML0	,	V_80
"pll_c"	,	L_2
TEGRA30_CLK_CML1	,	V_81
CCLKLP_BURST_POLICY	,	V_60
tegra_init_from_table	,	F_47
cclk_divider	,	V_113
readl_relaxed	,	F_4
tegra_clk_init	,	F_51
clk_register_mux	,	F_15
CLK_IGNORE_UNUSED	,	V_29
tegra_periph_init_data	,	V_68
name	,	V_83
PLLM_OUT	,	V_33
CPU_RESET	,	F_33
tegra30_cpu_clock_suspend	,	F_42
tegra30_cpu_out_of_reset	,	F_35
tegra_periph_nodiv_clk_list	,	V_91
tegra30_cpu_clk_sctx	,	V_104
tegra_powergate_is_powered	,	F_41
TEGRA30_CLK_AFI	,	V_73
"Can't map pmc registers\n"	,	L_42
pll_d_lock	,	V_41
"pll_p"	,	L_19
clk_register_gate	,	F_24
CLK_RESET_CCLK_IDLE_POLICY	,	V_117
cclk_g_parents	,	V_55
UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN	,	V_13
TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX	,	V_98
CPU_CLOCK	,	F_38
SUPER_CCLKG_DIVIDER	,	V_53
tegra_register_devclks	,	F_58
"pll_x_out0"	,	L_10
periph_clk_enb_refcnt	,	V_70
"%s: Unexpected input rate %lu\n"	,	L_1
tegra30_cpu_clock_resume	,	F_43
"afi"	,	L_34
parent_names	,	V_85
"pll_m_out1_div"	,	L_7
dmb	,	F_34
clk_base	,	V_7
CLK_RESET_CCLK_BURST_POLICY_SHIFT	,	V_116
"pll_c_out1_div"	,	L_4
stable_count	,	V_9
periph	,	V_87
TEGRA30_CLK_PERIPH_BANKS	,	V_128
CLK_SET_RATE_NO_REPARENT	,	V_48
tegra30_pll_init	,	F_10
tegra30_cpu_car_ops	,	V_135
"pll_d_out0"	,	L_13
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_9
clk	,	V_20
TEGRA30_CLK_MC	,	V_78
PLLC_OUT	,	V_25
tegra30_cpu_rail_off_ready	,	F_40
UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN	,	V_18
tegra_pmc_clk_init	,	F_55
"pll_e_mux"	,	L_16
TEGRA30_CLK_CCLK_LP	,	V_62
__func__	,	V_6
"twd"	,	L_30
SUPER_CCLKLP_DIVIDER	,	V_58
osc_frequency	,	V_5
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET	,	V_95
tegra_add_of_provider	,	F_57
tegra30_utmi_param_configure	,	F_1
CLK_RESET_PLLX_BASE	,	V_110
flags	,	V_89
CLK_SOURCE_EMC	,	V_75
tegra_clk_register_pll	,	F_11
CLK_RESET_PLLX_MISC	,	V_112
"pll_p_out3_cclklp"	,	L_26
TEGRA_POWERGATE_CPU3	,	V_103
clk_register_fixed_factor	,	F_14
TEGRA_POWERGATE_CPU1	,	V_101
TEGRA_POWERGATE_CPU2	,	V_102
TEGRA30_CLK_PLL_C_OUT1	,	V_28
tegra_clk_register_periph_nodiv	,	F_26
TEGRA30_CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_94
tegra30_clock_apply_init_table	,	F_46
pll_u_params	,	V_38
active_delay_count	,	V_10
"pll_d2"	,	L_14
input_freq	,	V_4
num_parents	,	V_86
"pll_m"	,	L_6
"ioremap tegra30 CAR failed\n"	,	L_40
tegra_osc_clk_init	,	F_52
CLK_SET_RATE_PARENT	,	V_27
TEGRA30_CLK_CCLK_G	,	V_57
"pll_ref"	,	L_3
tegra_clk_apply_init_table	,	V_133
__init	,	T_2
udelay	,	F_45
"pll_p_cclkg"	,	L_18
tegra_periph_clk_list	,	V_82
"dsia"	,	L_31
enable_delay_count	,	V_15
data	,	V_69
tegra_clk_register_mc	,	F_23
pmc_base	,	V_21
of_find_matching_node	,	F_50
utmi_parameters	,	V_3
"pll_p_cclklp"	,	L_25
tegra30_clks	,	V_67
pll_a_params	,	V_130
"clk_m"	,	L_33
u32	,	T_1
pll_d_params	,	V_40
tegra_clk_duplicates	,	V_131
cclk_lp_parents	,	V_59
CLK_RESET_CCLK_RUN_POLICY_SHIFT	,	V_120
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_17
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_11
offset	,	V_88
"pll_p_out4_cclklp"	,	L_27
cpu	,	V_93
TEGRA30_CLK_PLL_D_OUT0	,	V_43
tegra_clk_register_super_mux	,	F_19
"Failed to find pmc node\n"	,	L_41
CLK_RESET_CCLK_DIVIDER	,	V_114
CLK_RESET_CCLK_RUN_POLICY	,	V_119
TEGRA30_CLK_CLK_MAX	,	V_123
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_6
PLLE_AUX	,	V_49
TEGRA30_CLK_TWD	,	V_66
TEGRA30_CLK_PCIE	,	V_72
clks	,	V_23
np	,	V_125
"pll_p_out4"	,	L_23
cpu_pwr_status	,	V_100
CCLKG_BURST_POLICY	,	V_56
tegra_clk_register_divider	,	F_12
TEGRA_DIVIDER_2	,	V_61
devclks	,	V_132
tegra30_super_clk_init	,	F_17
"sclk"	,	L_29
tegra_clk_register_plle	,	F_16
tegra30_clock_init	,	F_48
"pll_c_out1"	,	L_5
pll_d2_params	,	V_44
TEGRA_DIVIDER_ROUND_UP	,	V_26
cml_lock	,	V_79
readl	,	F_29
"pll_p_out3"	,	L_21
"pll_p_out4_cclkg"	,	L_22
writel	,	F_32
tegra_init_dup_clks	,	F_56
pll_e_parents	,	V_47
TEGRA30_CLK_RST_CONTROLLER_CLK_CPU_CMPLX_CLR	,	V_97
"emc"	,	L_36
tegra30_wait_cpu_in_reset	,	F_28
tegra_periph_clk_init	,	F_27
tegra30_enable_cpu_clock	,	F_37
"mc"	,	L_37
tegra30_put_cpu_in_reset	,	F_31
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_8
cpu_relax	,	F_30
