Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan 30 07:14:36 2025
| Host         : DESKTOP-MUH1IIG running 64-bit major release  (build 9200)
| Command      : report_drc -file Ripple_Carry_Adder_drc_opted.rpt -pb Ripple_Carry_Adder_drc_opted.pb -rpx Ripple_Carry_Adder_drc_opted.rpx
| Design       : Ripple_Carry_Adder
| Device       : xc7s50csga324-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

