
raspbian-preinstalled/groff:     file format elf32-littlearm


Disassembly of section .init:

00010fc0 <.init>:
   10fc0:	push	{r3, lr}
   10fc4:	bl	12a40 <__printf_chk@plt+0x1760>
   10fc8:	pop	{r3, pc}

Disassembly of section .plt:

00010fcc <__aeabi_atexit@plt-0x14>:
   10fcc:	push	{lr}		; (str lr, [sp, #-4]!)
   10fd0:	ldr	lr, [pc, #4]	; 10fdc <__aeabi_atexit@plt-0x4>
   10fd4:	add	lr, pc, lr
   10fd8:	ldr	pc, [lr, #8]!
   10fdc:	andeq	pc, r1, ip, lsl #30

00010fe0 <__aeabi_atexit@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #126976	; 0x1f000
   10fe8:	ldr	pc, [ip, #3852]!	; 0xf0c

00010fec <strcasecmp@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #126976	; 0x1f000
   10ff4:	ldr	pc, [ip, #3844]!	; 0xf04

00010ff8 <strtol@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #126976	; 0x1f000
   11000:	ldr	pc, [ip, #3836]!	; 0xefc

00011004 <free@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #126976	; 0x1f000
   1100c:	ldr	pc, [ip, #3828]!	; 0xef4

00011010 <strncmp@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #126976	; 0x1f000
   11018:	ldr	pc, [ip, #3820]!	; 0xeec

0001101c <__aeabi_uidivmod@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #126976	; 0x1f000
   11024:	ldr	pc, [ip, #3812]!	; 0xee4

00011028 <wait@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #126976	; 0x1f000
   11030:	ldr	pc, [ip, #3804]!	; 0xedc

00011034 <exit@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #126976	; 0x1f000
   1103c:	ldr	pc, [ip, #3796]!	; 0xed4

00011040 <strerror@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #126976	; 0x1f000
   11048:	ldr	pc, [ip, #3788]!	; 0xecc

0001104c <stpcpy@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #126976	; 0x1f000
   11054:	ldr	pc, [ip, #3780]!	; 0xec4

00011058 <puts@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #126976	; 0x1f000
   11060:	ldr	pc, [ip, #3772]!	; 0xebc

00011064 <realpath@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #126976	; 0x1f000
   1106c:	ldr	pc, [ip, #3764]!	; 0xeb4

00011070 <strtok@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #126976	; 0x1f000
   11078:	ldr	pc, [ip, #3756]!	; 0xeac

0001107c <close@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #126976	; 0x1f000
   11084:	ldr	pc, [ip, #3748]!	; 0xea4

00011088 <_Znaj@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #126976	; 0x1f000
   11090:	ldr	pc, [ip, #3740]!	; 0xe9c

00011094 <abort@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #126976	; 0x1f000
   1109c:	ldr	pc, [ip, #3732]!	; 0xe94

000110a0 <setbuf@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #126976	; 0x1f000
   110a8:	ldr	pc, [ip, #3724]!	; 0xe8c

000110ac <wcwidth@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #126976	; 0x1f000
   110b4:	ldr	pc, [ip, #3716]!	; 0xe84

000110b8 <kill@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #126976	; 0x1f000
   110c0:	ldr	pc, [ip, #3708]!	; 0xe7c

000110c4 <realloc@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #126976	; 0x1f000
   110cc:	ldr	pc, [ip, #3700]!	; 0xe74

000110d0 <strcpy@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #126976	; 0x1f000
   110d8:	ldr	pc, [ip, #3692]!	; 0xe6c

000110dc <strcat@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #126976	; 0x1f000
   110e4:	ldr	pc, [ip, #3684]!	; 0xe64

000110e8 <__stack_chk_fail@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #126976	; 0x1f000
   110f0:	ldr	pc, [ip, #3676]!	; 0xe5c

000110f4 <__cxa_end_cleanup@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #126976	; 0x1f000
   110fc:	ldr	pc, [ip, #3668]!	; 0xe54

00011100 <fork@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #126976	; 0x1f000
   11108:	ldr	pc, [ip, #3660]!	; 0xe4c

0001110c <access@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #126976	; 0x1f000
   11114:	ldr	pc, [ip, #3652]!	; 0xe44

00011118 <putc@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #126976	; 0x1f000
   11120:	ldr	pc, [ip, #3644]!	; 0xe3c

00011124 <__strcpy_chk@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #126976	; 0x1f000
   1112c:	ldr	pc, [ip, #3636]!	; 0xe34

00011130 <getc@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #126976	; 0x1f000
   11138:	ldr	pc, [ip, #3628]!	; 0xe2c

0001113c <_ZdaPv@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #126976	; 0x1f000
   11144:	ldr	pc, [ip, #3620]!	; 0xe24

00011148 <__ctype_b_loc@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #126976	; 0x1f000
   11150:	ldr	pc, [ip, #3612]!	; 0xe1c

00011154 <__aeabi_uidiv@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #126976	; 0x1f000
   1115c:	ldr	pc, [ip, #3604]!	; 0xe14

00011160 <fgets@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #126976	; 0x1f000
   11168:	ldr	pc, [ip, #3596]!	; 0xe0c

0001116c <__aeabi_idiv@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #126976	; 0x1f000
   11174:	ldr	pc, [ip, #3588]!	; 0xe04

00011178 <fputc@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #126976	; 0x1f000
   11180:	ldr	pc, [ip, #3580]!	; 0xdfc

00011184 <fwrite@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #126976	; 0x1f000
   1118c:	ldr	pc, [ip, #3572]!	; 0xdf4

00011190 <pathconf@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #126976	; 0x1f000
   11198:	ldr	pc, [ip, #3564]!	; 0xdec

0001119c <memcpy@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #126976	; 0x1f000
   111a4:	ldr	pc, [ip, #3556]!	; 0xde4

000111a8 <tan@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #126976	; 0x1f000
   111b0:	ldr	pc, [ip, #3548]!	; 0xddc

000111b4 <malloc@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #126976	; 0x1f000
   111bc:	ldr	pc, [ip, #3540]!	; 0xdd4

000111c0 <strlen@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #126976	; 0x1f000
   111c8:	ldr	pc, [ip, #3532]!	; 0xdcc

000111cc <__snprintf_chk@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #126976	; 0x1f000
   111d4:	ldr	pc, [ip, #3524]!	; 0xdc4

000111d8 <fclose@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #126976	; 0x1f000
   111e0:	ldr	pc, [ip, #3516]!	; 0xdbc

000111e4 <write@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #126976	; 0x1f000
   111ec:	ldr	pc, [ip, #3508]!	; 0xdb4

000111f0 <__gxx_personality_v0@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #126976	; 0x1f000
   111f8:	ldr	pc, [ip, #3500]!	; 0xdac

000111fc <_exit@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #126976	; 0x1f000
   11204:	ldr	pc, [ip, #3492]!	; 0xda4

00011208 <strcmp@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #126976	; 0x1f000
   11210:	ldr	pc, [ip, #3484]!	; 0xd9c

00011214 <__errno_location@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #126976	; 0x1f000
   1121c:	ldr	pc, [ip, #3476]!	; 0xd94

00011220 <putenv@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #126976	; 0x1f000
   11228:	ldr	pc, [ip, #3468]!	; 0xd8c

0001122c <memchr@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #126976	; 0x1f000
   11234:	ldr	pc, [ip, #3460]!	; 0xd84

00011238 <sscanf@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #126976	; 0x1f000
   11240:	ldr	pc, [ip, #3452]!	; 0xd7c

00011244 <fflush@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #126976	; 0x1f000
   1124c:	ldr	pc, [ip, #3444]!	; 0xd74

00011250 <fopen64@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #126976	; 0x1f000
   11258:	ldr	pc, [ip, #3436]!	; 0xd6c

0001125c <memcmp@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #126976	; 0x1f000
   11264:	ldr	pc, [ip, #3428]!	; 0xd64

00011268 <__sprintf_chk@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #126976	; 0x1f000
   11270:	ldr	pc, [ip, #3420]!	; 0xd5c

00011274 <strrchr@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #126976	; 0x1f000
   1127c:	ldr	pc, [ip, #3412]!	; 0xd54

00011280 <fputs@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #126976	; 0x1f000
   11288:	ldr	pc, [ip, #3404]!	; 0xd4c

0001128c <getenv@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #126976	; 0x1f000
   11294:	ldr	pc, [ip, #3396]!	; 0xd44

00011298 <__libc_start_main@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #126976	; 0x1f000
   112a0:	ldr	pc, [ip, #3388]!	; 0xd3c

000112a4 <dup@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #126976	; 0x1f000
   112ac:	ldr	pc, [ip, #3380]!	; 0xd34

000112b0 <execvp@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #126976	; 0x1f000
   112b8:	ldr	pc, [ip, #3372]!	; 0xd2c

000112bc <__gmon_start__@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #126976	; 0x1f000
   112c4:	ldr	pc, [ip, #3364]!	; 0xd24

000112c8 <strchr@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #126976	; 0x1f000
   112d0:	ldr	pc, [ip, #3356]!	; 0xd1c

000112d4 <pipe@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #126976	; 0x1f000
   112dc:	ldr	pc, [ip, #3348]!	; 0xd14

000112e0 <__printf_chk@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #126976	; 0x1f000
   112e8:	ldr	pc, [ip, #3340]!	; 0xd0c

Disassembly of section .text:

000112f0 <_Znwj@@Base-0x854c>:
   112f0:	ldr	r2, [pc, #3988]	; 1228c <__printf_chk@plt+0xfac>
   112f4:	ldr	ip, [r1]
   112f8:	ldr	r3, [pc, #3984]	; 12290 <__printf_chk@plt+0xfb0>
   112fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11300:	sub	sp, sp, #132	; 0x84
   11304:	str	ip, [r2]
   11308:	ldr	r2, [pc, #3972]	; 12294 <__printf_chk@plt+0xfb4>
   1130c:	ldr	r3, [r3]
   11310:	mov	r6, r1
   11314:	mov	r5, r0
   11318:	ldr	r1, [pc, #3960]	; 12298 <__printf_chk@plt+0xfb8>
   1131c:	ldr	r0, [r2]
   11320:	str	r3, [sp, #124]	; 0x7c
   11324:	bl	110a0 <setbuf@plt>
   11328:	add	r0, sp, #56	; 0x38
   1132c:	bl	1a81c <_ZdlPv@@Base+0xf90>
   11330:	add	r0, sp, #68	; 0x44
   11334:	bl	1a81c <_ZdlPv@@Base+0xf90>
   11338:	add	r0, sp, #80	; 0x50
   1133c:	bl	1a81c <_ZdlPv@@Base+0xf90>
   11340:	ldr	r0, [pc, #3924]	; 1229c <__printf_chk@plt+0xfbc>
   11344:	bl	1128c <getenv@plt>
   11348:	ldr	r7, [pc, #3920]	; 122a0 <__printf_chk@plt+0xfc0>
   1134c:	ldr	r8, [pc, #3920]	; 122a4 <__printf_chk@plt+0xfc4>
   11350:	ldr	r9, [pc, #3920]	; 122a8 <__printf_chk@plt+0xfc8>
   11354:	mov	fp, #0
   11358:	mov	sl, r0
   1135c:	ldr	r0, [pc, #3912]	; 122ac <__printf_chk@plt+0xfcc>
   11360:	bl	1128c <getenv@plt>
   11364:	ldr	r3, [pc, #3908]	; 122b0 <__printf_chk@plt+0xfd0>
   11368:	cmp	sl, #0
   1136c:	moveq	sl, r3
   11370:	mov	r1, sl
   11374:	ldr	r2, [pc, #3896]	; 122b4 <__printf_chk@plt+0xfd4>
   11378:	str	r0, [sp, #52]	; 0x34
   1137c:	ldr	r0, [pc, #3892]	; 122b8 <__printf_chk@plt+0xfd8>
   11380:	bl	13004 <__printf_chk@plt+0x1d24>
   11384:	str	fp, [sp, #44]	; 0x2c
   11388:	str	fp, [sp, #48]	; 0x30
   1138c:	str	fp, [sp, #32]
   11390:	str	fp, [sp, #16]
   11394:	str	fp, [sp, #40]	; 0x28
   11398:	str	fp, [sp, #12]
   1139c:	str	fp, [sp, #20]
   113a0:	str	fp, [sp, #28]
   113a4:	str	fp, [sp, #36]	; 0x24
   113a8:	mov	r3, #1
   113ac:	str	r3, [sp, #24]
   113b0:	mov	r4, #0
   113b4:	str	r4, [sp]
   113b8:	mov	r3, r7
   113bc:	mov	r2, r8
   113c0:	mov	r1, r6
   113c4:	mov	r0, r5
   113c8:	bl	1867c <__printf_chk@plt+0x739c>
   113cc:	cmn	r0, #1
   113d0:	beq	11958 <__printf_chk@plt+0x678>
   113d4:	mov	r2, #45	; 0x2d
   113d8:	sub	r3, r0, #63	; 0x3f
   113dc:	strb	r0, [sp, #121]	; 0x79
   113e0:	strb	r4, [sp, #122]	; 0x7a
   113e4:	strb	r2, [sp, #120]	; 0x78
   113e8:	cmp	r3, #59	; 0x3b
   113ec:	ldrls	pc, [pc, r3, lsl #2]
   113f0:	b	11948 <__printf_chk@plt+0x668>
   113f4:	andeq	r2, r1, r8, ror r7
   113f8:	andeq	r1, r1, r8, asr #18
   113fc:	andeq	r1, r1, r8, asr #18
   11400:	andeq	r1, r1, r8, asr #18
   11404:	andeq	r1, r1, r4, ror r5
   11408:	strdeq	r1, [r1], -ip
   1140c:	andeq	r1, r1, r4, ror #9
   11410:	andeq	r1, r1, r8, lsr #12
   11414:	andeq	r1, r1, r4, lsl #15
   11418:	andeq	r1, r1, r8, asr #18
   1141c:	andeq	r1, r1, r8, lsl r7
   11420:	andeq	r1, r1, r4, lsl #14
   11424:	andeq	r1, r1, r4, lsr r5
   11428:	andeq	r1, r1, r4, ror #15
   1142c:	muleq	r1, ip, r7
   11430:	strdeq	r1, [r1], -r0
   11434:	andeq	r1, r1, r8, asr #18
   11438:			; <UNDEFINED> instruction: 0x000116bc
   1143c:	andeq	r1, r1, r8, asr #18
   11440:	andeq	r1, r1, ip, lsl #17
   11444:	andeq	r1, r1, r8, lsr #7
   11448:	andeq	r1, r1, r0, lsl r8
   1144c:	andeq	r1, r1, r4, lsl #16
   11450:	strdeq	r1, [r1], -r4
   11454:	andeq	r1, r1, r0, lsr #10
   11458:	andeq	r1, r1, r4, lsr #18
   1145c:	andeq	r1, r1, r8, asr #18
   11460:	andeq	r1, r1, r8, lsl #10
   11464:	andeq	r1, r1, r8, asr #18
   11468:	andeq	r1, r1, r8, asr #18
   1146c:	andeq	r1, r1, r8, asr #18
   11470:	andeq	r1, r1, r8, asr #18
   11474:	andeq	r1, r1, r8, asr #18
   11478:	andeq	r1, r1, r8, asr #18
   1147c:	strdeq	r1, [r1], -r8
   11480:	andeq	r1, r1, r4, ror #9
   11484:	andeq	r1, r1, r4, ror #9
   11488:	andeq	r1, r1, r0, lsr #10
   1148c:	andeq	r1, r1, r8, lsl #18
   11490:	andeq	r1, r1, r0, lsr #10
   11494:	strdeq	r1, [r1], -r4
   11498:	andeq	r2, r1, r4, ror r7
   1149c:	andeq	r1, r1, r8, ror #10
   114a0:	ldrdeq	r1, [r1], -ip
   114a4:	andeq	r1, r1, ip, asr #10
   114a8:	andeq	r1, r1, r8, asr #17
   114ac:	andeq	r1, r1, r0, lsr #10
   114b0:	andeq	r1, r1, r0, lsr #10
   114b4:	andeq	r1, r1, r8, lsl r5
   114b8:	andeq	r1, r1, r4, lsr r9
   114bc:	andeq	r1, r1, r8, asr #18
   114c0:	andeq	r1, r1, r0, lsr #10
   114c4:			; <UNDEFINED> instruction: 0x000118b4
   114c8:	andeq	r1, r1, r0, lsr #17
   114cc:	andeq	r1, r1, r8, asr #18
   114d0:	andeq	r1, r1, ip, ror #12
   114d4:	andeq	r1, r1, r0, lsr #10
   114d8:	andeq	r1, r1, r8, asr #18
   114dc:	andeq	r1, r1, r8, asr #18
   114e0:	strdeq	r1, [r1], -r8
   114e4:	mov	r2, #0
   114e8:	add	r1, sp, #120	; 0x78
   114ec:	ldr	r0, [pc, #3524]	; 122b8 <__printf_chk@plt+0xfd8>
   114f0:	bl	13064 <__printf_chk@plt+0x1d84>
   114f4:	b	113b0 <__printf_chk@plt+0xd0>
   114f8:	mov	r2, #0
   114fc:	add	r1, sp, #120	; 0x78
   11500:	ldr	r0, [pc, #3504]	; 122b8 <__printf_chk@plt+0xfd8>
   11504:	bl	13064 <__printf_chk@plt+0x1d84>
   11508:	ldr	r3, [sp, #12]
   1150c:	add	r3, r3, #1
   11510:	str	r3, [sp, #12]
   11514:	b	113b0 <__printf_chk@plt+0xd0>
   11518:	mov	r3, #1
   1151c:	str	r3, [sp, #32]
   11520:	ldr	r2, [r9]
   11524:	add	r1, sp, #120	; 0x78
   11528:	ldr	r0, [pc, #3464]	; 122b8 <__printf_chk@plt+0xfd8>
   1152c:	bl	13064 <__printf_chk@plt+0x1d84>
   11530:	b	113b0 <__printf_chk@plt+0xd0>
   11534:	ldr	r2, [r9]
   11538:	ldr	r1, [pc, #3708]	; 123bc <__printf_chk@plt+0x10dc>
   1153c:	ldr	r0, [pc, #3448]	; 122bc <__printf_chk@plt+0xfdc>
   11540:	bl	13064 <__printf_chk@plt+0x1d84>
   11544:	mov	r3, #1
   11548:	str	r3, [sp, #36]	; 0x24
   1154c:	ldr	r4, [pc, #3436]	; 122c0 <__printf_chk@plt+0xfe0>
   11550:	ldr	r0, [r4, #12]
   11554:	bl	11004 <free@plt>
   11558:	ldr	r0, [pc, #3428]	; 122c4 <__printf_chk@plt+0xfe4>
   1155c:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11560:	str	r0, [r4, #12]
   11564:	b	113b0 <__printf_chk@plt+0xd0>
   11568:	mov	r3, #1
   1156c:	str	r3, [sp, #40]	; 0x28
   11570:	b	113b0 <__printf_chk@plt+0xd0>
   11574:	add	r4, sp, #120	; 0x78
   11578:	mov	r2, #0
   1157c:	mov	r1, r4
   11580:	ldr	r0, [pc, #3604]	; 1239c <__printf_chk@plt+0x10bc>
   11584:	bl	13064 <__printf_chk@plt+0x1d84>
   11588:	mov	r2, #0
   1158c:	mov	r1, r4
   11590:	ldr	r0, [pc, #3376]	; 122c8 <__printf_chk@plt+0xfe8>
   11594:	bl	13064 <__printf_chk@plt+0x1d84>
   11598:	mov	r2, #0
   1159c:	mov	r1, r4
   115a0:	ldr	r0, [pc, #3364]	; 122cc <__printf_chk@plt+0xfec>
   115a4:	bl	13064 <__printf_chk@plt+0x1d84>
   115a8:	mov	r2, #0
   115ac:	mov	r1, r4
   115b0:	ldr	r0, [pc, #3352]	; 122d0 <__printf_chk@plt+0xff0>
   115b4:	bl	13064 <__printf_chk@plt+0x1d84>
   115b8:	mov	r2, #0
   115bc:	mov	r1, r4
   115c0:	ldr	r0, [pc, #3340]	; 122d4 <__printf_chk@plt+0xff4>
   115c4:	bl	13064 <__printf_chk@plt+0x1d84>
   115c8:	mov	r2, #0
   115cc:	mov	r1, r4
   115d0:	ldr	r0, [pc, #3328]	; 122d8 <__printf_chk@plt+0xff8>
   115d4:	bl	13064 <__printf_chk@plt+0x1d84>
   115d8:	mov	r2, #0
   115dc:	mov	r1, r4
   115e0:	ldr	r0, [pc, #3568]	; 123d8 <__printf_chk@plt+0x10f8>
   115e4:	bl	13064 <__printf_chk@plt+0x1d84>
   115e8:	mov	r1, r4
   115ec:	mov	r2, #0
   115f0:	ldr	r0, [pc, #3264]	; 122b8 <__printf_chk@plt+0xfd8>
   115f4:	bl	13064 <__printf_chk@plt+0x1d84>
   115f8:	b	113b0 <__printf_chk@plt+0xd0>
   115fc:	ldr	r4, [pc, #3260]	; 122c0 <__printf_chk@plt+0xfe0>
   11600:	ldr	r0, [r4, #12]
   11604:	bl	11004 <free@plt>
   11608:	ldr	r0, [pc, #3252]	; 122c4 <__printf_chk@plt+0xfe4>
   1160c:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11610:	str	r0, [r4, #12]
   11614:	ldr	r2, [r9]
   11618:	ldr	r1, [pc, #3260]	; 122dc <__printf_chk@plt+0xffc>
   1161c:	add	r0, r4, #12
   11620:	bl	13064 <__printf_chk@plt+0x1d84>
   11624:	b	113b0 <__printf_chk@plt+0xd0>
   11628:	ldr	r0, [r9]
   1162c:	bl	178b8 <__printf_chk@plt+0x65d8>
   11630:	ldr	r3, [sp, #84]	; 0x54
   11634:	cmp	r3, #0
   11638:	ble	125a4 <__printf_chk@plt+0x12c4>
   1163c:	ldr	r2, [sp, #88]	; 0x58
   11640:	cmp	r3, r2
   11644:	bge	12474 <__printf_chk@plt+0x1194>
   11648:	ldrd	r2, [sp, #80]	; 0x50
   1164c:	mov	r1, #58	; 0x3a
   11650:	add	r0, r3, #1
   11654:	str	r0, [sp, #84]	; 0x54
   11658:	strb	r1, [r2, r3]
   1165c:	add	r0, sp, #80	; 0x50
   11660:	ldr	r1, [r9]
   11664:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11668:	b	113b0 <__printf_chk@plt+0xd0>
   1166c:	ldr	r3, [pc, #3180]	; 122e0 <__printf_chk@plt+0x1000>
   11670:	ldr	r1, [pc, #3180]	; 122e4 <__printf_chk@plt+0x1004>
   11674:	mov	r0, #1
   11678:	ldr	r2, [r3]
   1167c:	bl	112e0 <__printf_chk@plt>
   11680:	ldr	r0, [pc, #3168]	; 122e8 <__printf_chk@plt+0x1008>
   11684:	bl	11058 <puts@plt>
   11688:	ldr	r0, [pc, #3164]	; 122ec <__printf_chk@plt+0x100c>
   1168c:	bl	11058 <puts@plt>
   11690:	ldr	r3, [pc, #3160]	; 122f0 <__printf_chk@plt+0x1010>
   11694:	ldr	r0, [r3]
   11698:	bl	11244 <fflush@plt>
   1169c:	add	r4, sp, #120	; 0x78
   116a0:	mov	r1, r4
   116a4:	mov	r2, #0
   116a8:	ldr	r0, [pc, #3380]	; 123e4 <__printf_chk@plt+0x1104>
   116ac:	bl	13064 <__printf_chk@plt+0x1d84>
   116b0:	mov	r3, #1
   116b4:	str	r3, [sp, #28]
   116b8:	b	11578 <__printf_chk@plt+0x298>
   116bc:	ldr	r1, [r9]
   116c0:	add	r0, sp, #56	; 0x38
   116c4:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   116c8:	ldr	r3, [sp, #60]	; 0x3c
   116cc:	ldr	r2, [sp, #64]	; 0x40
   116d0:	cmp	r3, r2
   116d4:	bge	11774 <__printf_chk@plt+0x494>
   116d8:	ldr	r2, [sp, #56]	; 0x38
   116dc:	add	r0, r3, #1
   116e0:	mov	r1, #0
   116e4:	str	r0, [sp, #60]	; 0x3c
   116e8:	strb	r1, [r2, r3]
   116ec:	b	113b0 <__printf_chk@plt+0xd0>
   116f0:	mov	r2, #0
   116f4:	add	r1, sp, #120	; 0x78
   116f8:	ldr	r0, [pc, #3288]	; 123d8 <__printf_chk@plt+0x10f8>
   116fc:	bl	13064 <__printf_chk@plt+0x1d84>
   11700:	b	113b0 <__printf_chk@plt+0xd0>
   11704:	ldr	r2, [pc, #3048]	; 122f4 <__printf_chk@plt+0x1014>
   11708:	mov	r1, sl
   1170c:	ldr	r0, [pc, #3044]	; 122f8 <__printf_chk@plt+0x1018>
   11710:	bl	13004 <__printf_chk@plt+0x1d24>
   11714:	b	113b0 <__printf_chk@plt+0xd0>
   11718:	ldr	r2, [pc, #3192]	; 12398 <__printf_chk@plt+0x10b8>
   1171c:	mov	r1, sl
   11720:	ldr	r0, [pc, #3188]	; 1239c <__printf_chk@plt+0x10bc>
   11724:	add	r4, sp, #120	; 0x78
   11728:	bl	13004 <__printf_chk@plt+0x1d24>
   1172c:	mov	r1, r4
   11730:	ldr	r2, [r9]
   11734:	ldr	r0, [pc, #3168]	; 1239c <__printf_chk@plt+0x10bc>
   11738:	bl	13064 <__printf_chk@plt+0x1d84>
   1173c:	ldr	r2, [r9]
   11740:	mov	r1, r4
   11744:	ldr	r0, [pc, #2924]	; 122b8 <__printf_chk@plt+0xfd8>
   11748:	bl	13064 <__printf_chk@plt+0x1d84>
   1174c:	mov	r1, r4
   11750:	add	r0, sp, #56	; 0x38
   11754:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11758:	ldr	r1, [r9]
   1175c:	add	r0, sp, #56	; 0x38
   11760:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11764:	ldr	r2, [sp, #64]	; 0x40
   11768:	ldr	r3, [sp, #60]	; 0x3c
   1176c:	cmp	r2, r3
   11770:	bgt	116d8 <__printf_chk@plt+0x3f8>
   11774:	add	r0, sp, #56	; 0x38
   11778:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   1177c:	ldr	r3, [sp, #60]	; 0x3c
   11780:	b	116d8 <__printf_chk@plt+0x3f8>
   11784:	ldr	r2, [pc, #2928]	; 122fc <__printf_chk@plt+0x101c>
   11788:	mov	r1, sl
   1178c:	ldr	r0, [pc, #2876]	; 122d0 <__printf_chk@plt+0xff0>
   11790:	bl	13004 <__printf_chk@plt+0x1d24>
   11794:	mov	fp, #1
   11798:	b	113b0 <__printf_chk@plt+0xd0>
   1179c:	add	r4, sp, #120	; 0x78
   117a0:	mov	r1, r4
   117a4:	ldr	r2, [r9]
   117a8:	ldr	r0, [pc, #3112]	; 123d8 <__printf_chk@plt+0x10f8>
   117ac:	bl	13064 <__printf_chk@plt+0x1d84>
   117b0:	ldr	r2, [r9]
   117b4:	mov	r1, r4
   117b8:	ldr	r0, [pc, #2832]	; 122d0 <__printf_chk@plt+0xff0>
   117bc:	bl	13064 <__printf_chk@plt+0x1d84>
   117c0:	ldr	r2, [r9]
   117c4:	mov	r1, r4
   117c8:	ldr	r0, [pc, #2824]	; 122d8 <__printf_chk@plt+0xff8>
   117cc:	bl	13064 <__printf_chk@plt+0x1d84>
   117d0:	mov	r1, r4
   117d4:	ldr	r2, [r9]
   117d8:	ldr	r0, [pc, #2776]	; 122b8 <__printf_chk@plt+0xfd8>
   117dc:	bl	13064 <__printf_chk@plt+0x1d84>
   117e0:	b	113b0 <__printf_chk@plt+0xd0>
   117e4:	add	r1, sp, #68	; 0x44
   117e8:	ldr	r0, [r9]
   117ec:	bl	13220 <__printf_chk@plt+0x1f40>
   117f0:	b	113b0 <__printf_chk@plt+0xd0>
   117f4:	ldr	r3, [sp, #20]
   117f8:	add	r3, r3, #1
   117fc:	str	r3, [sp, #20]
   11800:	b	113b0 <__printf_chk@plt+0xd0>
   11804:	mov	r3, #0
   11808:	str	r3, [sp, #24]
   1180c:	b	113b0 <__printf_chk@plt+0xd0>
   11810:	ldr	r4, [r9]
   11814:	ldr	r1, [pc, #2788]	; 12300 <__printf_chk@plt+0x1020>
   11818:	mov	r0, r4
   1181c:	bl	11208 <strcmp@plt>
   11820:	cmp	r0, #0
   11824:	beq	121dc <__printf_chk@plt+0xefc>
   11828:	mov	r0, r4
   1182c:	ldr	r1, [pc, #2936]	; 123ac <__printf_chk@plt+0x10cc>
   11830:	bl	11208 <strcmp@plt>
   11834:	cmp	r0, #0
   11838:	beq	12480 <__printf_chk@plt+0x11a0>
   1183c:	ldr	r4, [r9]
   11840:	ldr	r1, [pc, #2748]	; 12304 <__printf_chk@plt+0x1024>
   11844:	mov	r0, r4
   11848:	bl	11208 <strcmp@plt>
   1184c:	cmp	r0, #0
   11850:	ldrne	r3, [pc, #2924]	; 123c4 <__printf_chk@plt+0x10e4>
   11854:	strne	r4, [r3]
   11858:	bne	113b0 <__printf_chk@plt+0xd0>
   1185c:	ldr	r3, [pc, #2936]	; 123dc <__printf_chk@plt+0x10fc>
   11860:	ldr	r0, [pc, #2720]	; 12308 <__printf_chk@plt+0x1028>
   11864:	mov	r2, r3
   11868:	mov	r1, r3
   1186c:	bl	145dc <__printf_chk@plt+0x32fc>
   11870:	ldr	r1, [sp, #16]
   11874:	ldr	r3, [pc, #2888]	; 123c4 <__printf_chk@plt+0x10e4>
   11878:	ldr	r2, [pc, #2700]	; 1230c <__printf_chk@plt+0x102c>
   1187c:	add	r1, r1, #1
   11880:	str	r1, [sp, #16]
   11884:	str	r2, [r3]
   11888:	b	113b0 <__printf_chk@plt+0xd0>
   1188c:	ldr	r2, [pc, #2684]	; 12310 <__printf_chk@plt+0x1030>
   11890:	mov	r1, sl
   11894:	ldr	r0, [pc, #2604]	; 122c8 <__printf_chk@plt+0xfe8>
   11898:	bl	13004 <__printf_chk@plt+0x1d24>
   1189c:	b	113b0 <__printf_chk@plt+0xd0>
   118a0:	ldr	r2, [pc, #2668]	; 12314 <__printf_chk@plt+0x1034>
   118a4:	mov	r1, sl
   118a8:	ldr	r0, [pc, #2596]	; 122d4 <__printf_chk@plt+0xff4>
   118ac:	bl	13004 <__printf_chk@plt+0x1d24>
   118b0:	b	113b0 <__printf_chk@plt+0xd0>
   118b4:	ldr	r2, [pc, #2780]	; 12398 <__printf_chk@plt+0x10b8>
   118b8:	mov	r1, sl
   118bc:	ldr	r0, [pc, #2776]	; 1239c <__printf_chk@plt+0x10bc>
   118c0:	bl	13004 <__printf_chk@plt+0x1d24>
   118c4:	b	113b0 <__printf_chk@plt+0xd0>
   118c8:	ldr	r2, [pc, #2544]	; 122c0 <__printf_chk@plt+0xfe0>
   118cc:	ldr	r3, [r2, #272]	; 0x110
   118d0:	add	r3, r3, #1
   118d4:	str	r3, [r2, #272]	; 0x110
   118d8:	b	113b0 <__printf_chk@plt+0xd0>
   118dc:	ldr	r2, [pc, #2612]	; 12318 <__printf_chk@plt+0x1038>
   118e0:	mov	r1, sl
   118e4:	ldr	r0, [pc, #2608]	; 1231c <__printf_chk@plt+0x103c>
   118e8:	bl	13004 <__printf_chk@plt+0x1d24>
   118ec:	mov	fp, #1
   118f0:	b	113b0 <__printf_chk@plt+0xd0>
   118f4:	ldr	r2, [pc, #2596]	; 12320 <__printf_chk@plt+0x1040>
   118f8:	mov	r1, sl
   118fc:	ldr	r0, [pc, #2516]	; 122d8 <__printf_chk@plt+0xff8>
   11900:	bl	13004 <__printf_chk@plt+0x1d24>
   11904:	b	113b0 <__printf_chk@plt+0xd0>
   11908:	ldr	r2, [pc, #2580]	; 12324 <__printf_chk@plt+0x1044>
   1190c:	mov	r1, sl
   11910:	ldr	r0, [pc, #2752]	; 123d8 <__printf_chk@plt+0x10f8>
   11914:	bl	13004 <__printf_chk@plt+0x1d24>
   11918:	mov	r3, #1
   1191c:	str	r3, [sp, #44]	; 0x2c
   11920:	b	113b0 <__printf_chk@plt+0xd0>
   11924:	ldr	r3, [sp, #16]
   11928:	add	r3, r3, #1
   1192c:	str	r3, [sp, #16]
   11930:	b	113b0 <__printf_chk@plt+0xd0>
   11934:	ldr	r2, [pc, #2540]	; 12328 <__printf_chk@plt+0x1048>
   11938:	mov	r1, sl
   1193c:	ldr	r0, [pc, #2440]	; 122cc <__printf_chk@plt+0xfec>
   11940:	bl	13004 <__printf_chk@plt+0x1d24>
   11944:	b	113b0 <__printf_chk@plt+0xd0>
   11948:	ldr	r1, [pc, #2524]	; 1232c <__printf_chk@plt+0x104c>
   1194c:	ldr	r0, [pc, #2524]	; 12330 <__printf_chk@plt+0x1050>
   11950:	bl	13db0 <__printf_chk@plt+0x2ad0>
   11954:	b	113b0 <__printf_chk@plt+0xd0>
   11958:	cmp	fp, #0
   1195c:	bne	1212c <__printf_chk@plt+0xe4c>
   11960:	ldr	r7, [sp, #52]	; 0x34
   11964:	cmp	r7, #0
   11968:	beq	1199c <__printf_chk@plt+0x6bc>
   1196c:	ldr	r4, [pc, #2380]	; 122c0 <__printf_chk@plt+0xfe0>
   11970:	ldr	r0, [r4, #12]
   11974:	bl	11004 <free@plt>
   11978:	ldr	r0, [pc, #2372]	; 122c4 <__printf_chk@plt+0xfe4>
   1197c:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11980:	ldr	r3, [sp, #36]	; 0x24
   11984:	str	r0, [r4, #12]
   11988:	cmp	r3, #0
   1198c:	bne	1199c <__printf_chk@plt+0x6bc>
   11990:	ldrb	r3, [r7]
   11994:	cmp	r3, #0
   11998:	bne	12534 <__printf_chk@plt+0x1254>
   1199c:	ldr	r3, [sp, #24]
   119a0:	cmp	r3, #0
   119a4:	beq	11b70 <__printf_chk@plt+0x890>
   119a8:	ldr	r0, [pc, #2436]	; 12334 <__printf_chk@plt+0x1054>
   119ac:	bl	178a0 <__printf_chk@plt+0x65c0>
   119b0:	bl	16d00 <__printf_chk@plt+0x5a20>
   119b4:	cmp	r0, #0
   119b8:	beq	11b18 <__printf_chk@plt+0x838>
   119bc:	ldr	r4, [pc, #2300]	; 122c0 <__printf_chk@plt+0xfe0>
   119c0:	ldr	r3, [r4, #8]
   119c4:	cmp	r3, #0
   119c8:	beq	125d4 <__printf_chk@plt+0x12f4>
   119cc:	ldr	r2, [r4, #4]
   119d0:	ldr	r3, [sp, #12]
   119d4:	cmp	r2, #0
   119d8:	clz	r3, r3
   119dc:	lsr	r3, r3, #5
   119e0:	moveq	r3, #0
   119e4:	cmp	r3, #0
   119e8:	bne	12404 <__printf_chk@plt+0x1124>
   119ec:	ldr	r3, [sp, #16]
   119f0:	cmp	r3, #0
   119f4:	ldreq	sl, [sp, #16]
   119f8:	bne	12150 <__printf_chk@plt+0xe70>
   119fc:	ldr	r7, [r4, #8]
   11a00:	cmp	r7, #0
   11a04:	beq	120d0 <__printf_chk@plt+0xdf0>
   11a08:	ldr	r0, [r4, #232]	; 0xe8
   11a0c:	bl	11004 <free@plt>
   11a10:	mov	r0, r7
   11a14:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11a18:	ldr	r7, [r4, #8]
   11a1c:	str	r0, [r4, #232]	; 0xe8
   11a20:	cmp	r7, #0
   11a24:	beq	120d0 <__printf_chk@plt+0xdf0>
   11a28:	mov	r1, #47	; 0x2f
   11a2c:	mov	r0, r7
   11a30:	bl	11274 <strrchr@plt>
   11a34:	ldr	r1, [pc, #2300]	; 12338 <__printf_chk@plt+0x1058>
   11a38:	cmp	r0, #0
   11a3c:	addne	r7, r0, #1
   11a40:	mov	r0, r7
   11a44:	bl	11208 <strcmp@plt>
   11a48:	subs	r2, r0, #0
   11a4c:	bne	11b90 <__printf_chk@plt+0x8b0>
   11a50:	ldr	r7, [pc, #2276]	; 1233c <__printf_chk@plt+0x105c>
   11a54:	ldr	r8, [r7]
   11a58:	sub	r8, r5, r8
   11a5c:	cmp	r8, #1
   11a60:	beq	1268c <__printf_chk@plt+0x13ac>
   11a64:	ldr	r3, [sp, #16]
   11a68:	cmp	r3, #0
   11a6c:	beq	121a0 <__printf_chk@plt+0xec0>
   11a70:	add	r7, sp, #104	; 0x68
   11a74:	mov	r1, sl
   11a78:	mov	r0, r7
   11a7c:	bl	1a88c <_ZdlPv@@Base+0x1000>
   11a80:	ldr	r3, [r4]
   11a84:	cmp	r3, #0
   11a88:	beq	11ab0 <__printf_chk@plt+0x7d0>
   11a8c:	ldr	r1, [pc, #2220]	; 12340 <__printf_chk@plt+0x1060>
   11a90:	mov	r0, r7
   11a94:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11a98:	ldr	r1, [r4]
   11a9c:	mov	r0, r7
   11aa0:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11aa4:	add	r1, sp, #68	; 0x44
   11aa8:	mov	r0, r7
   11aac:	bl	1ab8c <_ZdlPv@@Base+0x1300>
   11ab0:	ldr	r3, [sp, #108]	; 0x6c
   11ab4:	ldr	r2, [sp, #112]	; 0x70
   11ab8:	cmp	r3, r2
   11abc:	bge	1267c <__printf_chk@plt+0x139c>
   11ac0:	ldr	r1, [sp, #104]	; 0x68
   11ac4:	ldr	r9, [pc, #2328]	; 123e4 <__printf_chk@plt+0x1104>
   11ac8:	add	r0, r3, #1
   11acc:	mov	r2, #0
   11ad0:	str	r0, [sp, #108]	; 0x6c
   11ad4:	strb	r2, [r1, r3]
   11ad8:	mov	r0, r9
   11adc:	ldr	r1, [pc, #2144]	; 12344 <__printf_chk@plt+0x1064>
   11ae0:	bl	13064 <__printf_chk@plt+0x1d84>
   11ae4:	mov	r2, #0
   11ae8:	ldr	r1, [sp, #104]	; 0x68
   11aec:	mov	r0, r9
   11af0:	bl	13064 <__printf_chk@plt+0x1d84>
   11af4:	mov	r0, r7
   11af8:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   11afc:	ldr	r7, [sp, #56]	; 0x38
   11b00:	ldr	r8, [sp, #60]	; 0x3c
   11b04:	add	r8, r7, r8
   11b08:	cmp	r8, r7
   11b0c:	bls	121b8 <__printf_chk@plt+0xed8>
   11b10:	mov	sl, #1
   11b14:	b	11bac <__printf_chk@plt+0x8cc>
   11b18:	ldr	r3, [pc, #2212]	; 123c4 <__printf_chk@plt+0x10e4>
   11b1c:	ldr	r1, [pc, #2084]	; 12348 <__printf_chk@plt+0x1068>
   11b20:	ldr	r4, [r3]
   11b24:	mov	r0, r4
   11b28:	bl	11208 <strcmp@plt>
   11b2c:	cmp	r0, #0
   11b30:	beq	11b48 <__printf_chk@plt+0x868>
   11b34:	ldr	r1, [pc, #2064]	; 1234c <__printf_chk@plt+0x106c>
   11b38:	mov	r0, r4
   11b3c:	bl	11208 <strcmp@plt>
   11b40:	cmp	r0, #0
   11b44:	bne	12494 <__printf_chk@plt+0x11b4>
   11b48:	add	r7, sp, #104	; 0x68
   11b4c:	mov	r1, r4
   11b50:	mov	r0, r7
   11b54:	bl	141ac <__printf_chk@plt+0x2ecc>
   11b58:	ldr	r3, [pc, #2172]	; 123dc <__printf_chk@plt+0x10fc>
   11b5c:	mov	r1, r7
   11b60:	mov	r2, r3
   11b64:	ldr	r0, [pc, #2020]	; 12350 <__printf_chk@plt+0x1070>
   11b68:	bl	14620 <__printf_chk@plt+0x3340>
   11b6c:	b	119bc <__printf_chk@plt+0x6dc>
   11b70:	ldr	r1, [pc, #2012]	; 12354 <__printf_chk@plt+0x1074>
   11b74:	ldr	r0, [pc, #1852]	; 122b8 <__printf_chk@plt+0xfd8>
   11b78:	bl	130c8 <__printf_chk@plt+0x1de8>
   11b7c:	mov	r2, #0
   11b80:	ldr	r1, [pc, #1996]	; 12354 <__printf_chk@plt+0x1074>
   11b84:	ldr	r0, [pc, #1856]	; 122cc <__printf_chk@plt+0xfec>
   11b88:	bl	13064 <__printf_chk@plt+0x1d84>
   11b8c:	b	119a8 <__printf_chk@plt+0x6c8>
   11b90:	ldr	r7, [sp, #56]	; 0x38
   11b94:	ldr	r8, [sp, #60]	; 0x3c
   11b98:	add	r8, r7, r8
   11b9c:	cmp	r7, r8
   11ba0:	bcs	11bdc <__printf_chk@plt+0x8fc>
   11ba4:	ldr	r9, [pc, #2104]	; 123e4 <__printf_chk@plt+0x1104>
   11ba8:	mov	sl, #0
   11bac:	mov	r2, #0
   11bb0:	mov	r1, r7
   11bb4:	mov	r0, r9
   11bb8:	bl	13064 <__printf_chk@plt+0x1d84>
   11bbc:	mov	r0, r7
   11bc0:	bl	111c0 <strlen@plt>
   11bc4:	add	r0, r0, #1
   11bc8:	add	r7, r7, r0
   11bcc:	cmp	r7, r8
   11bd0:	bcc	11bac <__printf_chk@plt+0x8cc>
   11bd4:	cmp	sl, #0
   11bd8:	bne	121b8 <__printf_chk@plt+0xed8>
   11bdc:	ldr	r3, [r4, #272]	; 0x110
   11be0:	cmp	r3, #0
   11be4:	beq	11ca8 <__printf_chk@plt+0x9c8>
   11be8:	ldr	r3, [sp, #28]
   11bec:	ldr	r2, [sp, #16]
   11bf0:	orrs	r3, r3, r2
   11bf4:	bne	11ca8 <__printf_chk@plt+0x9c8>
   11bf8:	ldr	r3, [r4]
   11bfc:	cmp	r3, #0
   11c00:	beq	11ca8 <__printf_chk@plt+0x9c8>
   11c04:	ldr	r0, [r4, #252]	; 0xfc
   11c08:	bl	11004 <free@plt>
   11c0c:	ldr	r0, [pc, #1860]	; 12358 <__printf_chk@plt+0x1078>
   11c10:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11c14:	ldr	r8, [pc, #1856]	; 1235c <__printf_chk@plt+0x107c>
   11c18:	str	r0, [r4, #252]	; 0xfc
   11c1c:	mov	r2, #0
   11c20:	mov	r0, r8
   11c24:	ldr	r1, [pc, #1844]	; 12360 <__printf_chk@plt+0x1080>
   11c28:	bl	13064 <__printf_chk@plt+0x1d84>
   11c2c:	ldr	r3, [sp, #72]	; 0x48
   11c30:	ldr	r2, [sp, #76]	; 0x4c
   11c34:	cmp	r3, r2
   11c38:	bge	1278c <__printf_chk@plt+0x14ac>
   11c3c:	ldr	r2, [sp, #68]	; 0x44
   11c40:	mov	r1, #0
   11c44:	add	r0, r3, #1
   11c48:	str	r0, [sp, #72]	; 0x48
   11c4c:	strb	r1, [r2, r3]
   11c50:	ldr	r9, [r4]
   11c54:	cmp	r9, r1
   11c58:	beq	1279c <__printf_chk@plt+0x14bc>
   11c5c:	mov	r0, r9
   11c60:	bl	111c0 <strlen@plt>
   11c64:	ldr	r3, [sp, #72]	; 0x48
   11c68:	add	r7, sp, #104	; 0x68
   11c6c:	str	r3, [sp]
   11c70:	mov	r1, r9
   11c74:	ldr	r3, [sp, #68]	; 0x44
   11c78:	mov	r2, r0
   11c7c:	mov	r0, r7
   11c80:	bl	1ac7c <_ZdlPv@@Base+0x13f0>
   11c84:	mov	r1, r7
   11c88:	add	r0, sp, #68	; 0x44
   11c8c:	bl	1a998 <_ZdlPv@@Base+0x110c>
   11c90:	mov	r0, r7
   11c94:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   11c98:	mov	r0, r8
   11c9c:	mov	r2, #0
   11ca0:	ldr	r1, [sp, #68]	; 0x44
   11ca4:	bl	13064 <__printf_chk@plt+0x1d84>
   11ca8:	ldr	r3, [sp, #12]
   11cac:	cmp	r3, #0
   11cb0:	beq	11cdc <__printf_chk@plt+0x9fc>
   11cb4:	ldr	r0, [r4, #232]	; 0xe8
   11cb8:	bl	11004 <free@plt>
   11cbc:	mov	r0, #0
   11cc0:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11cc4:	str	r0, [r4, #232]	; 0xe8
   11cc8:	ldr	r0, [r4, #252]	; 0xfc
   11ccc:	bl	11004 <free@plt>
   11cd0:	mov	r0, #0
   11cd4:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11cd8:	str	r0, [r4, #252]	; 0xfc
   11cdc:	ldr	r4, [pc, #1760]	; 123c4 <__printf_chk@plt+0x10e4>
   11ce0:	ldr	r0, [pc, #1488]	; 122b8 <__printf_chk@plt+0xfd8>
   11ce4:	ldr	r1, [pc, #1656]	; 12364 <__printf_chk@plt+0x1084>
   11ce8:	ldr	r2, [r4]
   11cec:	bl	13064 <__printf_chk@plt+0x1d84>
   11cf0:	ldr	r7, [r4]
   11cf4:	ldr	r1, [pc, #1712]	; 123ac <__printf_chk@plt+0x10cc>
   11cf8:	mov	r0, r7
   11cfc:	bl	11208 <strcmp@plt>
   11d00:	cmp	r0, #0
   11d04:	bne	12118 <__printf_chk@plt+0xe38>
   11d08:	ldr	r3, [sp, #48]	; 0x30
   11d0c:	cmp	r3, #0
   11d10:	ldr	r3, [sp, #32]
   11d14:	beq	120e8 <__printf_chk@plt+0xe08>
   11d18:	cmp	r3, #0
   11d1c:	bne	12664 <__printf_chk@plt+0x1384>
   11d20:	ldr	r3, [sp, #12]
   11d24:	cmp	r3, #0
   11d28:	bne	12650 <__printf_chk@plt+0x1370>
   11d2c:	ldr	r3, [sp, #44]	; 0x2c
   11d30:	cmp	r3, #0
   11d34:	bne	12588 <__printf_chk@plt+0x12a8>
   11d38:	ldr	r2, [r4]
   11d3c:	ldr	r1, [pc, #1568]	; 12364 <__printf_chk@plt+0x1084>
   11d40:	ldr	r0, [pc, #1424]	; 122d8 <__printf_chk@plt+0xff8>
   11d44:	bl	13064 <__printf_chk@plt+0x1d84>
   11d48:	ldr	r1, [pc, #1388]	; 122bc <__printf_chk@plt+0xfdc>
   11d4c:	mov	r4, #0
   11d50:	mov	r3, r1
   11d54:	ldr	r2, [r3]
   11d58:	cmp	r2, #0
   11d5c:	bne	11d70 <__printf_chk@plt+0xa90>
   11d60:	add	r4, r4, #1
   11d64:	cmp	r4, #10
   11d68:	add	r3, r3, #20
   11d6c:	bne	11d54 <__printf_chk@plt+0xa74>
   11d70:	ldr	r7, [pc, #1476]	; 1233c <__printf_chk@plt+0x105c>
   11d74:	ldr	r8, [r7]
   11d78:	cmp	r8, r5
   11d7c:	bge	11dc8 <__printf_chk@plt+0xae8>
   11d80:	ldr	r3, [r6, r8, lsl #2]
   11d84:	mov	r0, #20
   11d88:	ldrb	r2, [r3]
   11d8c:	mla	r4, r0, r4, r1
   11d90:	cmp	r2, #45	; 0x2d
   11d94:	beq	12600 <__printf_chk@plt+0x1320>
   11d98:	sub	r3, r8, #-1073741823	; 0xc0000001
   11d9c:	add	r6, r6, r3, lsl #2
   11da0:	mov	r2, #0
   11da4:	ldr	r1, [r6, #4]!
   11da8:	mov	r0, r4
   11dac:	bl	13064 <__printf_chk@plt+0x1d84>
   11db0:	add	r8, r8, #1
   11db4:	cmp	r5, r8
   11db8:	bgt	11da0 <__printf_chk@plt+0xac0>
   11dbc:	ldr	r3, [sp, #40]	; 0x28
   11dc0:	cmp	r3, #0
   11dc4:	bne	1262c <__printf_chk@plt+0x134c>
   11dc8:	ldr	r3, [sp, #84]	; 0x54
   11dcc:	cmp	r3, #0
   11dd0:	ble	11eb4 <__printf_chk@plt+0xbd4>
   11dd4:	add	r7, sp, #104	; 0x68
   11dd8:	mov	r0, r7
   11ddc:	ldr	r1, [pc, #1412]	; 12368 <__printf_chk@plt+0x1088>
   11de0:	bl	1a88c <_ZdlPv@@Base+0x1000>
   11de4:	ldr	r3, [sp, #108]	; 0x6c
   11de8:	ldr	r2, [sp, #112]	; 0x70
   11dec:	cmp	r3, r2
   11df0:	bge	125c4 <__printf_chk@plt+0x12e4>
   11df4:	ldr	r2, [sp, #104]	; 0x68
   11df8:	add	r0, r3, #1
   11dfc:	mov	r1, #61	; 0x3d
   11e00:	str	r0, [sp, #108]	; 0x6c
   11e04:	strb	r1, [r2, r3]
   11e08:	mov	r0, r7
   11e0c:	add	r1, sp, #80	; 0x50
   11e10:	bl	1ab8c <_ZdlPv@@Base+0x1300>
   11e14:	ldr	r0, [pc, #1356]	; 12368 <__printf_chk@plt+0x1088>
   11e18:	bl	1128c <getenv@plt>
   11e1c:	subs	r4, r0, #0
   11e20:	beq	11e60 <__printf_chk@plt+0xb80>
   11e24:	ldrb	r3, [r4]
   11e28:	cmp	r3, #0
   11e2c:	beq	11e60 <__printf_chk@plt+0xb80>
   11e30:	ldr	r3, [sp, #108]	; 0x6c
   11e34:	ldr	r2, [sp, #112]	; 0x70
   11e38:	cmp	r3, r2
   11e3c:	bge	12594 <__printf_chk@plt+0x12b4>
   11e40:	ldr	r2, [sp, #104]	; 0x68
   11e44:	mov	r0, #58	; 0x3a
   11e48:	add	ip, r3, #1
   11e4c:	str	ip, [sp, #108]	; 0x6c
   11e50:	mov	r1, r4
   11e54:	strb	r0, [r2, r3]
   11e58:	mov	r0, r7
   11e5c:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11e60:	ldr	r3, [sp, #108]	; 0x6c
   11e64:	ldr	r2, [sp, #112]	; 0x70
   11e68:	cmp	r3, r2
   11e6c:	bge	125b4 <__printf_chk@plt+0x12d4>
   11e70:	ldr	r2, [sp, #104]	; 0x68
   11e74:	add	r0, r3, #1
   11e78:	mov	r1, #0
   11e7c:	str	r0, [sp, #108]	; 0x6c
   11e80:	strb	r1, [r2, r3]
   11e84:	ldr	r0, [sp, #104]	; 0x68
   11e88:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11e8c:	bl	11220 <putenv@plt>
   11e90:	cmp	r0, #0
   11e94:	beq	11eac <__printf_chk@plt+0xbcc>
   11e98:	ldr	r3, [pc, #1340]	; 123dc <__printf_chk@plt+0x10fc>
   11e9c:	ldr	r0, [pc, #1224]	; 1236c <__printf_chk@plt+0x108c>
   11ea0:	mov	r2, r3
   11ea4:	mov	r1, r3
   11ea8:	bl	14620 <__printf_chk@plt+0x3340>
   11eac:	mov	r0, r7
   11eb0:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   11eb4:	ldr	r0, [pc, #1204]	; 12370 <__printf_chk@plt+0x1090>
   11eb8:	bl	1128c <getenv@plt>
   11ebc:	ldr	r1, [pc, #1200]	; 12374 <__printf_chk@plt+0x1094>
   11ec0:	mov	r4, r0
   11ec4:	add	r0, sp, #92	; 0x5c
   11ec8:	bl	1a88c <_ZdlPv@@Base+0x1000>
   11ecc:	ldr	r3, [sp, #96]	; 0x60
   11ed0:	ldr	r2, [sp, #100]	; 0x64
   11ed4:	cmp	r3, r2
   11ed8:	bge	12190 <__printf_chk@plt+0xeb0>
   11edc:	ldr	r2, [sp, #92]	; 0x5c
   11ee0:	add	r0, r3, #1
   11ee4:	mov	r1, #61	; 0x3d
   11ee8:	cmp	r4, #0
   11eec:	str	r0, [sp, #96]	; 0x60
   11ef0:	strb	r1, [r2, r3]
   11ef4:	beq	11f04 <__printf_chk@plt+0xc24>
   11ef8:	ldrb	r3, [r4]
   11efc:	cmp	r3, #0
   11f00:	bne	1227c <__printf_chk@plt+0xf9c>
   11f04:	ldr	r3, [sp, #96]	; 0x60
   11f08:	ldr	r2, [sp, #100]	; 0x64
   11f0c:	cmp	r3, r2
   11f10:	bge	12180 <__printf_chk@plt+0xea0>
   11f14:	ldr	r2, [sp, #92]	; 0x5c
   11f18:	add	r0, r3, #1
   11f1c:	mov	r1, #0
   11f20:	str	r0, [sp, #96]	; 0x60
   11f24:	strb	r1, [r2, r3]
   11f28:	ldr	r0, [sp, #92]	; 0x5c
   11f2c:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   11f30:	bl	11220 <putenv@plt>
   11f34:	cmp	r0, #0
   11f38:	beq	11f50 <__printf_chk@plt+0xc70>
   11f3c:	ldr	r3, [pc, #1176]	; 123dc <__printf_chk@plt+0x10fc>
   11f40:	ldr	r0, [pc, #1060]	; 1236c <__printf_chk@plt+0x108c>
   11f44:	mov	r2, r3
   11f48:	mov	r1, r3
   11f4c:	bl	14620 <__printf_chk@plt+0x3340>
   11f50:	ldr	r0, [pc, #1056]	; 12378 <__printf_chk@plt+0x1098>
   11f54:	bl	1128c <getenv@plt>
   11f58:	add	r7, sp, #104	; 0x68
   11f5c:	ldr	r1, [pc, #1036]	; 12370 <__printf_chk@plt+0x1090>
   11f60:	mov	r5, r0
   11f64:	mov	r0, r7
   11f68:	bl	1a88c <_ZdlPv@@Base+0x1000>
   11f6c:	ldr	r3, [sp, #108]	; 0x6c
   11f70:	ldr	r2, [sp, #112]	; 0x70
   11f74:	cmp	r3, r2
   11f78:	bge	12170 <__printf_chk@plt+0xe90>
   11f7c:	ldr	r2, [sp, #104]	; 0x68
   11f80:	add	r0, r3, #1
   11f84:	mov	r1, #61	; 0x3d
   11f88:	cmp	r5, #0
   11f8c:	str	r0, [sp, #108]	; 0x6c
   11f90:	strb	r1, [r2, r3]
   11f94:	beq	11fa4 <__printf_chk@plt+0xcc4>
   11f98:	ldrb	r3, [r5]
   11f9c:	cmp	r3, #0
   11fa0:	bne	121cc <__printf_chk@plt+0xeec>
   11fa4:	ldr	r0, [pc, #976]	; 1237c <__printf_chk@plt+0x109c>
   11fa8:	bl	1a018 <_ZdlPv@@Base+0x78c>
   11fac:	mov	r1, r0
   11fb0:	mov	r0, r7
   11fb4:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11fb8:	cmp	r4, #0
   11fbc:	beq	11ffc <__printf_chk@plt+0xd1c>
   11fc0:	ldrb	r3, [r4]
   11fc4:	cmp	r3, #0
   11fc8:	beq	11ffc <__printf_chk@plt+0xd1c>
   11fcc:	ldr	r3, [sp, #108]	; 0x6c
   11fd0:	ldr	r2, [sp, #112]	; 0x70
   11fd4:	cmp	r3, r2
   11fd8:	bge	12640 <__printf_chk@plt+0x1360>
   11fdc:	ldr	r2, [sp, #104]	; 0x68
   11fe0:	mov	r0, #58	; 0x3a
   11fe4:	add	ip, r3, #1
   11fe8:	str	ip, [sp, #108]	; 0x6c
   11fec:	mov	r1, r4
   11ff0:	strb	r0, [r2, r3]
   11ff4:	mov	r0, r7
   11ff8:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   11ffc:	ldr	r3, [sp, #108]	; 0x6c
   12000:	ldr	r2, [sp, #112]	; 0x70
   12004:	cmp	r3, r2
   12008:	bge	12140 <__printf_chk@plt+0xe60>
   1200c:	ldr	r2, [sp, #104]	; 0x68
   12010:	add	r0, r3, #1
   12014:	mov	r1, #0
   12018:	str	r0, [sp, #108]	; 0x6c
   1201c:	strb	r1, [r2, r3]
   12020:	ldr	r0, [sp, #104]	; 0x68
   12024:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   12028:	bl	11220 <putenv@plt>
   1202c:	cmp	r0, #0
   12030:	beq	12048 <__printf_chk@plt+0xd68>
   12034:	ldr	r3, [pc, #928]	; 123dc <__printf_chk@plt+0x10fc>
   12038:	ldr	r0, [pc, #812]	; 1236c <__printf_chk@plt+0x108c>
   1203c:	mov	r2, r3
   12040:	mov	r1, r3
   12044:	bl	14620 <__printf_chk@plt+0x3340>
   12048:	mov	r0, r7
   1204c:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   12050:	add	r0, sp, #92	; 0x5c
   12054:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   12058:	ldr	r3, [sp, #20]
   1205c:	cmp	r3, #0
   12060:	beq	1208c <__printf_chk@plt+0xdac>
   12064:	cmp	r3, #1
   12068:	ldreq	r3, [pc, #640]	; 122f0 <__printf_chk@plt+0x1010>
   1206c:	ldrne	r3, [pc, #544]	; 12294 <__printf_chk@plt+0xfb4>
   12070:	ldr	r0, [r3]
   12074:	bl	13774 <__printf_chk@plt+0x2494>
   12078:	ldr	r3, [sp, #20]
   1207c:	cmp	r3, #1
   12080:	bne	1208c <__printf_chk@plt+0xdac>
   12084:	mov	r0, #0
   12088:	bl	11034 <exit@plt>
   1208c:	ldr	r0, [sp, #28]
   12090:	bl	12e94 <__printf_chk@plt+0x1bb4>
   12094:	mov	r4, r0
   12098:	add	r0, sp, #80	; 0x50
   1209c:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   120a0:	add	r0, sp, #68	; 0x44
   120a4:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   120a8:	add	r0, sp, #56	; 0x38
   120ac:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   120b0:	ldr	r3, [pc, #472]	; 12290 <__printf_chk@plt+0xfb0>
   120b4:	ldr	r2, [sp, #124]	; 0x7c
   120b8:	mov	r0, r4
   120bc:	ldr	r3, [r3]
   120c0:	cmp	r2, r3
   120c4:	bne	127b0 <__printf_chk@plt+0x14d0>
   120c8:	add	sp, sp, #132	; 0x84
   120cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120d0:	ldr	r7, [sp, #56]	; 0x38
   120d4:	ldr	r8, [sp, #60]	; 0x3c
   120d8:	add	r8, r7, r8
   120dc:	cmp	r8, r7
   120e0:	bhi	11ba4 <__printf_chk@plt+0x8c4>
   120e4:	b	11bdc <__printf_chk@plt+0x8fc>
   120e8:	cmp	r3, #0
   120ec:	beq	12104 <__printf_chk@plt+0xe24>
   120f0:	ldr	r3, [pc, #740]	; 123dc <__printf_chk@plt+0x10fc>
   120f4:	ldr	r0, [pc, #644]	; 12380 <__printf_chk@plt+0x10a0>
   120f8:	mov	r2, r3
   120fc:	mov	r1, r3
   12100:	bl	14620 <__printf_chk@plt+0x3340>
   12104:	mov	r2, #0
   12108:	ldr	r1, [pc, #628]	; 12384 <__printf_chk@plt+0x10a4>
   1210c:	ldr	r0, [pc, #708]	; 123d8 <__printf_chk@plt+0x10f8>
   12110:	bl	13064 <__printf_chk@plt+0x1d84>
   12114:	b	11d38 <__printf_chk@plt+0xa58>
   12118:	mov	r2, r7
   1211c:	ldr	r1, [pc, #576]	; 12364 <__printf_chk@plt+0x1084>
   12120:	ldr	r0, [pc, #688]	; 123d8 <__printf_chk@plt+0x10f8>
   12124:	bl	13064 <__printf_chk@plt+0x1d84>
   12128:	b	11d38 <__printf_chk@plt+0xa58>
   1212c:	mov	r1, sl
   12130:	ldr	r2, [pc, #496]	; 12328 <__printf_chk@plt+0x1048>
   12134:	ldr	r0, [pc, #400]	; 122cc <__printf_chk@plt+0xfec>
   12138:	bl	13004 <__printf_chk@plt+0x1d24>
   1213c:	b	11960 <__printf_chk@plt+0x680>
   12140:	mov	r0, r7
   12144:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12148:	ldr	r3, [sp, #108]	; 0x6c
   1214c:	b	1200c <__printf_chk@plt+0xd2c>
   12150:	ldr	r3, [pc, #480]	; 12338 <__printf_chk@plt+0x1058>
   12154:	ldr	r2, [pc, #556]	; 12388 <__printf_chk@plt+0x10a8>
   12158:	ldr	r1, [pc, #556]	; 1238c <__printf_chk@plt+0x10ac>
   1215c:	ldr	r0, [pc, #340]	; 122b8 <__printf_chk@plt+0xfd8>
   12160:	ldr	sl, [r4, #8]
   12164:	str	r3, [r4, #8]
   12168:	bl	13064 <__printf_chk@plt+0x1d84>
   1216c:	b	119fc <__printf_chk@plt+0x71c>
   12170:	mov	r0, r7
   12174:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12178:	ldr	r3, [sp, #108]	; 0x6c
   1217c:	b	11f7c <__printf_chk@plt+0xc9c>
   12180:	add	r0, sp, #92	; 0x5c
   12184:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12188:	ldr	r3, [sp, #96]	; 0x60
   1218c:	b	11f14 <__printf_chk@plt+0xc34>
   12190:	add	r0, sp, #92	; 0x5c
   12194:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12198:	ldr	r3, [sp, #96]	; 0x60
   1219c:	b	11edc <__printf_chk@plt+0xbfc>
   121a0:	ldr	r7, [sp, #56]	; 0x38
   121a4:	ldr	r8, [sp, #60]	; 0x3c
   121a8:	ldr	r9, [pc, #564]	; 123e4 <__printf_chk@plt+0x1104>
   121ac:	add	r8, r7, r8
   121b0:	cmp	r7, r8
   121b4:	bcc	11b10 <__printf_chk@plt+0x830>
   121b8:	mov	r0, r9
   121bc:	mov	r2, #0
   121c0:	ldr	r1, [pc, #520]	; 123d0 <__printf_chk@plt+0x10f0>
   121c4:	bl	13064 <__printf_chk@plt+0x1d84>
   121c8:	b	11bdc <__printf_chk@plt+0x8fc>
   121cc:	mov	r1, r5
   121d0:	mov	r0, r7
   121d4:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   121d8:	b	11fb8 <__printf_chk@plt+0xcd8>
   121dc:	mov	r1, sl
   121e0:	ldr	r0, [pc, #436]	; 1239c <__printf_chk@plt+0x10bc>
   121e4:	ldr	r2, [pc, #428]	; 12398 <__printf_chk@plt+0x10b8>
   121e8:	bl	13004 <__printf_chk@plt+0x1d24>
   121ec:	ldr	r1, [pc, #412]	; 12390 <__printf_chk@plt+0x10b0>
   121f0:	add	r0, sp, #56	; 0x38
   121f4:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   121f8:	ldr	r3, [sp, #60]	; 0x3c
   121fc:	ldr	r2, [sp, #64]	; 0x40
   12200:	cmp	r3, r2
   12204:	bge	12568 <__printf_chk@plt+0x1288>
   12208:	ldr	r2, [sp, #56]	; 0x38
   1220c:	add	r0, r3, #1
   12210:	mov	r1, #0
   12214:	str	r0, [sp, #60]	; 0x3c
   12218:	strb	r1, [r2, r3]
   1221c:	ldr	r3, [sp, #60]	; 0x3c
   12220:	ldr	r2, [sp, #64]	; 0x40
   12224:	cmp	r3, r2
   12228:	bge	12558 <__printf_chk@plt+0x1278>
   1222c:	ldr	r2, [sp, #56]	; 0x38
   12230:	add	r0, r3, #1
   12234:	mov	r1, #120	; 0x78
   12238:	str	r0, [sp, #60]	; 0x3c
   1223c:	strb	r1, [r2, r3]
   12240:	ldr	r3, [sp, #60]	; 0x3c
   12244:	ldr	r2, [sp, #64]	; 0x40
   12248:	cmp	r3, r2
   1224c:	bge	12548 <__printf_chk@plt+0x1268>
   12250:	ldr	r1, [sp, #56]	; 0x38
   12254:	add	r0, r3, #1
   12258:	str	r0, [sp, #60]	; 0x3c
   1225c:	ldr	r2, [pc, #352]	; 123c4 <__printf_chk@plt+0x10e4>
   12260:	mov	r0, #0
   12264:	strb	r0, [r1, r3]
   12268:	ldr	r3, [pc, #316]	; 123ac <__printf_chk@plt+0x10cc>
   1226c:	mov	r1, #1
   12270:	str	r1, [sp, #48]	; 0x30
   12274:	str	r3, [r2]
   12278:	b	113b0 <__printf_chk@plt+0xd0>
   1227c:	mov	r1, r4
   12280:	add	r0, sp, #92	; 0x5c
   12284:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   12288:	b	11f04 <__printf_chk@plt+0xc24>
   1228c:	ldrdeq	r5, [r3], -r4
   12290:	andeq	r0, r3, r0, lsr #27
   12294:			; <UNDEFINED> instruction: 0x00031eb8
   12298:	ldrdeq	r1, [r3], -ip
   1229c:	strdeq	sp, [r1], -r0
   122a0:	muleq	r1, r4, r0
   122a4:	andeq	sp, r1, r0, lsr #16
   122a8:	strdeq	r5, [r3], -r0
   122ac:	andeq	sp, r1, r8, lsl #16
   122b0:	strdeq	sp, [r1], -r8
   122b4:	andeq	sp, r1, r8, lsl r8
   122b8:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   122bc:	ldrdeq	r1, [r3], -r0
   122c0:	andeq	r1, r3, r4, asr #29
   122c4:	andeq	sp, r1, r4, ror #16
   122c8:	strdeq	r1, [r3], -r8
   122cc:	andeq	r1, r3, r8, asr #30
   122d0:	andeq	r1, r3, ip, lsl #30
   122d4:	andeq	r1, r3, ip, asr pc
   122d8:	andeq	r1, r3, r0, ror pc
   122dc:	andeq	sp, r1, ip, ror #16
   122e0:	andeq	r1, r3, r4, lsr #29
   122e4:	andeq	sp, r1, r4, lsr #17
   122e8:			; <UNDEFINED> instruction: 0x0001d8bc
   122ec:	ldrdeq	sp, [r1], -r0
   122f0:			; <UNDEFINED> instruction: 0x00031ebc
   122f4:	andeq	sp, r1, r8, ror r8
   122f8:	andeq	r1, r3, r4, lsr pc
   122fc:	muleq	r1, r0, r8
   12300:	andeq	sp, r1, r8, ror #19
   12304:	strdeq	sp, [r1], -ip
   12308:	andeq	sp, r1, r0, lsl #20
   1230c:	andeq	sp, r1, r0, lsr sl
   12310:	muleq	r1, ip, r8
   12314:	andeq	sp, r1, r4, ror r8
   12318:	andeq	sp, r1, r0, lsl #17
   1231c:	andeq	r1, r3, r0, lsr #30
   12320:	andeq	sp, r1, ip, lsl #17
   12324:	muleq	r1, r8, r8
   12328:	andeq	sp, r1, r8, lsl #17
   1232c:	andeq	sp, r1, r4, lsr sl
   12330:	andeq	r0, r0, r7, asr #2
   12334:	strdeq	r2, [r1], -r4
   12338:	andeq	sp, r1, r8, lsl #22
   1233c:	andeq	r1, r3, r8, lsl r0
   12340:	ldrdeq	sp, [r1], -r0
   12344:	andeq	sp, r1, r4, asr fp
   12348:	andeq	sp, r1, r8, asr sl
   1234c:	andeq	sp, r1, r0, ror #20
   12350:	andeq	sp, r1, r0, lsl #21
   12354:	andeq	sp, r1, r4, asr sl
   12358:	andeq	sp, r1, r4, asr #3
   1235c:	andeq	r1, r3, r0, asr #31
   12360:	andeq	sp, r1, ip, asr #3
   12364:	andeq	sp, r1, r4, ror #22
   12368:	andeq	sp, r1, r0, ror #23
   1236c:	strdeq	sp, [r1], -r0
   12370:	andeq	sp, r1, r0, lsl #24
   12374:	andeq	sp, r1, r8, lsl #24
   12378:	andeq	sp, r1, r8, lsl ip
   1237c:	andeq	sp, r1, r8, lsr #24
   12380:	andeq	sp, r1, r4, lsr #23
   12384:	ldrdeq	sp, [r1], -r0
   12388:	andeq	sp, r1, r4, lsl fp
   1238c:	andeq	sp, r1, r8, lsl fp
   12390:	strdeq	sp, [r1], -r0
   12394:	andeq	sp, r1, r4, lsl #22
   12398:	andeq	sp, r1, ip, asr r8
   1239c:	andeq	r1, r3, r4, ror #29
   123a0:	andeq	sp, r1, r8, ror #20
   123a4:	andeq	sp, r1, ip, ror #20
   123a8:	andeq	sp, r1, r4, ror sl
   123ac:	strdeq	sp, [r1], -r4
   123b0:	andeq	sp, r1, r8, ror sl
   123b4:	andeq	sp, r1, ip, ror sl
   123b8:			; <UNDEFINED> instruction: 0x0001dabc
   123bc:	andeq	sp, r1, r0, ror r8
   123c0:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   123c4:	andeq	r1, r3, r8
   123c8:	ldrdeq	sp, [r1], -r0
   123cc:	ldrdeq	sp, [r1], -ip
   123d0:	andeq	sp, r1, r0, asr fp
   123d4:	muleq	r1, r4, fp
   123d8:	andeq	r1, r3, r4, lsl #31
   123dc:	andeq	r4, r3, r0, lsl #22
   123e0:	andeq	sp, r1, r8, ror #22
   123e4:	andeq	r1, r3, ip, lsr #31
   123e8:	andeq	sp, r1, r0, lsr #22
   123ec:	andeq	sp, r1, r8, lsr #22
   123f0:	andeq	sp, r1, r0, lsr fp
   123f4:	andeq	sp, r1, ip, lsr fp
   123f8:	andeq	sp, r1, r0, asr #22
   123fc:	andeq	sp, r1, r4, asr #22
   12400:			; <UNDEFINED> instruction: 0x00031eb8
   12404:	ldr	r1, [r4, #212]	; 0xd4
   12408:	ldr	r0, [pc, #-80]	; 123c0 <__printf_chk@plt+0x10e0>
   1240c:	bl	130c8 <__printf_chk@plt+0x1de8>
   12410:	ldr	r7, [r4, #4]
   12414:	ldr	r0, [r4, #212]	; 0xd4
   12418:	bl	11004 <free@plt>
   1241c:	mov	r0, r7
   12420:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   12424:	add	r7, sp, #104	; 0x68
   12428:	str	r0, [r4, #212]	; 0xd4
   1242c:	add	r1, sp, #56	; 0x38
   12430:	mov	r0, r7
   12434:	bl	1a920 <_ZdlPv@@Base+0x1094>
   12438:	mov	r1, r7
   1243c:	ldr	r0, [pc, #-132]	; 123c0 <__printf_chk@plt+0x10e0>
   12440:	bl	1316c <__printf_chk@plt+0x1e8c>
   12444:	mov	r0, r7
   12448:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   1244c:	ldrd	r2, [sp, #44]	; 0x2c
   12450:	tst	r3, r2
   12454:	bne	12578 <__printf_chk@plt+0x1298>
   12458:	ldr	r3, [sp, #28]
   1245c:	cmp	r3, #0
   12460:	beq	119ec <__printf_chk@plt+0x70c>
   12464:	ldr	r1, [pc, #-216]	; 12394 <__printf_chk@plt+0x10b4>
   12468:	ldr	r0, [pc, #-176]	; 123c0 <__printf_chk@plt+0x10e0>
   1246c:	bl	130c8 <__printf_chk@plt+0x1de8>
   12470:	b	119ec <__printf_chk@plt+0x70c>
   12474:	add	r0, sp, #80	; 0x50
   12478:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   1247c:	b	11648 <__printf_chk@plt+0x368>
   12480:	ldr	r2, [pc, #-240]	; 12398 <__printf_chk@plt+0x10b8>
   12484:	mov	r1, sl
   12488:	ldr	r0, [pc, #-244]	; 1239c <__printf_chk@plt+0x10bc>
   1248c:	bl	13004 <__printf_chk@plt+0x1d24>
   12490:	b	1183c <__printf_chk@plt+0x55c>
   12494:	ldr	r1, [pc, #-252]	; 123a0 <__printf_chk@plt+0x10c0>
   12498:	mov	r0, r4
   1249c:	bl	11208 <strcmp@plt>
   124a0:	cmp	r0, #0
   124a4:	beq	11b48 <__printf_chk@plt+0x868>
   124a8:	ldr	r1, [pc, #-268]	; 123a4 <__printf_chk@plt+0x10c4>
   124ac:	mov	r0, r4
   124b0:	bl	11208 <strcmp@plt>
   124b4:	cmp	r0, #0
   124b8:	beq	11b48 <__printf_chk@plt+0x868>
   124bc:	ldr	r1, [pc, #-284]	; 123a8 <__printf_chk@plt+0x10c8>
   124c0:	mov	r0, r4
   124c4:	bl	11208 <strcmp@plt>
   124c8:	cmp	r0, #0
   124cc:	beq	11b48 <__printf_chk@plt+0x868>
   124d0:	ldr	r1, [pc, #-300]	; 123ac <__printf_chk@plt+0x10cc>
   124d4:	mov	r0, r4
   124d8:	bl	11208 <strcmp@plt>
   124dc:	cmp	r0, #0
   124e0:	beq	11b48 <__printf_chk@plt+0x868>
   124e4:	ldr	r1, [pc, #-316]	; 123b0 <__printf_chk@plt+0x10d0>
   124e8:	mov	r0, r4
   124ec:	bl	11208 <strcmp@plt>
   124f0:	cmp	r0, #0
   124f4:	beq	11b48 <__printf_chk@plt+0x868>
   124f8:	ldr	r1, [pc, #-332]	; 123b4 <__printf_chk@plt+0x10d4>
   124fc:	mov	r0, r4
   12500:	bl	11208 <strcmp@plt>
   12504:	cmp	r0, #0
   12508:	beq	11b48 <__printf_chk@plt+0x868>
   1250c:	add	r7, sp, #104	; 0x68
   12510:	mov	r1, r4
   12514:	mov	r0, r7
   12518:	bl	141ac <__printf_chk@plt+0x2ecc>
   1251c:	ldr	r3, [pc, #-328]	; 123dc <__printf_chk@plt+0x10fc>
   12520:	mov	r1, r7
   12524:	mov	r2, r3
   12528:	ldr	r0, [pc, #-376]	; 123b8 <__printf_chk@plt+0x10d8>
   1252c:	bl	14620 <__printf_chk@plt+0x3340>
   12530:	b	119bc <__printf_chk@plt+0x6dc>
   12534:	ldr	r2, [sp, #52]	; 0x34
   12538:	ldr	r1, [pc, #-388]	; 123bc <__printf_chk@plt+0x10dc>
   1253c:	add	r0, r4, #12
   12540:	bl	13064 <__printf_chk@plt+0x1d84>
   12544:	b	1199c <__printf_chk@plt+0x6bc>
   12548:	add	r0, sp, #56	; 0x38
   1254c:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12550:	ldr	r3, [sp, #60]	; 0x3c
   12554:	b	12250 <__printf_chk@plt+0xf70>
   12558:	add	r0, sp, #56	; 0x38
   1255c:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12560:	ldr	r3, [sp, #60]	; 0x3c
   12564:	b	1222c <__printf_chk@plt+0xf4c>
   12568:	add	r0, sp, #56	; 0x38
   1256c:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12570:	ldr	r3, [sp, #60]	; 0x3c
   12574:	b	12208 <__printf_chk@plt+0xf28>
   12578:	ldr	r1, [pc, #-452]	; 123bc <__printf_chk@plt+0x10dc>
   1257c:	ldr	r0, [pc, #-452]	; 123c0 <__printf_chk@plt+0x10e0>
   12580:	bl	130c8 <__printf_chk@plt+0x1de8>
   12584:	b	12458 <__printf_chk@plt+0x1178>
   12588:	ldr	r0, [pc, #-440]	; 123d8 <__printf_chk@plt+0x10f8>
   1258c:	bl	12fcc <__printf_chk@plt+0x1cec>
   12590:	b	11d38 <__printf_chk@plt+0xa58>
   12594:	mov	r0, r7
   12598:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   1259c:	ldr	r3, [sp, #108]	; 0x6c
   125a0:	b	11e40 <__printf_chk@plt+0xb60>
   125a4:	ldr	r1, [r9]
   125a8:	add	r0, sp, #80	; 0x50
   125ac:	bl	1a9e0 <_ZdlPv@@Base+0x1154>
   125b0:	b	113b0 <__printf_chk@plt+0xd0>
   125b4:	mov	r0, r7
   125b8:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   125bc:	ldr	r3, [sp, #108]	; 0x6c
   125c0:	b	11e70 <__printf_chk@plt+0xb90>
   125c4:	mov	r0, r7
   125c8:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   125cc:	ldr	r3, [sp, #108]	; 0x6c
   125d0:	b	11df4 <__printf_chk@plt+0xb14>
   125d4:	ldr	r3, [pc, #-536]	; 123c4 <__printf_chk@plt+0x10e4>
   125d8:	add	r7, sp, #104	; 0x68
   125dc:	mov	r0, r7
   125e0:	ldr	r1, [r3]
   125e4:	bl	141ac <__printf_chk@plt+0x2ecc>
   125e8:	ldr	r3, [pc, #-532]	; 123dc <__printf_chk@plt+0x10fc>
   125ec:	mov	r1, r7
   125f0:	mov	r2, r3
   125f4:	ldr	r0, [pc, #-564]	; 123c8 <__printf_chk@plt+0x10e8>
   125f8:	bl	14620 <__printf_chk@plt+0x3340>
   125fc:	b	119cc <__printf_chk@plt+0x6ec>
   12600:	ldrb	r3, [r3, #1]
   12604:	cmp	r3, #0
   12608:	beq	11d98 <__printf_chk@plt+0xab8>
   1260c:	mov	r2, #0
   12610:	ldr	r1, [pc, #-588]	; 123cc <__printf_chk@plt+0x10ec>
   12614:	mov	r0, r4
   12618:	bl	13064 <__printf_chk@plt+0x1d84>
   1261c:	ldr	r8, [r7]
   12620:	cmp	r5, r8
   12624:	ble	11dbc <__printf_chk@plt+0xadc>
   12628:	b	11d98 <__printf_chk@plt+0xab8>
   1262c:	mov	r0, r4
   12630:	mov	r2, #0
   12634:	ldr	r1, [pc, #-620]	; 123d0 <__printf_chk@plt+0x10f0>
   12638:	bl	13064 <__printf_chk@plt+0x1d84>
   1263c:	b	11dc8 <__printf_chk@plt+0xae8>
   12640:	mov	r0, r7
   12644:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12648:	ldr	r3, [sp, #108]	; 0x6c
   1264c:	b	11fdc <__printf_chk@plt+0xcfc>
   12650:	mov	r2, #0
   12654:	ldr	r1, [pc, #-648]	; 123d4 <__printf_chk@plt+0x10f4>
   12658:	ldr	r0, [pc, #-648]	; 123d8 <__printf_chk@plt+0x10f8>
   1265c:	bl	13064 <__printf_chk@plt+0x1d84>
   12660:	b	11d38 <__printf_chk@plt+0xa58>
   12664:	ldr	r3, [pc, #-656]	; 123dc <__printf_chk@plt+0x10fc>
   12668:	ldr	r0, [pc, #-656]	; 123e0 <__printf_chk@plt+0x1100>
   1266c:	mov	r2, r3
   12670:	mov	r1, r3
   12674:	bl	14620 <__printf_chk@plt+0x3340>
   12678:	b	11d20 <__printf_chk@plt+0xa40>
   1267c:	mov	r0, r7
   12680:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12684:	ldr	r3, [sp, #108]	; 0x6c
   12688:	b	11ac0 <__printf_chk@plt+0x7e0>
   1268c:	ldr	r9, [pc, #-688]	; 123e4 <__printf_chk@plt+0x1104>
   12690:	ldr	r1, [pc, #-688]	; 123e8 <__printf_chk@plt+0x1108>
   12694:	mov	r0, r9
   12698:	bl	13064 <__printf_chk@plt+0x1d84>
   1269c:	ldr	r3, [r7]
   126a0:	mov	r2, #0
   126a4:	mov	r0, r9
   126a8:	ldr	r1, [r6, r3, lsl #2]
   126ac:	bl	13064 <__printf_chk@plt+0x1d84>
   126b0:	mov	r2, #0
   126b4:	ldr	r1, [pc, #-720]	; 123ec <__printf_chk@plt+0x110c>
   126b8:	mov	r0, r9
   126bc:	bl	13064 <__printf_chk@plt+0x1d84>
   126c0:	ldr	r3, [r7]
   126c4:	ldr	r1, [pc, #-732]	; 123f0 <__printf_chk@plt+0x1110>
   126c8:	mov	r0, r9
   126cc:	ldr	r2, [r6, r3, lsl #2]
   126d0:	bl	13064 <__printf_chk@plt+0x1d84>
   126d4:	add	r7, sp, #104	; 0x68
   126d8:	mov	r0, r7
   126dc:	ldr	r1, [pc, #-752]	; 123f4 <__printf_chk@plt+0x1114>
   126e0:	bl	1a88c <_ZdlPv@@Base+0x1000>
   126e4:	mov	r1, r7
   126e8:	ldr	r0, [r6]
   126ec:	bl	13220 <__printf_chk@plt+0x1f40>
   126f0:	mov	r1, r7
   126f4:	ldr	r0, [pc, #-772]	; 123f8 <__printf_chk@plt+0x1118>
   126f8:	bl	13220 <__printf_chk@plt+0x1f40>
   126fc:	b	12710 <__printf_chk@plt+0x1430>
   12700:	mov	r1, r7
   12704:	ldr	r0, [r6, r8, lsl #2]
   12708:	bl	13220 <__printf_chk@plt+0x1f40>
   1270c:	add	r8, r8, #1
   12710:	cmp	r8, r5
   12714:	blt	12700 <__printf_chk@plt+0x1420>
   12718:	ldr	r3, [sp, #108]	; 0x6c
   1271c:	ldr	r2, [sp, #112]	; 0x70
   12720:	cmp	r3, r2
   12724:	bge	12764 <__printf_chk@plt+0x1484>
   12728:	ldr	r1, [sp, #104]	; 0x68
   1272c:	add	r0, r3, #1
   12730:	mov	r2, #0
   12734:	str	r0, [sp, #108]	; 0x6c
   12738:	strb	r2, [r1, r3]
   1273c:	mov	r0, r9
   12740:	ldr	r1, [pc, #-844]	; 123fc <__printf_chk@plt+0x111c>
   12744:	bl	13064 <__printf_chk@plt+0x1d84>
   12748:	mov	r0, r9
   1274c:	mov	r2, #0
   12750:	ldr	r1, [sp, #104]	; 0x68
   12754:	bl	13064 <__printf_chk@plt+0x1d84>
   12758:	mov	r0, r7
   1275c:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   12760:	b	11a64 <__printf_chk@plt+0x784>
   12764:	mov	r0, r7
   12768:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   1276c:	ldr	r3, [sp, #108]	; 0x6c
   12770:	b	12728 <__printf_chk@plt+0x1448>
   12774:	bl	1382c <__printf_chk@plt+0x254c>
   12778:	ldr	r3, [pc, #-896]	; 12400 <__printf_chk@plt+0x1120>
   1277c:	ldr	r0, [r3]
   12780:	bl	13878 <__printf_chk@plt+0x2598>
   12784:	mov	r0, #1
   12788:	bl	11034 <exit@plt>
   1278c:	add	r0, sp, #68	; 0x44
   12790:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   12794:	ldr	r3, [sp, #72]	; 0x48
   12798:	b	11c3c <__printf_chk@plt+0x95c>
   1279c:	add	r7, sp, #104	; 0x68
   127a0:	mov	r0, r7
   127a4:	add	r1, sp, #68	; 0x44
   127a8:	bl	1a920 <_ZdlPv@@Base+0x1094>
   127ac:	b	11c84 <__printf_chk@plt+0x9a4>
   127b0:	bl	110e8 <__stack_chk_fail@plt>
   127b4:	mov	r0, r7
   127b8:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127bc:	add	r0, sp, #80	; 0x50
   127c0:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127c4:	add	r0, sp, #68	; 0x44
   127c8:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127cc:	add	r0, sp, #56	; 0x38
   127d0:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127d4:	bl	110f4 <__cxa_end_cleanup@plt>
   127d8:	mov	r0, r7
   127dc:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127e0:	b	127bc <__printf_chk@plt+0x14dc>
   127e4:	mov	r0, r7
   127e8:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127ec:	add	r0, sp, #92	; 0x5c
   127f0:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   127f4:	b	127bc <__printf_chk@plt+0x14dc>
   127f8:	mov	r0, r7
   127fc:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   12800:	b	127bc <__printf_chk@plt+0x14dc>
   12804:	mov	r0, r7
   12808:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   1280c:	b	127bc <__printf_chk@plt+0x14dc>
   12810:	b	127cc <__printf_chk@plt+0x14ec>
   12814:	b	127ec <__printf_chk@plt+0x150c>
   12818:	b	127bc <__printf_chk@plt+0x14dc>
   1281c:	b	127c4 <__printf_chk@plt+0x14e4>
   12820:	mov	r0, r7
   12824:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   12828:	b	127bc <__printf_chk@plt+0x14dc>
   1282c:	push	{r4, r5, r6, lr}
   12830:	mov	r5, #12
   12834:	ldr	r0, [pc, #104]	; 128a4 <__printf_chk@plt+0x15c4>
   12838:	bl	14158 <__printf_chk@plt+0x2e78>
   1283c:	ldr	r4, [pc, #100]	; 128a8 <__printf_chk@plt+0x15c8>
   12840:	mov	r6, #0
   12844:	mov	r0, r4
   12848:	str	r6, [r4, #-4]
   1284c:	bl	1a81c <_ZdlPv@@Base+0xf90>
   12850:	sub	r5, r5, #1
   12854:	cmn	r5, #1
   12858:	str	r6, [r4, #12]
   1285c:	add	r4, r4, #20
   12860:	bne	12844 <__printf_chk@plt+0x1564>
   12864:	ldr	r2, [pc, #64]	; 128ac <__printf_chk@plt+0x15cc>
   12868:	ldr	r1, [pc, #64]	; 128b0 <__printf_chk@plt+0x15d0>
   1286c:	mov	r0, #0
   12870:	pop	{r4, r5, r6, lr}
   12874:	b	10fe0 <__aeabi_atexit@plt>
   12878:	rsb	r4, r5, #12
   1287c:	mov	r3, #20
   12880:	ldr	r5, [pc, #44]	; 128b4 <__printf_chk@plt+0x15d4>
   12884:	mla	r4, r3, r4, r5
   12888:	cmp	r4, r5
   1288c:	bne	12894 <__printf_chk@plt+0x15b4>
   12890:	bl	110f4 <__cxa_end_cleanup@plt>
   12894:	sub	r4, r4, #20
   12898:	mov	r0, r4
   1289c:	bl	12f50 <__printf_chk@plt+0x1c70>
   128a0:	b	12888 <__printf_chk@plt+0x15a8>
   128a4:	ldrdeq	r1, [r3], -r8
   128a8:	ldrdeq	r1, [r3], -r4
   128ac:	andeq	r1, r3, r4
   128b0:	andeq	r2, r1, r0, lsl #31
   128b4:	ldrdeq	r1, [r3], -r0
   128b8:	ldr	r3, [pc, #12]	; 128cc <__printf_chk@plt+0x15ec>
   128bc:	ldr	r3, [r3]
   128c0:	cmp	r3, #0
   128c4:	bxne	lr
   128c8:	b	13e0c <__printf_chk@plt+0x2b2c>
   128cc:	strdeq	r3, [r3], -r4
   128d0:	push	{r4, lr}
   128d4:	ldr	r0, [pc, #16]	; 128ec <__printf_chk@plt+0x160c>
   128d8:	bl	1128c <getenv@plt>
   128dc:	cmp	r0, #0
   128e0:	ldrne	r3, [pc, #8]	; 128f0 <__printf_chk@plt+0x1610>
   128e4:	strne	r0, [r3]
   128e8:	pop	{r4, pc}
   128ec:	strdeq	sp, [r1], -ip
   128f0:	andeq	r1, r3, r8
   128f4:	ldr	r3, [pc, #8]	; 12904 <__printf_chk@plt+0x1624>
   128f8:	mov	r2, #0
   128fc:	str	r2, [r3]
   12900:	bx	lr
   12904:	andeq	r4, r3, r0, lsl #22
   12908:	push	{r4, lr}
   1290c:	ldr	r4, [pc, #16]	; 12924 <__printf_chk@plt+0x1644>
   12910:	mov	r0, r4
   12914:	bl	14158 <__printf_chk@plt+0x2e78>
   12918:	add	r0, r4, #4
   1291c:	pop	{r4, lr}
   12920:	b	19b74 <_ZdlPv@@Base+0x2e8>
   12924:	andeq	r4, r3, r8, lsl fp
   12928:	push	{r4, lr}
   1292c:	sub	sp, sp, #8
   12930:	ldr	r4, [pc, #44]	; 12964 <__printf_chk@plt+0x1684>
   12934:	mov	r3, #0
   12938:	mov	r0, r4
   1293c:	str	r3, [sp]
   12940:	ldr	r2, [pc, #32]	; 12968 <__printf_chk@plt+0x1688>
   12944:	ldr	r1, [pc, #32]	; 1296c <__printf_chk@plt+0x168c>
   12948:	bl	1a0c8 <_ZdlPv@@Base+0x83c>
   1294c:	mov	r0, r4
   12950:	ldr	r2, [pc, #24]	; 12970 <__printf_chk@plt+0x1690>
   12954:	ldr	r1, [pc, #24]	; 12974 <__printf_chk@plt+0x1694>
   12958:	add	sp, sp, #8
   1295c:	pop	{r4, lr}
   12960:	b	10fe0 <__aeabi_atexit@plt>
   12964:	andeq	r4, r3, r0, lsr #22
   12968:	andeq	lr, r1, r4, asr #9
   1296c:	andeq	sp, r1, r0, ror #23
   12970:	andeq	r1, r3, r4
   12974:	andeq	sl, r1, ip, ror r2
   12978:	push	{r4, lr}
   1297c:	ldr	r4, [pc, #32]	; 129a4 <__printf_chk@plt+0x16c4>
   12980:	mov	r0, r4
   12984:	bl	18788 <__printf_chk@plt+0x74a8>
   12988:	mov	r0, r4
   1298c:	ldr	r2, [pc, #20]	; 129a8 <__printf_chk@plt+0x16c8>
   12990:	ldr	r1, [pc, #20]	; 129ac <__printf_chk@plt+0x16cc>
   12994:	bl	10fe0 <__aeabi_atexit@plt>
   12998:	add	r0, r4, #12
   1299c:	pop	{r4, lr}
   129a0:	b	18b94 <__printf_chk@plt+0x78b4>
   129a4:	muleq	r3, r8, fp
   129a8:	andeq	r1, r3, r4
   129ac:	andeq	r8, r1, ip, lsr #14
   129b0:	push	{r4, lr}
   129b4:	ldr	r4, [pc, #24]	; 129d4 <__printf_chk@plt+0x16f4>
   129b8:	mov	r0, r4
   129bc:	bl	19508 <__printf_chk@plt+0x8228>
   129c0:	mov	r0, r4
   129c4:	ldr	r2, [pc, #12]	; 129d8 <__printf_chk@plt+0x16f8>
   129c8:	ldr	r1, [pc, #12]	; 129dc <__printf_chk@plt+0x16fc>
   129cc:	pop	{r4, lr}
   129d0:	b	10fe0 <__aeabi_atexit@plt>
   129d4:	ldrdeq	r4, [r3], -ip
   129d8:	andeq	r1, r3, r4
   129dc:	andeq	r9, r1, r8, ror #3
   129e0:	ldr	r3, [pc, #12]	; 129f4 <__printf_chk@plt+0x1714>
   129e4:	ldr	r3, [r3, #984]	; 0x3d8
   129e8:	cmp	r3, #0
   129ec:	bxne	lr
   129f0:	b	1999c <_ZdlPv@@Base+0x110>
   129f4:	strdeq	r5, [r3], -r8
   129f8:	ldr	r0, [pc]	; 12a00 <__printf_chk@plt+0x1720>
   129fc:	b	14158 <__printf_chk@plt+0x2e78>
   12a00:	andeq	r5, r3, ip, ror #15
   12a04:	mov	fp, #0
   12a08:	mov	lr, #0
   12a0c:	pop	{r1}		; (ldr r1, [sp], #4)
   12a10:	mov	r2, sp
   12a14:	push	{r2}		; (str r2, [sp, #-4]!)
   12a18:	push	{r0}		; (str r0, [sp, #-4]!)
   12a1c:	ldr	ip, [pc, #16]	; 12a34 <__printf_chk@plt+0x1754>
   12a20:	push	{ip}		; (str ip, [sp, #-4]!)
   12a24:	ldr	r0, [pc, #12]	; 12a38 <__printf_chk@plt+0x1758>
   12a28:	ldr	r3, [pc, #12]	; 12a3c <__printf_chk@plt+0x175c>
   12a2c:	bl	11298 <__libc_start_main@plt>
   12a30:	bl	11094 <abort@plt>
   12a34:	andeq	sp, r1, r4, lsl #1
   12a38:	strdeq	r1, [r1], -r0
   12a3c:	andeq	sp, r1, r4, lsr #32
   12a40:	ldr	r3, [pc, #20]	; 12a5c <__printf_chk@plt+0x177c>
   12a44:	ldr	r2, [pc, #20]	; 12a60 <__printf_chk@plt+0x1780>
   12a48:	add	r3, pc, r3
   12a4c:	ldr	r2, [r3, r2]
   12a50:	cmp	r2, #0
   12a54:	bxeq	lr
   12a58:	b	112bc <__gmon_start__@plt>
   12a5c:	muleq	r1, r8, r4
   12a60:	andeq	r0, r0, r0, lsl r1
   12a64:	ldr	r0, [pc, #24]	; 12a84 <__printf_chk@plt+0x17a4>
   12a68:	ldr	r3, [pc, #24]	; 12a88 <__printf_chk@plt+0x17a8>
   12a6c:	cmp	r3, r0
   12a70:	bxeq	lr
   12a74:	ldr	r3, [pc, #16]	; 12a8c <__printf_chk@plt+0x17ac>
   12a78:	cmp	r3, #0
   12a7c:	bxeq	lr
   12a80:	bx	r3
   12a84:			; <UNDEFINED> instruction: 0x00031eb0
   12a88:			; <UNDEFINED> instruction: 0x00031eb0
   12a8c:	andeq	r0, r0, r0
   12a90:	ldr	r0, [pc, #36]	; 12abc <__printf_chk@plt+0x17dc>
   12a94:	ldr	r1, [pc, #36]	; 12ac0 <__printf_chk@plt+0x17e0>
   12a98:	sub	r1, r1, r0
   12a9c:	asr	r1, r1, #2
   12aa0:	add	r1, r1, r1, lsr #31
   12aa4:	asrs	r1, r1, #1
   12aa8:	bxeq	lr
   12aac:	ldr	r3, [pc, #16]	; 12ac4 <__printf_chk@plt+0x17e4>
   12ab0:	cmp	r3, #0
   12ab4:	bxeq	lr
   12ab8:	bx	r3
   12abc:			; <UNDEFINED> instruction: 0x00031eb0
   12ac0:			; <UNDEFINED> instruction: 0x00031eb0
   12ac4:	andeq	r0, r0, r0
   12ac8:	push	{r4, lr}
   12acc:	ldr	r4, [pc, #24]	; 12aec <__printf_chk@plt+0x180c>
   12ad0:	ldrb	r3, [r4]
   12ad4:	cmp	r3, #0
   12ad8:	popne	{r4, pc}
   12adc:	bl	12a64 <__printf_chk@plt+0x1784>
   12ae0:	mov	r3, #1
   12ae4:	strb	r3, [r4]
   12ae8:	pop	{r4, pc}
   12aec:	andeq	r1, r3, r0, asr #29
   12af0:	b	12a90 <__printf_chk@plt+0x17b0>
   12af4:	push	{r4, r5, r6, r7, r8, lr}
   12af8:	sub	sp, sp, #32
   12afc:	ldr	r5, [pc, #604]	; 12d60 <__printf_chk@plt+0x1a80>
   12b00:	mov	r4, r1
   12b04:	ldr	r1, [pc, #600]	; 12d64 <__printf_chk@plt+0x1a84>
   12b08:	ldr	ip, [r5]
   12b0c:	mov	r6, r2
   12b10:	mov	r7, r3
   12b14:	str	ip, [sp, #28]
   12b18:	mov	r8, r0
   12b1c:	bl	11208 <strcmp@plt>
   12b20:	cmp	r0, #0
   12b24:	bne	12bcc <__printf_chk@plt+0x18ec>
   12b28:	cmp	r4, #0
   12b2c:	beq	12ca0 <__printf_chk@plt+0x19c0>
   12b30:	mov	r0, r4
   12b34:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   12b38:	ldr	r3, [pc, #552]	; 12d68 <__printf_chk@plt+0x1a88>
   12b3c:	ldr	r1, [pc, #552]	; 12d6c <__printf_chk@plt+0x1a8c>
   12b40:	str	r0, [r3]
   12b44:	mov	r0, r8
   12b48:	bl	11208 <strcmp@plt>
   12b4c:	cmp	r0, #0
   12b50:	beq	12be8 <__printf_chk@plt+0x1908>
   12b54:	mov	r0, r8
   12b58:	ldr	r1, [pc, #528]	; 12d70 <__printf_chk@plt+0x1a90>
   12b5c:	bl	11208 <strcmp@plt>
   12b60:	cmp	r0, #0
   12b64:	bne	12bb4 <__printf_chk@plt+0x18d4>
   12b68:	ldrb	r3, [r4]
   12b6c:	cmp	r3, #0
   12b70:	beq	12ba4 <__printf_chk@plt+0x18c4>
   12b74:	ldr	r1, [pc, #504]	; 12d74 <__printf_chk@plt+0x1a94>
   12b78:	ldrb	r3, [r1, r3]
   12b7c:	cmp	r3, #0
   12b80:	bne	12d24 <__printf_chk@plt+0x1a44>
   12b84:	mov	r2, r4
   12b88:	b	12b98 <__printf_chk@plt+0x18b8>
   12b8c:	ldrb	r3, [r1, r3]
   12b90:	cmp	r3, #0
   12b94:	bne	12d24 <__printf_chk@plt+0x1a44>
   12b98:	ldrb	r3, [r2, #1]!
   12b9c:	cmp	r3, #0
   12ba0:	bne	12b8c <__printf_chk@plt+0x18ac>
   12ba4:	mov	r0, r4
   12ba8:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   12bac:	ldr	r3, [pc, #436]	; 12d68 <__printf_chk@plt+0x1a88>
   12bb0:	str	r0, [r3, #8]
   12bb4:	ldr	r2, [sp, #28]
   12bb8:	ldr	r3, [r5]
   12bbc:	cmp	r2, r3
   12bc0:	bne	12d5c <__printf_chk@plt+0x1a7c>
   12bc4:	add	sp, sp, #32
   12bc8:	pop	{r4, r5, r6, r7, r8, pc}
   12bcc:	ldr	r1, [pc, #408]	; 12d6c <__printf_chk@plt+0x1a8c>
   12bd0:	mov	r0, r8
   12bd4:	bl	11208 <strcmp@plt>
   12bd8:	cmp	r0, #0
   12bdc:	bne	12c4c <__printf_chk@plt+0x196c>
   12be0:	cmp	r4, #0
   12be4:	beq	12d54 <__printf_chk@plt+0x1a74>
   12be8:	ldrb	r3, [r4]
   12bec:	cmp	r3, #0
   12bf0:	beq	12c24 <__printf_chk@plt+0x1944>
   12bf4:	ldr	r1, [pc, #376]	; 12d74 <__printf_chk@plt+0x1a94>
   12bf8:	ldrb	r3, [r1, r3]
   12bfc:	cmp	r3, #0
   12c00:	bne	12c70 <__printf_chk@plt+0x1990>
   12c04:	mov	r2, r4
   12c08:	b	12c18 <__printf_chk@plt+0x1938>
   12c0c:	ldrb	r3, [r1, r3]
   12c10:	cmp	r3, #0
   12c14:	bne	12c70 <__printf_chk@plt+0x1990>
   12c18:	ldrb	r3, [r2, #1]!
   12c1c:	cmp	r3, #0
   12c20:	bne	12c0c <__printf_chk@plt+0x192c>
   12c24:	mov	r0, r4
   12c28:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   12c2c:	ldr	r3, [pc, #308]	; 12d68 <__printf_chk@plt+0x1a88>
   12c30:	ldr	r1, [pc, #312]	; 12d70 <__printf_chk@plt+0x1a90>
   12c34:	str	r0, [r3, #4]
   12c38:	mov	r0, r8
   12c3c:	bl	11208 <strcmp@plt>
   12c40:	cmp	r0, #0
   12c44:	bne	12bb4 <__printf_chk@plt+0x18d4>
   12c48:	b	12b68 <__printf_chk@plt+0x1888>
   12c4c:	mov	r0, r8
   12c50:	ldr	r1, [pc, #280]	; 12d70 <__printf_chk@plt+0x1a90>
   12c54:	bl	11208 <strcmp@plt>
   12c58:	cmp	r0, #0
   12c5c:	bne	12bb4 <__printf_chk@plt+0x18d4>
   12c60:	cmp	r4, #0
   12c64:	bne	12b68 <__printf_chk@plt+0x1888>
   12c68:	ldr	r4, [pc, #264]	; 12d78 <__printf_chk@plt+0x1a98>
   12c6c:	b	12d04 <__printf_chk@plt+0x1a24>
   12c70:	mov	r1, r4
   12c74:	add	r0, sp, #8
   12c78:	bl	141ac <__printf_chk@plt+0x2ecc>
   12c7c:	ldr	r2, [pc, #244]	; 12d78 <__printf_chk@plt+0x1a98>
   12c80:	add	r3, sp, #8
   12c84:	str	r2, [sp, #4]
   12c88:	str	r2, [sp]
   12c8c:	mov	r1, r7
   12c90:	mov	r0, r6
   12c94:	ldr	r2, [pc, #224]	; 12d7c <__printf_chk@plt+0x1a9c>
   12c98:	bl	14664 <__printf_chk@plt+0x3384>
   12c9c:	b	12bb4 <__printf_chk@plt+0x18d4>
   12ca0:	ldr	r4, [pc, #208]	; 12d78 <__printf_chk@plt+0x1a98>
   12ca4:	ldr	r2, [pc, #212]	; 12d80 <__printf_chk@plt+0x1aa0>
   12ca8:	mov	r3, r4
   12cac:	mov	r1, r7
   12cb0:	mov	r0, r6
   12cb4:	str	r4, [sp, #4]
   12cb8:	str	r4, [sp]
   12cbc:	bl	14664 <__printf_chk@plt+0x3384>
   12cc0:	ldr	r1, [pc, #164]	; 12d6c <__printf_chk@plt+0x1a8c>
   12cc4:	mov	r0, r8
   12cc8:	bl	11208 <strcmp@plt>
   12ccc:	cmp	r0, #0
   12cd0:	bne	12cf0 <__printf_chk@plt+0x1a10>
   12cd4:	str	r4, [sp, #4]
   12cd8:	str	r4, [sp]
   12cdc:	ldr	r3, [pc, #148]	; 12d78 <__printf_chk@plt+0x1a98>
   12ce0:	ldr	r2, [pc, #156]	; 12d84 <__printf_chk@plt+0x1aa4>
   12ce4:	mov	r1, r7
   12ce8:	mov	r0, r6
   12cec:	bl	14664 <__printf_chk@plt+0x3384>
   12cf0:	mov	r0, r8
   12cf4:	ldr	r1, [pc, #116]	; 12d70 <__printf_chk@plt+0x1a90>
   12cf8:	bl	11208 <strcmp@plt>
   12cfc:	cmp	r0, #0
   12d00:	bne	12bb4 <__printf_chk@plt+0x18d4>
   12d04:	str	r4, [sp, #4]
   12d08:	str	r4, [sp]
   12d0c:	mov	r1, r7
   12d10:	mov	r0, r6
   12d14:	ldr	r3, [pc, #92]	; 12d78 <__printf_chk@plt+0x1a98>
   12d18:	ldr	r2, [pc, #104]	; 12d88 <__printf_chk@plt+0x1aa8>
   12d1c:	bl	14664 <__printf_chk@plt+0x3384>
   12d20:	b	12bb4 <__printf_chk@plt+0x18d4>
   12d24:	mov	r1, r4
   12d28:	add	r0, sp, #8
   12d2c:	bl	141ac <__printf_chk@plt+0x2ecc>
   12d30:	ldr	r2, [pc, #64]	; 12d78 <__printf_chk@plt+0x1a98>
   12d34:	add	r3, sp, #8
   12d38:	str	r2, [sp, #4]
   12d3c:	str	r2, [sp]
   12d40:	mov	r1, r7
   12d44:	mov	r0, r6
   12d48:	ldr	r2, [pc, #60]	; 12d8c <__printf_chk@plt+0x1aac>
   12d4c:	bl	14664 <__printf_chk@plt+0x3384>
   12d50:	b	12bb4 <__printf_chk@plt+0x18d4>
   12d54:	ldr	r4, [pc, #28]	; 12d78 <__printf_chk@plt+0x1a98>
   12d58:	b	12cd4 <__printf_chk@plt+0x19f4>
   12d5c:	bl	110e8 <__stack_chk_fail@plt>
   12d60:	andeq	r0, r3, r0, lsr #27
   12d64:	andeq	sp, r1, r4, asr #1
   12d68:	andeq	r1, r3, r4, asr #29
   12d6c:	strdeq	sp, [r1], -r4
   12d70:	andeq	sp, r1, r4, lsr #2
   12d74:	strdeq	r4, [r3], -r8
   12d78:	andeq	r4, r3, r0, lsl #22
   12d7c:	andeq	sp, r1, ip, lsr #2
   12d80:	andeq	sp, r1, ip, asr #1
   12d84:	strdeq	sp, [r1], -ip
   12d88:	andeq	sp, r1, r4, ror #2
   12d8c:	andeq	sp, r1, ip, lsl #3
   12d90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12d94:	mov	r9, r0
   12d98:	ldr	r0, [r0, #8]
   12d9c:	cmp	r0, #0
   12da0:	ble	12e3c <__printf_chk@plt+0x1b5c>
   12da4:	ldr	r4, [r9, #4]
   12da8:	mov	r5, #1
   12dac:	add	r0, r4, r0
   12db0:	sub	r0, r0, #1
   12db4:	sub	r3, r4, #1
   12db8:	ldrb	r1, [r3, #1]!
   12dbc:	add	ip, r5, #2
   12dc0:	add	r2, r5, #1
   12dc4:	cmp	r1, #0
   12dc8:	moveq	r5, r2
   12dcc:	moveq	r2, ip
   12dd0:	cmp	r3, r0
   12dd4:	bne	12db8 <__printf_chk@plt+0x1ad8>
   12dd8:	cmn	r2, #-536870910	; 0xe0000002
   12ddc:	lslle	r0, r2, #2
   12de0:	mvngt	r0, #0
   12de4:	bl	11088 <_Znaj@plt>
   12de8:	ldr	r3, [r9]
   12dec:	cmp	r5, #1
   12df0:	lsl	r6, r5, #2
   12df4:	mov	r7, r6
   12df8:	str	r3, [r0]
   12dfc:	subne	r3, r0, #4
   12e00:	mov	r8, r0
   12e04:	str	r0, [r9, #16]
   12e08:	addne	r6, r6, r3
   12e0c:	movne	r5, r0
   12e10:	beq	12e30 <__printf_chk@plt+0x1b50>
   12e14:	str	r4, [r5, #4]!
   12e18:	mov	r0, r4
   12e1c:	bl	111c0 <strlen@plt>
   12e20:	cmp	r6, r5
   12e24:	add	r0, r0, #1
   12e28:	add	r4, r4, r0
   12e2c:	bne	12e14 <__printf_chk@plt+0x1b34>
   12e30:	mov	r3, #0
   12e34:	str	r3, [r8, r7]
   12e38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12e3c:	mov	r0, #8
   12e40:	bl	11088 <_Znaj@plt>
   12e44:	ldr	r3, [r9]
   12e48:	mov	r7, #4
   12e4c:	mov	r8, r0
   12e50:	str	r0, [r9, #16]
   12e54:	str	r3, [r0]
   12e58:	b	12e30 <__printf_chk@plt+0x1b50>
   12e5c:	subs	r3, r0, #0
   12e60:	beq	12e8c <__printf_chk@plt+0x1bac>
   12e64:	push	{r4, lr}
   12e68:	mov	r1, #47	; 0x2f
   12e6c:	mov	r4, r3
   12e70:	bl	11274 <strrchr@plt>
   12e74:	cmp	r0, #0
   12e78:	beq	12e84 <__printf_chk@plt+0x1ba4>
   12e7c:	add	r0, r0, #1
   12e80:	pop	{r4, pc}
   12e84:	mov	r0, r4
   12e88:	pop	{r4, pc}
   12e8c:	mov	r0, r3
   12e90:	bx	lr
   12e94:	push	{r4, r5, r6, r7, r8, r9, lr}
   12e98:	mov	r8, r0
   12e9c:	ldr	r7, [pc, #132]	; 12f28 <__printf_chk@plt+0x1c48>
   12ea0:	ldr	r4, [pc, #132]	; 12f2c <__printf_chk@plt+0x1c4c>
   12ea4:	sub	sp, sp, #60	; 0x3c
   12ea8:	ldr	r3, [r7]
   12eac:	add	r9, r4, #260	; 0x104
   12eb0:	mov	r5, #0
   12eb4:	str	r3, [sp, #52]	; 0x34
   12eb8:	ldr	r3, [r4]
   12ebc:	cmp	r3, #0
   12ec0:	beq	12ef0 <__printf_chk@plt+0x1c10>
   12ec4:	ldr	r3, [r4, #16]
   12ec8:	add	r6, r5, #1
   12ecc:	cmp	r3, #0
   12ed0:	bne	12ee0 <__printf_chk@plt+0x1c00>
   12ed4:	mov	r0, r4
   12ed8:	bl	12d90 <__printf_chk@plt+0x1ab0>
   12edc:	ldr	r3, [r4, #16]
   12ee0:	add	r2, sp, #56	; 0x38
   12ee4:	add	r2, r2, r5, lsl #2
   12ee8:	mov	r5, r6
   12eec:	str	r3, [r2, #-56]	; 0xffffffc8
   12ef0:	add	r4, r4, #20
   12ef4:	cmp	r4, r9
   12ef8:	bne	12eb8 <__printf_chk@plt+0x1bd8>
   12efc:	mov	r2, r8
   12f00:	mov	r0, r5
   12f04:	mov	r1, sp
   12f08:	bl	139c8 <__printf_chk@plt+0x26e8>
   12f0c:	ldr	r2, [sp, #52]	; 0x34
   12f10:	ldr	r3, [r7]
   12f14:	cmp	r2, r3
   12f18:	bne	12f24 <__printf_chk@plt+0x1c44>
   12f1c:	add	sp, sp, #60	; 0x3c
   12f20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12f24:	bl	110e8 <__stack_chk_fail@plt>
   12f28:	andeq	r0, r3, r0, lsr #27
   12f2c:	ldrdeq	r1, [r3], -r0
   12f30:	push	{r4, r5, r6, lr}
   12f34:	mov	r4, r0
   12f38:	mov	r5, #0
   12f3c:	str	r5, [r0], #4
   12f40:	bl	1a81c <_ZdlPv@@Base+0xf90>
   12f44:	str	r5, [r4, #16]
   12f48:	mov	r0, r4
   12f4c:	pop	{r4, r5, r6, pc}
   12f50:	push	{r4, lr}
   12f54:	mov	r4, r0
   12f58:	ldr	r0, [r0]
   12f5c:	bl	11004 <free@plt>
   12f60:	ldr	r0, [r4, #16]
   12f64:	cmp	r0, #0
   12f68:	beq	12f70 <__printf_chk@plt+0x1c90>
   12f6c:	bl	1113c <_ZdaPv@plt>
   12f70:	add	r0, r4, #4
   12f74:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   12f78:	mov	r0, r4
   12f7c:	pop	{r4, pc}
   12f80:	push	{r4, r5, r6, lr}
   12f84:	ldr	r4, [pc, #24]	; 12fa4 <__printf_chk@plt+0x1cc4>
   12f88:	sub	r5, r4, #240	; 0xf0
   12f8c:	mov	r0, r4
   12f90:	bl	12f50 <__printf_chk@plt+0x1c70>
   12f94:	cmp	r4, r5
   12f98:	sub	r4, r4, #20
   12f9c:	bne	12f8c <__printf_chk@plt+0x1cac>
   12fa0:	pop	{r4, r5, r6, pc}
   12fa4:	andeq	r1, r3, r0, asr #31
   12fa8:	push	{r4, r5, r6, lr}
   12fac:	mov	r5, r1
   12fb0:	mov	r4, r0
   12fb4:	ldr	r0, [r0]
   12fb8:	bl	11004 <free@plt>
   12fbc:	mov	r0, r5
   12fc0:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   12fc4:	str	r0, [r4]
   12fc8:	pop	{r4, r5, r6, pc}
   12fcc:	push	{r4, lr}
   12fd0:	mov	r4, r0
   12fd4:	ldr	r0, [r0]
   12fd8:	cmp	r0, #0
   12fdc:	beq	12fe4 <__printf_chk@plt+0x1d04>
   12fe0:	bl	1113c <_ZdaPv@plt>
   12fe4:	ldr	r0, [r4, #16]
   12fe8:	cmp	r0, #0
   12fec:	beq	12ff4 <__printf_chk@plt+0x1d14>
   12ff0:	bl	1113c <_ZdaPv@plt>
   12ff4:	mov	r3, #0
   12ff8:	str	r3, [r4]
   12ffc:	str	r3, [r4, #16]
   13000:	pop	{r4, pc}
   13004:	push	{r4, r5, r6, r7, r8, lr}
   13008:	mov	r7, r1
   1300c:	mov	r6, r0
   13010:	ldr	r0, [r0]
   13014:	mov	r5, r2
   13018:	bl	11004 <free@plt>
   1301c:	mov	r0, r7
   13020:	bl	111c0 <strlen@plt>
   13024:	mov	r4, r0
   13028:	mov	r0, r5
   1302c:	bl	111c0 <strlen@plt>
   13030:	add	r0, r4, r0
   13034:	add	r0, r0, #1
   13038:	bl	111b4 <malloc@plt>
   1303c:	mov	r1, r7
   13040:	str	r0, [r6]
   13044:	bl	1104c <stpcpy@plt>
   13048:	mov	r1, r5
   1304c:	pop	{r4, r5, r6, r7, r8, lr}
   13050:	b	110d0 <strcpy@plt>
   13054:	ldr	r0, [r0]
   13058:	bx	lr
   1305c:	add	r0, r0, #4
   13060:	b	1af44 <_ZdlPv@@Base+0x16b8>
   13064:	push	{r4, r5, r6, lr}
   13068:	add	r5, r0, #4
   1306c:	mov	r6, r2
   13070:	mov	r4, r0
   13074:	mov	r0, r5
   13078:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   1307c:	cmp	r6, #0
   13080:	beq	13090 <__printf_chk@plt+0x1db0>
   13084:	mov	r1, r6
   13088:	mov	r0, r5
   1308c:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   13090:	ldr	r3, [r4, #8]
   13094:	ldr	r2, [r4, #12]
   13098:	cmp	r3, r2
   1309c:	bge	130b8 <__printf_chk@plt+0x1dd8>
   130a0:	ldr	r2, [r4, #4]
   130a4:	add	r0, r3, #1
   130a8:	mov	r1, #0
   130ac:	str	r0, [r4, #8]
   130b0:	strb	r1, [r2, r3]
   130b4:	pop	{r4, r5, r6, pc}
   130b8:	mov	r0, r5
   130bc:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   130c0:	ldr	r3, [r4, #8]
   130c4:	b	130a0 <__printf_chk@plt+0x1dc0>
   130c8:	push	{r4, r5, lr}
   130cc:	sub	sp, sp, #20
   130d0:	ldr	r5, [pc, #144]	; 13168 <__printf_chk@plt+0x1e88>
   130d4:	mov	r4, r0
   130d8:	mov	r0, sp
   130dc:	ldr	r3, [r5]
   130e0:	str	r3, [sp, #12]
   130e4:	bl	1a88c <_ZdlPv@@Base+0x1000>
   130e8:	ldr	r3, [sp, #4]
   130ec:	ldr	r2, [sp, #8]
   130f0:	cmp	r3, r2
   130f4:	bge	13148 <__printf_chk@plt+0x1e68>
   130f8:	ldr	r2, [sp]
   130fc:	add	r1, r3, #1
   13100:	mov	r0, #0
   13104:	add	r4, r4, #4
   13108:	str	r1, [sp, #4]
   1310c:	strb	r0, [r2, r3]
   13110:	mov	r1, r4
   13114:	mov	r0, sp
   13118:	bl	1ab8c <_ZdlPv@@Base+0x1300>
   1311c:	mov	r1, sp
   13120:	mov	r0, r4
   13124:	bl	1a998 <_ZdlPv@@Base+0x110c>
   13128:	mov	r0, sp
   1312c:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   13130:	ldr	r2, [sp, #12]
   13134:	ldr	r3, [r5]
   13138:	cmp	r2, r3
   1313c:	bne	13158 <__printf_chk@plt+0x1e78>
   13140:	add	sp, sp, #20
   13144:	pop	{r4, r5, pc}
   13148:	mov	r0, sp
   1314c:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   13150:	ldr	r3, [sp, #4]
   13154:	b	130f8 <__printf_chk@plt+0x1e18>
   13158:	bl	110e8 <__stack_chk_fail@plt>
   1315c:	mov	r0, sp
   13160:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   13164:	bl	110f4 <__cxa_end_cleanup@plt>
   13168:	andeq	r0, r3, r0, lsr #27
   1316c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13170:	ldm	r1, {r4, r9}
   13174:	add	r9, r4, r9
   13178:	cmp	r9, r4
   1317c:	popls	{r4, r5, r6, r7, r8, r9, sl, pc}
   13180:	mov	r8, r0
   13184:	mov	r7, r1
   13188:	mov	r5, r4
   1318c:	mov	r6, #0
   13190:	b	13198 <__printf_chk@plt+0x1eb8>
   13194:	mov	r6, r3
   13198:	mov	r0, r5
   1319c:	bl	111c0 <strlen@plt>
   131a0:	add	r3, r6, #1
   131a4:	add	r0, r0, #1
   131a8:	add	r5, r5, r0
   131ac:	cmp	r9, r5
   131b0:	bhi	13194 <__printf_chk@plt+0x1eb4>
   131b4:	cmp	r6, #0
   131b8:	ble	131f8 <__printf_chk@plt+0x1f18>
   131bc:	mov	r5, #0
   131c0:	mov	r0, r4
   131c4:	bl	111c0 <strlen@plt>
   131c8:	add	r5, r5, #1
   131cc:	cmp	r5, r6
   131d0:	add	r0, r0, #1
   131d4:	add	r4, r4, r0
   131d8:	bne	131c0 <__printf_chk@plt+0x1ee0>
   131dc:	mov	r1, r4
   131e0:	mov	r0, r8
   131e4:	bl	130c8 <__printf_chk@plt+0x1de8>
   131e8:	sub	r6, r6, #1
   131ec:	cmp	r6, #0
   131f0:	ldr	r4, [r7]
   131f4:	bgt	131bc <__printf_chk@plt+0x1edc>
   131f8:	mov	r1, r4
   131fc:	mov	r0, r8
   13200:	bl	130c8 <__printf_chk@plt+0x1de8>
   13204:	cmp	r6, #0
   13208:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1320c:	b	131e8 <__printf_chk@plt+0x1f08>
   13210:	ldr	r3, [r0, #16]
   13214:	cmp	r3, #0
   13218:	bxne	lr
   1321c:	b	12d90 <__printf_chk@plt+0x1ab0>
   13220:	ldr	r3, [r1, #4]
   13224:	ldr	r2, [r1, #8]
   13228:	push	{r4, r5, r6, r7, r8, lr}
   1322c:	cmp	r3, r2
   13230:	mov	r4, r1
   13234:	mov	r5, r0
   13238:	bge	13554 <__printf_chk@plt+0x2274>
   1323c:	ldr	r2, [r4]
   13240:	add	r0, r3, #1
   13244:	mov	r1, #32
   13248:	str	r0, [r4, #4]
   1324c:	strb	r1, [r2, r3]
   13250:	ldrb	r3, [r5]
   13254:	cmp	r3, #0
   13258:	beq	13460 <__printf_chk@plt+0x2180>
   1325c:	mov	r1, #0
   13260:	mov	r0, r1
   13264:	mov	r2, r5
   13268:	sub	r3, r3, #9
   1326c:	cmp	r3, #115	; 0x73
   13270:	ldrls	pc, [pc, r3, lsl #2]
   13274:	b	1344c <__printf_chk@plt+0x216c>
   13278:	andeq	r3, r1, r8, asr #8
   1327c:	andeq	r3, r1, r8, asr #8
   13280:	andeq	r3, r1, ip, asr #8
   13284:	andeq	r3, r1, ip, asr #8
   13288:	andeq	r3, r1, ip, asr #8
   1328c:	andeq	r3, r1, ip, asr #8
   13290:	andeq	r3, r1, ip, asr #8
   13294:	andeq	r3, r1, ip, asr #8
   13298:	andeq	r3, r1, ip, asr #8
   1329c:	andeq	r3, r1, ip, asr #8
   132a0:	andeq	r3, r1, ip, asr #8
   132a4:	andeq	r3, r1, ip, asr #8
   132a8:	andeq	r3, r1, ip, asr #8
   132ac:	andeq	r3, r1, ip, asr #8
   132b0:	andeq	r3, r1, ip, asr #8
   132b4:	andeq	r3, r1, ip, asr #8
   132b8:	andeq	r3, r1, ip, asr #8
   132bc:	andeq	r3, r1, ip, asr #8
   132c0:	andeq	r3, r1, ip, asr #8
   132c4:	andeq	r3, r1, ip, asr #8
   132c8:	andeq	r3, r1, ip, asr #8
   132cc:	andeq	r3, r1, ip, asr #8
   132d0:	andeq	r3, r1, ip, asr #8
   132d4:	andeq	r3, r1, r8, asr #8
   132d8:	andeq	r3, r1, ip, asr #8
   132dc:	andeq	r3, r1, r8, asr #8
   132e0:	andeq	r3, r1, ip, asr #8
   132e4:	andeq	r3, r1, r8, asr #8
   132e8:	andeq	r3, r1, ip, asr #8
   132ec:	andeq	r3, r1, r8, asr #8
   132f0:	strdeq	r3, [r1], -r0
   132f4:	andeq	r3, r1, r8, asr #8
   132f8:	andeq	r3, r1, r8, asr #8
   132fc:	andeq	r3, r1, r8, asr #8
   13300:	andeq	r3, r1, ip, asr #8
   13304:	andeq	r3, r1, ip, asr #8
   13308:	andeq	r3, r1, ip, asr #8
   1330c:	andeq	r3, r1, ip, asr #8
   13310:	andeq	r3, r1, ip, asr #8
   13314:	andeq	r3, r1, ip, asr #8
   13318:	andeq	r3, r1, ip, asr #8
   1331c:	andeq	r3, r1, ip, asr #8
   13320:	andeq	r3, r1, ip, asr #8
   13324:	andeq	r3, r1, ip, asr #8
   13328:	andeq	r3, r1, ip, asr #8
   1332c:	andeq	r3, r1, ip, asr #8
   13330:	andeq	r3, r1, ip, asr #8
   13334:	andeq	r3, r1, ip, asr #8
   13338:	andeq	r3, r1, ip, asr #8
   1333c:	andeq	r3, r1, ip, asr #8
   13340:	andeq	r3, r1, r8, asr #8
   13344:	andeq	r3, r1, r8, asr #8
   13348:	andeq	r3, r1, ip, asr #8
   1334c:	andeq	r3, r1, r8, asr #8
   13350:	andeq	r3, r1, r8, asr #8
   13354:	andeq	r3, r1, ip, asr #8
   13358:	andeq	r3, r1, ip, asr #8
   1335c:	andeq	r3, r1, ip, asr #8
   13360:	andeq	r3, r1, ip, asr #8
   13364:	andeq	r3, r1, ip, asr #8
   13368:	andeq	r3, r1, ip, asr #8
   1336c:	andeq	r3, r1, ip, asr #8
   13370:	andeq	r3, r1, ip, asr #8
   13374:	andeq	r3, r1, ip, asr #8
   13378:	andeq	r3, r1, ip, asr #8
   1337c:	andeq	r3, r1, ip, asr #8
   13380:	andeq	r3, r1, ip, asr #8
   13384:	andeq	r3, r1, ip, asr #8
   13388:	andeq	r3, r1, ip, asr #8
   1338c:	andeq	r3, r1, ip, asr #8
   13390:	andeq	r3, r1, ip, asr #8
   13394:	andeq	r3, r1, ip, asr #8
   13398:	andeq	r3, r1, ip, asr #8
   1339c:	andeq	r3, r1, ip, asr #8
   133a0:	andeq	r3, r1, ip, asr #8
   133a4:	andeq	r3, r1, ip, asr #8
   133a8:	andeq	r3, r1, ip, asr #8
   133ac:	andeq	r3, r1, ip, asr #8
   133b0:	andeq	r3, r1, ip, asr #8
   133b4:	andeq	r3, r1, ip, asr #8
   133b8:	andeq	r3, r1, ip, asr #8
   133bc:	andeq	r3, r1, ip, asr #8
   133c0:	andeq	r3, r1, ip, asr #8
   133c4:	andeq	r3, r1, r8, asr #8
   133c8:	andeq	r3, r1, ip, asr #8
   133cc:	andeq	r3, r1, r8, asr #8
   133d0:	andeq	r3, r1, ip, asr #8
   133d4:	andeq	r3, r1, ip, asr #8
   133d8:	andeq	r3, r1, ip, asr #8
   133dc:	andeq	r3, r1, ip, asr #8
   133e0:	andeq	r3, r1, ip, asr #8
   133e4:	andeq	r3, r1, ip, asr #8
   133e8:	andeq	r3, r1, ip, asr #8
   133ec:	andeq	r3, r1, ip, asr #8
   133f0:	andeq	r3, r1, ip, asr #8
   133f4:	andeq	r3, r1, ip, asr #8
   133f8:	andeq	r3, r1, ip, asr #8
   133fc:	andeq	r3, r1, ip, asr #8
   13400:	andeq	r3, r1, ip, asr #8
   13404:	andeq	r3, r1, ip, asr #8
   13408:	andeq	r3, r1, ip, asr #8
   1340c:	andeq	r3, r1, ip, asr #8
   13410:	andeq	r3, r1, ip, asr #8
   13414:	andeq	r3, r1, ip, asr #8
   13418:	andeq	r3, r1, ip, asr #8
   1341c:	andeq	r3, r1, ip, asr #8
   13420:	andeq	r3, r1, ip, asr #8
   13424:	andeq	r3, r1, ip, asr #8
   13428:	andeq	r3, r1, ip, asr #8
   1342c:	andeq	r3, r1, ip, asr #8
   13430:	andeq	r3, r1, ip, asr #8
   13434:	andeq	r3, r1, ip, asr #8
   13438:	andeq	r3, r1, ip, asr #8
   1343c:	andeq	r3, r1, ip, asr #8
   13440:	andeq	r3, r1, ip, asr #8
   13444:	andeq	r3, r1, r8, asr #8
   13448:	mov	r0, #1
   1344c:	ldrb	r3, [r2, #1]!
   13450:	cmp	r3, #0
   13454:	bne	13268 <__printf_chk@plt+0x1f88>
   13458:	cmp	r1, #0
   1345c:	beq	13564 <__printf_chk@plt+0x2284>
   13460:	ldr	r3, [r4, #4]
   13464:	ldr	r2, [r4, #8]
   13468:	cmp	r3, r2
   1346c:	bge	135d4 <__printf_chk@plt+0x22f4>
   13470:	ldr	r2, [r4]
   13474:	add	r0, r3, #1
   13478:	mov	r1, #34	; 0x22
   1347c:	str	r0, [r4, #4]
   13480:	strb	r1, [r2, r3]
   13484:	ldrb	r2, [r5]
   13488:	cmp	r2, #0
   1348c:	beq	1352c <__printf_chk@plt+0x224c>
   13490:	mov	r7, #92	; 0x5c
   13494:	b	134b4 <__printf_chk@plt+0x21d4>
   13498:	ldr	r2, [r4]
   1349c:	add	r1, r3, #1
   134a0:	str	r1, [r4, #4]
   134a4:	strb	r6, [r2, r3]
   134a8:	ldrb	r2, [r5, #1]!
   134ac:	cmp	r2, #0
   134b0:	beq	1352c <__printf_chk@plt+0x224c>
   134b4:	cmp	r2, #36	; 0x24
   134b8:	ldr	r3, [r4, #4]
   134bc:	ldr	r1, [r4, #8]
   134c0:	beq	134f8 <__printf_chk@plt+0x2218>
   134c4:	cmp	r2, #92	; 0x5c
   134c8:	beq	134f8 <__printf_chk@plt+0x2218>
   134cc:	cmp	r2, #34	; 0x22
   134d0:	beq	134f8 <__printf_chk@plt+0x2218>
   134d4:	cmp	r3, r1
   134d8:	ldrb	r6, [r5]
   134dc:	blt	13498 <__printf_chk@plt+0x21b8>
   134e0:	mov	r0, r4
   134e4:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   134e8:	ldr	r3, [r4, #4]
   134ec:	b	13498 <__printf_chk@plt+0x21b8>
   134f0:	mov	r1, #1
   134f4:	b	1344c <__printf_chk@plt+0x216c>
   134f8:	cmp	r3, r1
   134fc:	bge	1351c <__printf_chk@plt+0x223c>
   13500:	ldr	r2, [r4]
   13504:	add	r1, r3, #1
   13508:	str	r1, [r4, #4]
   1350c:	strb	r7, [r2, r3]
   13510:	ldr	r3, [r4, #4]
   13514:	ldr	r1, [r4, #8]
   13518:	b	134d4 <__printf_chk@plt+0x21f4>
   1351c:	mov	r0, r4
   13520:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   13524:	ldr	r3, [r4, #4]
   13528:	b	13500 <__printf_chk@plt+0x2220>
   1352c:	ldr	r3, [r4, #4]
   13530:	ldr	r2, [r4, #8]
   13534:	cmp	r3, r2
   13538:	bge	135c4 <__printf_chk@plt+0x22e4>
   1353c:	ldr	r2, [r4]
   13540:	add	r0, r3, #1
   13544:	mov	r1, #34	; 0x22
   13548:	str	r0, [r4, #4]
   1354c:	strb	r1, [r2, r3]
   13550:	pop	{r4, r5, r6, r7, r8, pc}
   13554:	mov	r0, r1
   13558:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   1355c:	ldr	r3, [r4, #4]
   13560:	b	1323c <__printf_chk@plt+0x1f5c>
   13564:	cmp	r0, #0
   13568:	beq	135e4 <__printf_chk@plt+0x2304>
   1356c:	ldr	r3, [r4, #4]
   13570:	ldr	r2, [r4, #8]
   13574:	cmp	r3, r2
   13578:	bge	13604 <__printf_chk@plt+0x2324>
   1357c:	ldr	r2, [r4]
   13580:	add	ip, r3, #1
   13584:	mov	r0, #39	; 0x27
   13588:	str	ip, [r4, #4]
   1358c:	mov	r1, r5
   13590:	strb	r0, [r2, r3]
   13594:	mov	r0, r4
   13598:	bl	1ab14 <_ZdlPv@@Base+0x1288>
   1359c:	ldr	r3, [r4, #4]
   135a0:	ldr	r2, [r4, #8]
   135a4:	cmp	r3, r2
   135a8:	bge	135f4 <__printf_chk@plt+0x2314>
   135ac:	ldr	r2, [r4]
   135b0:	add	r0, r3, #1
   135b4:	mov	r1, #39	; 0x27
   135b8:	str	r0, [r4, #4]
   135bc:	strb	r1, [r2, r3]
   135c0:	pop	{r4, r5, r6, r7, r8, pc}
   135c4:	mov	r0, r4
   135c8:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   135cc:	ldr	r3, [r4, #4]
   135d0:	b	1353c <__printf_chk@plt+0x225c>
   135d4:	mov	r0, r4
   135d8:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   135dc:	ldr	r3, [r4, #4]
   135e0:	b	13470 <__printf_chk@plt+0x2190>
   135e4:	mov	r1, r5
   135e8:	mov	r0, r4
   135ec:	pop	{r4, r5, r6, r7, r8, lr}
   135f0:	b	1ab14 <_ZdlPv@@Base+0x1288>
   135f4:	mov	r0, r4
   135f8:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   135fc:	ldr	r3, [r4, #4]
   13600:	b	135ac <__printf_chk@plt+0x22cc>
   13604:	mov	r0, r4
   13608:	bl	1aae0 <_ZdlPv@@Base+0x1254>
   1360c:	ldr	r3, [r4, #4]
   13610:	b	1357c <__printf_chk@plt+0x229c>
   13614:	push	{r4, r5, r6, r7, r8, r9, lr}
   13618:	sub	sp, sp, #20
   1361c:	ldr	r7, [pc, #320]	; 13764 <__printf_chk@plt+0x2484>
   13620:	ldr	r4, [r0, #16]
   13624:	mov	r5, r0
   13628:	ldr	r3, [r7]
   1362c:	cmp	r4, #0
   13630:	mov	r8, r1
   13634:	mov	r6, r2
   13638:	str	r3, [sp, #12]
   1363c:	bne	13648 <__printf_chk@plt+0x2368>
   13640:	bl	12d90 <__printf_chk@plt+0x1ab0>
   13644:	ldr	r4, [r5, #16]
   13648:	ldr	r9, [r4]
   1364c:	cmp	r9, #0
   13650:	beq	13668 <__printf_chk@plt+0x2388>
   13654:	ldr	r1, [pc, #268]	; 13768 <__printf_chk@plt+0x2488>
   13658:	mov	r0, r9
   1365c:	bl	11208 <strcmp@plt>
   13660:	cmp	r0, #0
   13664:	beq	13714 <__printf_chk@plt+0x2434>
   13668:	mov	r1, r6
   1366c:	mov	r0, r9
   13670:	bl	11280 <fputs@plt>
   13674:	mov	r0, sp
   13678:	bl	1a81c <_ZdlPv@@Base+0xf90>
   1367c:	ldr	r3, [r5, #16]
   13680:	ldr	r3, [r3, #4]
   13684:	cmp	r3, #0
   13688:	movne	r4, #4
   1368c:	beq	136c8 <__printf_chk@plt+0x23e8>
   13690:	mov	r0, sp
   13694:	bl	1af44 <_ZdlPv@@Base+0x16b8>
   13698:	ldr	r3, [r5, #16]
   1369c:	mov	r1, sp
   136a0:	ldr	r0, [r3, r4]
   136a4:	bl	13220 <__printf_chk@plt+0x1f40>
   136a8:	mov	r1, r6
   136ac:	mov	r0, sp
   136b0:	bl	1b120 <_ZdlPv@@Base+0x1894>
   136b4:	ldr	r3, [r5, #16]
   136b8:	add	r4, r4, #4
   136bc:	ldr	r3, [r3, r4]
   136c0:	cmp	r3, #0
   136c4:	bne	13690 <__printf_chk@plt+0x23b0>
   136c8:	mov	r0, sp
   136cc:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   136d0:	cmp	r8, #0
   136d4:	beq	136fc <__printf_chk@plt+0x241c>
   136d8:	mov	r1, r6
   136dc:	mov	r0, #10
   136e0:	bl	11118 <putc@plt>
   136e4:	ldr	r2, [sp, #12]
   136e8:	ldr	r3, [r7]
   136ec:	cmp	r2, r3
   136f0:	bne	13754 <__printf_chk@plt+0x2474>
   136f4:	add	sp, sp, #20
   136f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   136fc:	mov	r3, r6
   13700:	mov	r2, #3
   13704:	mov	r1, #1
   13708:	ldr	r0, [pc, #92]	; 1376c <__printf_chk@plt+0x248c>
   1370c:	bl	11184 <fwrite@plt>
   13710:	b	136e4 <__printf_chk@plt+0x2404>
   13714:	ldr	r0, [r4, #4]
   13718:	cmp	r0, #0
   1371c:	beq	13668 <__printf_chk@plt+0x2388>
   13720:	ldr	r1, [pc, #72]	; 13770 <__printf_chk@plt+0x2490>
   13724:	bl	11208 <strcmp@plt>
   13728:	cmp	r0, #0
   1372c:	bne	13668 <__printf_chk@plt+0x2388>
   13730:	ldr	r0, [r4, #8]
   13734:	cmp	r0, #0
   13738:	beq	13668 <__printf_chk@plt+0x2388>
   1373c:	ldr	r3, [r4, #12]
   13740:	cmp	r3, #0
   13744:	bne	13668 <__printf_chk@plt+0x2388>
   13748:	mov	r1, r6
   1374c:	bl	11280 <fputs@plt>
   13750:	b	136d0 <__printf_chk@plt+0x23f0>
   13754:	bl	110e8 <__stack_chk_fail@plt>
   13758:	mov	r0, sp
   1375c:	bl	1a978 <_ZdlPv@@Base+0x10ec>
   13760:	bl	110f4 <__cxa_end_cleanup@plt>
   13764:	andeq	r0, r3, r0, lsr #27
   13768:	andeq	sp, r1, r4, asr #3
   1376c:	ldrdeq	sp, [r1], -r0
   13770:	andeq	sp, r1, ip, asr #3
   13774:	push	{r4, r5, r6, r7, r8, lr}
   13778:	mov	r6, #12
   1377c:	ldr	r4, [pc, #96]	; 137e4 <__printf_chk@plt+0x2504>
   13780:	mov	r3, r4
   13784:	b	13790 <__printf_chk@plt+0x24b0>
   13788:	subs	r6, r6, #1
   1378c:	popcc	{r4, r5, r6, r7, r8, pc}
   13790:	ldr	r1, [r3, #240]	; 0xf0
   13794:	sub	r3, r3, #20
   13798:	cmp	r1, #0
   1379c:	beq	13788 <__printf_chk@plt+0x24a8>
   137a0:	mov	r7, r0
   137a4:	add	r8, r6, #1
   137a8:	mov	r5, #0
   137ac:	ldr	r3, [r4]
   137b0:	mov	r0, r4
   137b4:	cmp	r3, #0
   137b8:	mov	r2, r7
   137bc:	add	r4, r4, #20
   137c0:	beq	137d4 <__printf_chk@plt+0x24f4>
   137c4:	sub	r1, r5, r6
   137c8:	clz	r1, r1
   137cc:	lsr	r1, r1, #5
   137d0:	bl	13614 <__printf_chk@plt+0x2334>
   137d4:	add	r5, r5, #1
   137d8:	cmp	r5, r8
   137dc:	bne	137ac <__printf_chk@plt+0x24cc>
   137e0:	pop	{r4, r5, r6, r7, r8, pc}
   137e4:	ldrdeq	r1, [r3], -r0
   137e8:	ldr	r3, [r0, #16]
   137ec:	cmp	r3, #0
   137f0:	beq	137fc <__printf_chk@plt+0x251c>
   137f4:	mov	r0, r3
   137f8:	bx	lr
   137fc:	push	{r4, lr}
   13800:	mov	r4, r0
   13804:	bl	12d90 <__printf_chk@plt+0x1ab0>
   13808:	ldr	r3, [r4, #16]
   1380c:	mov	r0, r3
   13810:	pop	{r4, pc}
   13814:	ldr	r3, [pc, #8]	; 13824 <__printf_chk@plt+0x2544>
   13818:	ldr	r1, [pc, #8]	; 13828 <__printf_chk@plt+0x2548>
   1381c:	ldr	r2, [r3]
   13820:	b	1b314 <_ZdlPv@@Base+0x1a88>
   13824:	ldrdeq	r5, [r3], -r4
   13828:	ldrdeq	sp, [r1], -r4
   1382c:	push	{r4, lr}
   13830:	ldr	r3, [pc, #44]	; 13864 <__printf_chk@plt+0x2584>
   13834:	ldr	r4, [pc, #44]	; 13868 <__printf_chk@plt+0x2588>
   13838:	ldr	r1, [pc, #44]	; 1386c <__printf_chk@plt+0x258c>
   1383c:	ldr	r2, [r3]
   13840:	ldr	r0, [r4]
   13844:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   13848:	ldr	r3, [r4]
   1384c:	ldr	r2, [pc, #28]	; 13870 <__printf_chk@plt+0x2590>
   13850:	mov	r1, #1
   13854:	ldr	r0, [pc, #24]	; 13874 <__printf_chk@plt+0x2594>
   13858:	bl	11184 <fwrite@plt>
   1385c:	mov	r0, #0
   13860:	bl	11034 <exit@plt>
   13864:	ldrdeq	r5, [r3], -r4
   13868:			; <UNDEFINED> instruction: 0x00031ebc
   1386c:	ldrdeq	sp, [r1], -r4
   13870:	andeq	r0, r0, sp, lsr r5
   13874:	muleq	r1, r8, r2
   13878:	push	{r4, r5, r6, lr}
   1387c:	mov	r5, r0
   13880:	ldr	r4, [pc, #28]	; 138a4 <__printf_chk@plt+0x25c4>
   13884:	ldr	r1, [pc, #28]	; 138a8 <__printf_chk@plt+0x25c8>
   13888:	ldr	r2, [r4]
   1388c:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   13890:	ldr	r2, [r4]
   13894:	mov	r0, r5
   13898:	ldr	r1, [pc, #12]	; 138ac <__printf_chk@plt+0x25cc>
   1389c:	pop	{r4, r5, r6, lr}
   138a0:	b	1b314 <_ZdlPv@@Base+0x1a88>
   138a4:	ldrdeq	r5, [r3], -r4
   138a8:	ldrdeq	sp, [r1], -r4
   138ac:	ldrdeq	sp, [r1], -r8
   138b0:	push	{r4, r5, r6, r7, lr}
   138b4:	sub	sp, sp, #60	; 0x3c
   138b8:	ldr	r4, [pc, #96]	; 13920 <__printf_chk@plt+0x2640>
   138bc:	mov	r7, r2
   138c0:	mov	r5, r0
   138c4:	ldr	ip, [r4]
   138c8:	mov	r0, sp
   138cc:	mov	r6, r3
   138d0:	str	ip, [sp, #52]	; 0x34
   138d4:	bl	141ac <__printf_chk@plt+0x2ecc>
   138d8:	mov	r1, r7
   138dc:	add	r0, sp, #16
   138e0:	bl	141ac <__printf_chk@plt+0x2ecc>
   138e4:	mov	r1, r6
   138e8:	add	r0, sp, #32
   138ec:	bl	141ac <__printf_chk@plt+0x2ecc>
   138f0:	add	r3, sp, #32
   138f4:	add	r2, sp, #16
   138f8:	mov	r1, sp
   138fc:	mov	r0, r5
   13900:	bl	14598 <__printf_chk@plt+0x32b8>
   13904:	ldr	r2, [sp, #52]	; 0x34
   13908:	ldr	r3, [r4]
   1390c:	cmp	r2, r3
   13910:	bne	1391c <__printf_chk@plt+0x263c>
   13914:	add	sp, sp, #60	; 0x3c
   13918:	pop	{r4, r5, r6, r7, pc}
   1391c:	bl	110e8 <__stack_chk_fail@plt>
   13920:	andeq	r0, r3, r0, lsr #27
   13924:	push	{r4, r5, r6, r7, lr}
   13928:	sub	sp, sp, #60	; 0x3c
   1392c:	ldr	r4, [pc, #96]	; 13994 <__printf_chk@plt+0x26b4>
   13930:	mov	r7, r2
   13934:	mov	r5, r0
   13938:	ldr	ip, [r4]
   1393c:	mov	r0, sp
   13940:	mov	r6, r3
   13944:	str	ip, [sp, #52]	; 0x34
   13948:	bl	141ac <__printf_chk@plt+0x2ecc>
   1394c:	mov	r1, r7
   13950:	add	r0, sp, #16
   13954:	bl	141ac <__printf_chk@plt+0x2ecc>
   13958:	mov	r1, r6
   1395c:	add	r0, sp, #32
   13960:	bl	141ac <__printf_chk@plt+0x2ecc>
   13964:	add	r3, sp, #32
   13968:	add	r2, sp, #16
   1396c:	mov	r1, sp
   13970:	mov	r0, r5
   13974:	bl	14620 <__printf_chk@plt+0x3340>
   13978:	ldr	r2, [sp, #52]	; 0x34
   1397c:	ldr	r3, [r4]
   13980:	cmp	r2, r3
   13984:	bne	13990 <__printf_chk@plt+0x26b0>
   13988:	add	sp, sp, #60	; 0x3c
   1398c:	pop	{r4, r5, r6, r7, pc}
   13990:	bl	110e8 <__stack_chk_fail@plt>
   13994:	andeq	r0, r3, r0, lsr #27
   13998:	push	{r4, lr}
   1399c:	mov	r4, r0
   139a0:	bl	11214 <__errno_location@plt>
   139a4:	ldr	r0, [r0]
   139a8:	bl	11040 <strerror@plt>
   139ac:	mov	r1, r4
   139b0:	mov	r3, #0
   139b4:	pop	{r4, lr}
   139b8:	mov	r2, r0
   139bc:	ldr	r0, [pc]	; 139c4 <__printf_chk@plt+0x26e4>
   139c0:	b	13924 <__printf_chk@plt+0x2644>
   139c4:	andeq	sp, r1, r4, asr #24
   139c8:	ldr	r3, [pc, #936]	; 13d78 <__printf_chk@plt+0x2a98>
   139cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139d0:	sub	sp, sp, #100	; 0x64
   139d4:	ldr	r3, [r3]
   139d8:	subs	r9, r0, #0
   139dc:	str	r1, [sp, #12]
   139e0:	str	r3, [sp, #92]	; 0x5c
   139e4:	ble	13c50 <__printf_chk@plt+0x2970>
   139e8:	mov	r7, #0
   139ec:	clz	r8, r2
   139f0:	mov	r4, r7
   139f4:	lsr	r8, r8, #5
   139f8:	sub	fp, r9, #1
   139fc:	add	r6, sp, #28
   13a00:	b	13a20 <__printf_chk@plt+0x2740>
   13a04:	cmp	r5, #0
   13a08:	bne	13a6c <__printf_chk@plt+0x278c>
   13a0c:	add	r5, r4, #1
   13a10:	cmp	r9, r5
   13a14:	str	sl, [r6, #4]!
   13a18:	beq	13a90 <__printf_chk@plt+0x27b0>
   13a1c:	mov	r4, r5
   13a20:	cmp	fp, r4
   13a24:	moveq	r5, #0
   13a28:	andne	r5, r8, #1
   13a2c:	cmp	r5, #0
   13a30:	bne	13b48 <__printf_chk@plt+0x2868>
   13a34:	bl	11100 <fork@plt>
   13a38:	subs	sl, r0, #0
   13a3c:	blt	13b6c <__printf_chk@plt+0x288c>
   13a40:	beq	13c58 <__printf_chk@plt+0x2978>
   13a44:	cmp	r7, #0
   13a48:	beq	13a04 <__printf_chk@plt+0x2724>
   13a4c:	mov	r0, r7
   13a50:	bl	1107c <close@plt>
   13a54:	cmp	r0, #0
   13a58:	bge	13a04 <__printf_chk@plt+0x2724>
   13a5c:	ldr	r0, [pc, #792]	; 13d7c <__printf_chk@plt+0x2a9c>
   13a60:	bl	13998 <__printf_chk@plt+0x26b8>
   13a64:	cmp	r5, #0
   13a68:	beq	13a0c <__printf_chk@plt+0x272c>
   13a6c:	ldr	r0, [sp, #28]
   13a70:	bl	1107c <close@plt>
   13a74:	cmp	r0, #0
   13a78:	blt	13b78 <__printf_chk@plt+0x2898>
   13a7c:	add	r5, r4, #1
   13a80:	cmp	r9, r5
   13a84:	ldr	r7, [sp, #24]
   13a88:	str	sl, [r6, #4]!
   13a8c:	bne	13a1c <__printf_chk@plt+0x273c>
   13a90:	add	r3, sp, #32
   13a94:	ldr	r8, [pc, #740]	; 13d80 <__printf_chk@plt+0x2aa0>
   13a98:	ldr	r7, [pc, #740]	; 13d84 <__printf_chk@plt+0x2aa4>
   13a9c:	add	sl, r3, r5, lsl #2
   13aa0:	mov	r6, #0
   13aa4:	add	r0, sp, #20
   13aa8:	bl	11028 <wait@plt>
   13aac:	subs	r9, r0, #0
   13ab0:	blt	13b84 <__printf_chk@plt+0x28a4>
   13ab4:	ldr	r3, [sp, #32]
   13ab8:	cmp	r9, r3
   13abc:	addne	r1, sp, #36	; 0x24
   13ac0:	movne	r3, #0
   13ac4:	beq	13c24 <__printf_chk@plt+0x2944>
   13ac8:	cmp	r3, r4
   13acc:	add	r2, r3, #1
   13ad0:	beq	13aa4 <__printf_chk@plt+0x27c4>
   13ad4:	ldr	r0, [r1], #4
   13ad8:	mov	r3, r2
   13adc:	cmp	r0, r9
   13ae0:	bne	13ac8 <__printf_chk@plt+0x27e8>
   13ae4:	ldr	r0, [sp, #20]
   13ae8:	mvn	r1, #0
   13aec:	and	ip, r0, #127	; 0x7f
   13af0:	add	r3, ip, #1
   13af4:	sub	r5, r5, #1
   13af8:	sxtb	r3, r3
   13afc:	cmp	r3, #1
   13b00:	add	r3, sp, #96	; 0x60
   13b04:	add	r3, r3, r2, lsl #2
   13b08:	str	r1, [r3, #-64]	; 0xffffffc0
   13b0c:	ble	13b90 <__printf_chk@plt+0x28b0>
   13b10:	cmp	ip, #13
   13b14:	bne	13bb8 <__printf_chk@plt+0x28d8>
   13b18:	cmp	fp, r2
   13b1c:	beq	13c2c <__printf_chk@plt+0x294c>
   13b20:	cmp	r5, #0
   13b24:	bne	13aa4 <__printf_chk@plt+0x27c4>
   13b28:	ldr	r3, [pc, #584]	; 13d78 <__printf_chk@plt+0x2a98>
   13b2c:	ldr	r2, [sp, #92]	; 0x5c
   13b30:	mov	r0, r6
   13b34:	ldr	r3, [r3]
   13b38:	cmp	r2, r3
   13b3c:	bne	13cb4 <__printf_chk@plt+0x29d4>
   13b40:	add	sp, sp, #100	; 0x64
   13b44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b48:	add	r0, sp, #24
   13b4c:	bl	112d4 <pipe@plt>
   13b50:	cmp	r0, #0
   13b54:	bge	13a34 <__printf_chk@plt+0x2754>
   13b58:	ldr	r0, [pc, #552]	; 13d88 <__printf_chk@plt+0x2aa8>
   13b5c:	bl	13998 <__printf_chk@plt+0x26b8>
   13b60:	bl	11100 <fork@plt>
   13b64:	subs	sl, r0, #0
   13b68:	bge	13a40 <__printf_chk@plt+0x2760>
   13b6c:	ldr	r0, [pc, #536]	; 13d8c <__printf_chk@plt+0x2aac>
   13b70:	bl	13998 <__printf_chk@plt+0x26b8>
   13b74:	b	13a44 <__printf_chk@plt+0x2764>
   13b78:	ldr	r0, [pc, #508]	; 13d7c <__printf_chk@plt+0x2a9c>
   13b7c:	bl	13998 <__printf_chk@plt+0x26b8>
   13b80:	b	13a7c <__printf_chk@plt+0x279c>
   13b84:	mov	r0, r8
   13b88:	bl	13998 <__printf_chk@plt+0x26b8>
   13b8c:	b	13ab4 <__printf_chk@plt+0x27d4>
   13b90:	cmp	ip, #0
   13b94:	bne	13c08 <__printf_chk@plt+0x2928>
   13b98:	asr	r3, r0, #8
   13b9c:	uxtb	r3, r3
   13ba0:	cmp	r3, #255	; 0xff
   13ba4:	orreq	r6, r6, #4
   13ba8:	beq	13b20 <__printf_chk@plt+0x2840>
   13bac:	cmp	r3, #0
   13bb0:	orrne	r6, r6, #1
   13bb4:	b	13b20 <__printf_chk@plt+0x2840>
   13bb8:	ldr	r3, [sp, #12]
   13bbc:	mov	r0, r7
   13bc0:	orr	r6, r6, #2
   13bc4:	ldr	r1, [r3, r2, lsl #2]
   13bc8:	ldr	r3, [pc, #448]	; 13d90 <__printf_chk@plt+0x2ab0>
   13bcc:	mov	r2, #21
   13bd0:	ldr	r9, [r1]
   13bd4:	mov	r1, #1
   13bd8:	str	ip, [sp]
   13bdc:	bl	11268 <__sprintf_chk@plt>
   13be0:	ldr	r3, [sp, #20]
   13be4:	ldr	r2, [pc, #424]	; 13d94 <__printf_chk@plt+0x2ab4>
   13be8:	tst	r3, #128	; 0x80
   13bec:	mov	r1, r9
   13bf0:	ldr	r3, [pc, #416]	; 13d98 <__printf_chk@plt+0x2ab8>
   13bf4:	ldr	r0, [pc, #416]	; 13d9c <__printf_chk@plt+0x2abc>
   13bf8:	moveq	r3, r2
   13bfc:	mov	r2, r7
   13c00:	bl	138b0 <__printf_chk@plt+0x25d0>
   13c04:	b	13b20 <__printf_chk@plt+0x2840>
   13c08:	bl	18c04 <__printf_chk@plt+0x7924>
   13c0c:	mov	r3, #0
   13c10:	mov	r2, r3
   13c14:	mov	r1, r0
   13c18:	ldr	r0, [pc, #384]	; 13da0 <__printf_chk@plt+0x2ac0>
   13c1c:	bl	138b0 <__printf_chk@plt+0x25d0>
   13c20:	b	13b20 <__printf_chk@plt+0x2840>
   13c24:	mov	r2, #0
   13c28:	b	13ae4 <__printf_chk@plt+0x2804>
   13c2c:	add	r9, sp, #32
   13c30:	ldr	r0, [r9], #4
   13c34:	cmp	r0, #0
   13c38:	ble	13c44 <__printf_chk@plt+0x2964>
   13c3c:	mov	r1, #13
   13c40:	bl	110b8 <kill@plt>
   13c44:	cmp	sl, r9
   13c48:	bne	13c30 <__printf_chk@plt+0x2950>
   13c4c:	b	13b20 <__printf_chk@plt+0x2840>
   13c50:	mov	r6, #0
   13c54:	b	13b28 <__printf_chk@plt+0x2848>
   13c58:	cmp	r7, #0
   13c5c:	bne	13d04 <__printf_chk@plt+0x2a24>
   13c60:	cmp	r5, #0
   13c64:	bne	13cb8 <__printf_chk@plt+0x29d8>
   13c68:	ldr	r5, [sp, #12]
   13c6c:	ldr	r1, [r5, r4, lsl #2]
   13c70:	ldr	r0, [r1]
   13c74:	bl	112b0 <execvp@plt>
   13c78:	ldr	r3, [r5, r4, lsl #2]
   13c7c:	ldr	r4, [r3]
   13c80:	bl	11214 <__errno_location@plt>
   13c84:	ldr	r0, [r0]
   13c88:	bl	11040 <strerror@plt>
   13c8c:	mov	r1, r4
   13c90:	mov	r3, #0
   13c94:	mov	r2, r0
   13c98:	ldr	r0, [pc, #260]	; 13da4 <__printf_chk@plt+0x2ac4>
   13c9c:	bl	138b0 <__printf_chk@plt+0x25d0>
   13ca0:	ldr	r3, [pc, #256]	; 13da8 <__printf_chk@plt+0x2ac8>
   13ca4:	ldr	r0, [r3]
   13ca8:	bl	11244 <fflush@plt>
   13cac:	mov	r0, #255	; 0xff
   13cb0:	bl	111fc <_exit@plt>
   13cb4:	bl	110e8 <__stack_chk_fail@plt>
   13cb8:	mov	r0, #1
   13cbc:	bl	1107c <close@plt>
   13cc0:	cmp	r0, #0
   13cc4:	blt	13d6c <__printf_chk@plt+0x2a8c>
   13cc8:	ldr	r0, [sp, #28]
   13ccc:	bl	112a4 <dup@plt>
   13cd0:	cmp	r0, #0
   13cd4:	blt	13d60 <__printf_chk@plt+0x2a80>
   13cd8:	ldr	r0, [sp, #28]
   13cdc:	bl	1107c <close@plt>
   13ce0:	cmp	r0, #0
   13ce4:	blt	13d3c <__printf_chk@plt+0x2a5c>
   13ce8:	ldr	r0, [sp, #24]
   13cec:	bl	1107c <close@plt>
   13cf0:	cmp	r0, #0
   13cf4:	beq	13c68 <__printf_chk@plt+0x2988>
   13cf8:	ldr	r0, [pc, #124]	; 13d7c <__printf_chk@plt+0x2a9c>
   13cfc:	bl	13998 <__printf_chk@plt+0x26b8>
   13d00:	b	13c68 <__printf_chk@plt+0x2988>
   13d04:	bl	1107c <close@plt>
   13d08:	cmp	r0, #0
   13d0c:	blt	13d54 <__printf_chk@plt+0x2a74>
   13d10:	mov	r0, r7
   13d14:	bl	112a4 <dup@plt>
   13d18:	cmp	r0, #0
   13d1c:	blt	13d48 <__printf_chk@plt+0x2a68>
   13d20:	mov	r0, r7
   13d24:	bl	1107c <close@plt>
   13d28:	cmp	r0, #0
   13d2c:	bge	13c60 <__printf_chk@plt+0x2980>
   13d30:	ldr	r0, [pc, #68]	; 13d7c <__printf_chk@plt+0x2a9c>
   13d34:	bl	13998 <__printf_chk@plt+0x26b8>
   13d38:	b	13c60 <__printf_chk@plt+0x2980>
   13d3c:	ldr	r0, [pc, #56]	; 13d7c <__printf_chk@plt+0x2a9c>
   13d40:	bl	13998 <__printf_chk@plt+0x26b8>
   13d44:	b	13ce8 <__printf_chk@plt+0x2a08>
   13d48:	ldr	r0, [pc, #92]	; 13dac <__printf_chk@plt+0x2acc>
   13d4c:	bl	13998 <__printf_chk@plt+0x26b8>
   13d50:	b	13d20 <__printf_chk@plt+0x2a40>
   13d54:	ldr	r0, [pc, #32]	; 13d7c <__printf_chk@plt+0x2a9c>
   13d58:	bl	13998 <__printf_chk@plt+0x26b8>
   13d5c:	b	13d10 <__printf_chk@plt+0x2a30>
   13d60:	ldr	r0, [pc, #68]	; 13dac <__printf_chk@plt+0x2acc>
   13d64:	bl	13998 <__printf_chk@plt+0x26b8>
   13d68:	b	13cd8 <__printf_chk@plt+0x29f8>
   13d6c:	ldr	r0, [pc, #8]	; 13d7c <__printf_chk@plt+0x2a9c>
   13d70:	bl	13998 <__printf_chk@plt+0x26b8>
   13d74:	b	13cc8 <__printf_chk@plt+0x29e8>
   13d78:	andeq	r0, r3, r0, lsr #27
   13d7c:	andeq	sp, r1, ip, ror #24
   13d80:	muleq	r1, r0, ip
   13d84:	ldrdeq	r3, [r3], -ip
   13d88:	andeq	sp, r1, ip, asr ip
   13d8c:	andeq	sp, r1, r4, ror #24
   13d90:	muleq	r1, r8, ip
   13d94:	strdeq	sp, [r1], -r8
   13d98:	andeq	sp, r1, ip, asr #24
   13d9c:	andeq	sp, r1, r4, lsr #25
   13da0:			; <UNDEFINED> instruction: 0x0001dcb0
   13da4:	andeq	sp, r1, r8, ror ip
   13da8:			; <UNDEFINED> instruction: 0x00031eb8
   13dac:	andeq	sp, r1, r4, ror ip
   13db0:	ldr	r3, [pc, #68]	; 13dfc <__printf_chk@plt+0x2b1c>
   13db4:	push	{r4, r5, r6, lr}
   13db8:	mov	r5, r0
   13dbc:	ldr	r2, [r3]
   13dc0:	mov	r6, r1
   13dc4:	cmp	r2, #0
   13dc8:	ldr	r4, [pc, #48]	; 13e00 <__printf_chk@plt+0x2b20>
   13dcc:	beq	13ddc <__printf_chk@plt+0x2afc>
   13dd0:	ldr	r1, [pc, #44]	; 13e04 <__printf_chk@plt+0x2b24>
   13dd4:	ldr	r0, [r4]
   13dd8:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   13ddc:	mov	r3, r6
   13de0:	mov	r2, r5
   13de4:	ldr	r1, [pc, #28]	; 13e08 <__printf_chk@plt+0x2b28>
   13de8:	ldr	r0, [r4]
   13dec:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   13df0:	ldr	r0, [r4]
   13df4:	bl	11244 <fflush@plt>
   13df8:	bl	11094 <abort@plt>
   13dfc:	ldrdeq	r5, [r3], -r4
   13e00:			; <UNDEFINED> instruction: 0x00031eb8
   13e04:	andeq	sp, r1, r8, asr #25
   13e08:	ldrdeq	sp, [r1], -r0
   13e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e10:	sub	sp, sp, #28
   13e14:	ldr	r6, [pc, #596]	; 14070 <__printf_chk@plt+0x2d90>
   13e18:	mov	r4, #0
   13e1c:	add	r3, r6, #1792	; 0x700
   13e20:	add	r2, r6, #2048	; 0x800
   13e24:	add	r3, r3, #4
   13e28:	add	r7, r6, #1024	; 0x400
   13e2c:	add	r9, r6, #1280	; 0x500
   13e30:	add	r8, r6, #1536	; 0x600
   13e34:	add	r0, r6, #2304	; 0x900
   13e38:	str	r3, [sp, #8]
   13e3c:	add	r3, r2, #4
   13e40:	add	ip, r6, #2560	; 0xa00
   13e44:	mov	r2, r6
   13e48:	str	r3, [sp, #12]
   13e4c:	add	fp, r6, #260	; 0x104
   13e50:	add	r3, r0, #4
   13e54:	add	sl, r6, #516	; 0x204
   13e58:	add	r7, r7, #4
   13e5c:	add	r9, r9, #4
   13e60:	add	r8, r8, #4
   13e64:	add	r6, r6, #772	; 0x304
   13e68:	mov	r5, r4
   13e6c:	mov	r1, #1
   13e70:	str	r3, [sp, #16]
   13e74:	add	r3, ip, #4
   13e78:	str	r3, [sp, #4]
   13e7c:	str	r1, [r2], #3
   13e80:	bics	r1, r4, #127	; 0x7f
   13e84:	bne	13fa8 <__printf_chk@plt+0x2cc8>
   13e88:	str	r2, [sp, #20]
   13e8c:	bl	11148 <__ctype_b_loc@plt>
   13e90:	lsl	r1, r4, #1
   13e94:	mov	r3, #1
   13e98:	ldr	r2, [sp, #20]
   13e9c:	ldr	ip, [r0]
   13ea0:	ldrh	ip, [ip, r1]
   13ea4:	ands	ip, ip, #1024	; 0x400
   13ea8:	strbne	r3, [fp]
   13eac:	strbeq	ip, [fp]
   13eb0:	ldr	ip, [r0]
   13eb4:	ldrh	ip, [ip, r1]
   13eb8:	ands	ip, ip, #256	; 0x100
   13ebc:	strbne	r3, [sl]
   13ec0:	strbeq	ip, [sl]
   13ec4:	ldr	ip, [r0]
   13ec8:	ldrh	ip, [ip, r1]
   13ecc:	ands	ip, ip, #512	; 0x200
   13ed0:	strbeq	ip, [r6]
   13ed4:	sub	ip, r4, #48	; 0x30
   13ed8:	strbne	r3, [r6]
   13edc:	cmp	ip, #9
   13ee0:	bls	14068 <__printf_chk@plt+0x2d88>
   13ee4:	strb	r5, [r7]
   13ee8:	ldr	ip, [r0]
   13eec:	ldrh	ip, [ip, r1]
   13ef0:	ands	ip, ip, #4096	; 0x1000
   13ef4:	bne	1403c <__printf_chk@plt+0x2d5c>
   13ef8:	ldr	lr, [sp, #8]
   13efc:	strb	ip, [lr, r4]
   13f00:	ldr	ip, [r0]
   13f04:	ldrh	ip, [ip, r1]
   13f08:	ands	ip, ip, #8192	; 0x2000
   13f0c:	bne	14054 <__printf_chk@plt+0x2d74>
   13f10:	strb	ip, [r9]
   13f14:	ldr	ip, [r0]
   13f18:	ldrh	ip, [ip, r1]
   13f1c:	ands	ip, ip, #4
   13f20:	bne	1401c <__printf_chk@plt+0x2d3c>
   13f24:	ldr	lr, [sp, #12]
   13f28:	strb	ip, [lr, r4]
   13f2c:	ldr	ip, [r0]
   13f30:	ldrh	ip, [ip, r1]
   13f34:	ands	ip, ip, #8
   13f38:	bne	14034 <__printf_chk@plt+0x2d54>
   13f3c:	strb	ip, [r8]
   13f40:	ldr	ip, [r0]
   13f44:	ldrh	ip, [ip, r1]
   13f48:	ands	ip, ip, #16384	; 0x4000
   13f4c:	bne	13ff8 <__printf_chk@plt+0x2d18>
   13f50:	ldr	lr, [sp, #16]
   13f54:	strb	ip, [lr, r4]
   13f58:	ldr	lr, [r0]
   13f5c:	ldrsh	lr, [lr, r1]
   13f60:	cmp	lr, #0
   13f64:	blt	1405c <__printf_chk@plt+0x2d7c>
   13f68:	ldr	lr, [sp, #4]
   13f6c:	strb	ip, [lr, r4]
   13f70:	ldr	r0, [r0]
   13f74:	add	r4, r4, #1
   13f78:	add	fp, fp, #1
   13f7c:	ldrh	r1, [r0, r1]
   13f80:	add	sl, sl, #1
   13f84:	add	r6, r6, #1
   13f88:	add	r7, r7, #1
   13f8c:	lsr	r1, r1, #1
   13f90:	and	r1, r1, #1
   13f94:	strb	r1, [r2, #1]!
   13f98:	bics	r1, r4, #127	; 0x7f
   13f9c:	add	r9, r9, #1
   13fa0:	add	r8, r8, #1
   13fa4:	beq	13e88 <__printf_chk@plt+0x2ba8>
   13fa8:	ldr	r1, [sp, #8]
   13fac:	strb	r5, [fp], #1
   13fb0:	strb	r5, [sl], #1
   13fb4:	strb	r5, [r4, r1]
   13fb8:	ldr	r1, [sp, #12]
   13fbc:	strb	r5, [r6], #1
   13fc0:	strb	r5, [r7], #1
   13fc4:	strb	r5, [r4, r1]
   13fc8:	ldr	r1, [sp, #16]
   13fcc:	strb	r5, [r9], #1
   13fd0:	strb	r5, [r8], #1
   13fd4:	strb	r5, [r4, r1]
   13fd8:	ldr	r1, [sp, #4]
   13fdc:	strb	r5, [r2, #1]!
   13fe0:	strb	r5, [r4, r1]
   13fe4:	add	r4, r4, #1
   13fe8:	cmp	r4, #256	; 0x100
   13fec:	bne	13e80 <__printf_chk@plt+0x2ba0>
   13ff0:	add	sp, sp, #28
   13ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ff8:	ldr	ip, [sp, #16]
   13ffc:	strb	r3, [ip, r4]
   14000:	ldr	ip, [r0]
   14004:	ldrsh	ip, [ip, r1]
   14008:	cmp	ip, #0
   1400c:	blt	1405c <__printf_chk@plt+0x2d7c>
   14010:	ldr	ip, [sp, #4]
   14014:	strb	r5, [ip, r4]
   14018:	b	13f70 <__printf_chk@plt+0x2c90>
   1401c:	ldr	ip, [sp, #12]
   14020:	strb	r3, [ip, r4]
   14024:	ldr	ip, [r0]
   14028:	ldrh	ip, [ip, r1]
   1402c:	ands	ip, ip, #8
   14030:	beq	13f3c <__printf_chk@plt+0x2c5c>
   14034:	strb	r3, [r8]
   14038:	b	13f40 <__printf_chk@plt+0x2c60>
   1403c:	ldr	ip, [sp, #8]
   14040:	strb	r3, [ip, r4]
   14044:	ldr	ip, [r0]
   14048:	ldrh	ip, [ip, r1]
   1404c:	ands	ip, ip, #8192	; 0x2000
   14050:	beq	13f10 <__printf_chk@plt+0x2c30>
   14054:	strb	r3, [r9]
   14058:	b	13f14 <__printf_chk@plt+0x2c34>
   1405c:	ldr	ip, [sp, #4]
   14060:	strb	r3, [ip, r4]
   14064:	b	13f70 <__printf_chk@plt+0x2c90>
   14068:	strb	r3, [r7]
   1406c:	b	13ee8 <__printf_chk@plt+0x2c08>
   14070:	strdeq	r3, [r3], -r4
   14074:	sub	r3, r0, #1
   14078:	add	r2, r0, #255	; 0xff
   1407c:	mov	r1, #0
   14080:	strb	r1, [r3, #1]!
   14084:	cmp	r3, r2
   14088:	bne	14080 <__printf_chk@plt+0x2da0>
   1408c:	bx	lr
   14090:	sub	r3, r0, #1
   14094:	add	r1, r0, #255	; 0xff
   14098:	mov	r2, #0
   1409c:	strb	r2, [r3, #1]!
   140a0:	cmp	r3, r1
   140a4:	bne	1409c <__printf_chk@plt+0x2dbc>
   140a8:	bx	lr
   140ac:	sub	r3, r0, #1
   140b0:	add	ip, r0, #255	; 0xff
   140b4:	mov	r2, #0
   140b8:	strb	r2, [r3, #1]!
   140bc:	cmp	r3, ip
   140c0:	bne	140b8 <__printf_chk@plt+0x2dd8>
   140c4:	ldrb	r3, [r1]
   140c8:	cmp	r3, #0
   140cc:	bxeq	lr
   140d0:	mov	r2, #1
   140d4:	strb	r2, [r0, r3]
   140d8:	ldrb	r3, [r1, #1]!
   140dc:	cmp	r3, #0
   140e0:	bne	140d4 <__printf_chk@plt+0x2df4>
   140e4:	bx	lr
   140e8:	sub	r3, r0, #1
   140ec:	add	ip, r0, #255	; 0xff
   140f0:	mov	r2, #0
   140f4:	strb	r2, [r3, #1]!
   140f8:	cmp	r3, ip
   140fc:	bne	140f4 <__printf_chk@plt+0x2e14>
   14100:	ldrb	r3, [r1]
   14104:	cmp	r3, #0
   14108:	bxeq	lr
   1410c:	mov	r2, #1
   14110:	strb	r2, [r0, r3]
   14114:	ldrb	r3, [r1, #1]!
   14118:	cmp	r3, #0
   1411c:	bne	14110 <__printf_chk@plt+0x2e30>
   14120:	bx	lr
   14124:	bx	lr
   14128:	push	{lr}		; (str lr, [sp, #-4]!)
   1412c:	sub	r1, r1, #1
   14130:	mov	r3, r0
   14134:	add	ip, r0, #256	; 0x100
   14138:	mov	lr, #1
   1413c:	ldrb	r2, [r1, #1]!
   14140:	add	r3, r3, #1
   14144:	cmp	r2, #0
   14148:	strbne	lr, [r3, #-1]
   1414c:	cmp	r3, ip
   14150:	bne	1413c <__printf_chk@plt+0x2e5c>
   14154:	pop	{pc}		; (ldr pc, [sp], #4)
   14158:	ldr	r3, [pc, #28]	; 1417c <__printf_chk@plt+0x2e9c>
   1415c:	push	{r4, lr}
   14160:	mov	r4, r0
   14164:	ldr	r3, [r3]
   14168:	cmp	r3, #0
   1416c:	bne	14174 <__printf_chk@plt+0x2e94>
   14170:	bl	13e0c <__printf_chk@plt+0x2b2c>
   14174:	mov	r0, r4
   14178:	pop	{r4, pc}
   1417c:	strdeq	r3, [r3], -r4
   14180:	push	{r4, lr}
   14184:	mov	r4, r0
   14188:	ldr	r0, [pc, #20]	; 141a4 <__printf_chk@plt+0x2ec4>
   1418c:	bl	1128c <getenv@plt>
   14190:	cmp	r0, #0
   14194:	ldrne	r3, [pc, #12]	; 141a8 <__printf_chk@plt+0x2ec8>
   14198:	strne	r0, [r3]
   1419c:	mov	r0, r4
   141a0:	pop	{r4, pc}
   141a4:	strdeq	sp, [r1], -ip
   141a8:	andeq	r1, r3, r8
   141ac:	ldr	r3, [pc, #20]	; 141c8 <__printf_chk@plt+0x2ee8>
   141b0:	cmp	r1, #0
   141b4:	moveq	r1, r3
   141b8:	mov	r3, #1
   141bc:	str	r1, [r0, #8]
   141c0:	str	r3, [r0]
   141c4:	bx	lr
   141c8:	andeq	sp, r1, r0, lsl sp
   141cc:	mov	r2, #0
   141d0:	str	r2, [r0]
   141d4:	bx	lr
   141d8:	mov	r2, #3
   141dc:	str	r1, [r0, #8]
   141e0:	str	r2, [r0]
   141e4:	bx	lr
   141e8:	mov	r2, #4
   141ec:	str	r1, [r0, #8]
   141f0:	str	r2, [r0]
   141f4:	bx	lr
   141f8:	mov	r2, #2
   141fc:	strb	r1, [r0, #8]
   14200:	str	r2, [r0]
   14204:	bx	lr
   14208:	mov	r2, #5
   1420c:	vstr	d0, [r0, #8]
   14210:	str	r2, [r0]
   14214:	bx	lr
   14218:	ldr	r0, [r0]
   1421c:	clz	r0, r0
   14220:	lsr	r0, r0, #5
   14224:	bx	lr
   14228:	ldr	r3, [r0]
   1422c:	push	{r4, lr}
   14230:	sub	r3, r3, #1
   14234:	cmp	r3, #4
   14238:	ldrls	pc, [pc, r3, lsl #2]
   1423c:	b	142c4 <__printf_chk@plt+0x2fe4>
   14240:	andeq	r4, r1, r4, lsl #5
   14244:	muleq	r1, r8, r2
   14248:	andeq	r4, r1, ip, lsr #5
   1424c:	andeq	r4, r1, r4, asr r2
   14250:	andeq	r4, r1, ip, ror #4
   14254:	ldr	r0, [r0, #8]
   14258:	bl	18c90 <__printf_chk@plt+0x79b0>
   1425c:	ldr	r3, [pc, #100]	; 142c8 <__printf_chk@plt+0x2fe8>
   14260:	pop	{r4, lr}
   14264:	ldr	r1, [r3]
   14268:	b	11280 <fputs@plt>
   1426c:	ldr	ip, [pc, #84]	; 142c8 <__printf_chk@plt+0x2fe8>
   14270:	ldrd	r2, [r0, #8]
   14274:	ldr	r1, [pc, #80]	; 142cc <__printf_chk@plt+0x2fec>
   14278:	ldr	r0, [ip]
   1427c:	pop	{r4, lr}
   14280:	b	1b314 <_ZdlPv@@Base+0x1a88>
   14284:	ldr	r3, [pc, #60]	; 142c8 <__printf_chk@plt+0x2fe8>
   14288:	ldr	r0, [r0, #8]
   1428c:	pop	{r4, lr}
   14290:	ldr	r1, [r3]
   14294:	b	11280 <fputs@plt>
   14298:	ldr	r3, [pc, #40]	; 142c8 <__printf_chk@plt+0x2fe8>
   1429c:	ldrb	r0, [r0, #8]
   142a0:	pop	{r4, lr}
   142a4:	ldr	r1, [r3]
   142a8:	b	11118 <putc@plt>
   142ac:	ldr	r0, [r0, #8]
   142b0:	bl	18c04 <__printf_chk@plt+0x7924>
   142b4:	ldr	r3, [pc, #12]	; 142c8 <__printf_chk@plt+0x2fe8>
   142b8:	pop	{r4, lr}
   142bc:	ldr	r1, [r3]
   142c0:	b	11280 <fputs@plt>
   142c4:	pop	{r4, pc}
   142c8:			; <UNDEFINED> instruction: 0x00031eb8
   142cc:	andeq	sp, r1, r8, lsl sp
   142d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   142d4:	subs	r4, r0, #0
   142d8:	mov	r6, r1
   142dc:	mov	r7, r2
   142e0:	mov	r8, r3
   142e4:	beq	143d0 <__printf_chk@plt+0x30f0>
   142e8:	ldr	r5, [pc, #288]	; 14410 <__printf_chk@plt+0x3130>
   142ec:	ldr	r9, [pc, #288]	; 14414 <__printf_chk@plt+0x3134>
   142f0:	ldrb	r0, [r4]
   142f4:	cmp	r0, #0
   142f8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   142fc:	cmp	r0, #37	; 0x25
   14300:	bne	143c0 <__printf_chk@plt+0x30e0>
   14304:	ldrb	r3, [r4, #1]
   14308:	add	r4, r4, #2
   1430c:	sub	r3, r3, #37	; 0x25
   14310:	cmp	r3, #14
   14314:	ldrls	pc, [pc, r3, lsl #2]
   14318:	b	143b0 <__printf_chk@plt+0x30d0>
   1431c:	andeq	r4, r1, r0, lsr #7
   14320:			; <UNDEFINED> instruction: 0x000143b0
   14324:			; <UNDEFINED> instruction: 0x000143b0
   14328:			; <UNDEFINED> instruction: 0x000143b0
   1432c:			; <UNDEFINED> instruction: 0x000143b0
   14330:			; <UNDEFINED> instruction: 0x000143b0
   14334:			; <UNDEFINED> instruction: 0x000143b0
   14338:			; <UNDEFINED> instruction: 0x000143b0
   1433c:			; <UNDEFINED> instruction: 0x000143b0
   14340:			; <UNDEFINED> instruction: 0x000143b0
   14344:			; <UNDEFINED> instruction: 0x000143b0
   14348:			; <UNDEFINED> instruction: 0x000143b0
   1434c:	andeq	r4, r1, r8, lsl #7
   14350:	andeq	r4, r1, r0, ror r3
   14354:	andeq	r4, r1, r8, asr r3
   14358:	ldr	r3, [r8]
   1435c:	cmp	r3, #0
   14360:	beq	14400 <__printf_chk@plt+0x3120>
   14364:	mov	r0, r8
   14368:	bl	14228 <__printf_chk@plt+0x2f48>
   1436c:	b	142f0 <__printf_chk@plt+0x3010>
   14370:	ldr	r3, [r7]
   14374:	cmp	r3, #0
   14378:	beq	143f0 <__printf_chk@plt+0x3110>
   1437c:	mov	r0, r7
   14380:	bl	14228 <__printf_chk@plt+0x2f48>
   14384:	b	142f0 <__printf_chk@plt+0x3010>
   14388:	ldr	r3, [r6]
   1438c:	cmp	r3, #0
   14390:	beq	143e0 <__printf_chk@plt+0x3100>
   14394:	mov	r0, r6
   14398:	bl	14228 <__printf_chk@plt+0x2f48>
   1439c:	b	142f0 <__printf_chk@plt+0x3010>
   143a0:	ldr	r1, [r5]
   143a4:	mov	r0, #37	; 0x25
   143a8:	bl	11178 <fputc@plt>
   143ac:	b	142f0 <__printf_chk@plt+0x3010>
   143b0:	mov	r1, r9
   143b4:	mov	r0, #120	; 0x78
   143b8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   143bc:	b	142f0 <__printf_chk@plt+0x3010>
   143c0:	ldr	r1, [r5]
   143c4:	add	r4, r4, #1
   143c8:	bl	11118 <putc@plt>
   143cc:	b	142f0 <__printf_chk@plt+0x3010>
   143d0:	ldr	r1, [pc, #60]	; 14414 <__printf_chk@plt+0x3134>
   143d4:	mov	r0, #98	; 0x62
   143d8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   143dc:	b	142e8 <__printf_chk@plt+0x3008>
   143e0:	mov	r1, r9
   143e4:	mov	r0, #108	; 0x6c
   143e8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   143ec:	b	14394 <__printf_chk@plt+0x30b4>
   143f0:	mov	r1, r9
   143f4:	mov	r0, #112	; 0x70
   143f8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   143fc:	b	1437c <__printf_chk@plt+0x309c>
   14400:	mov	r1, r9
   14404:	mov	r0, #116	; 0x74
   14408:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1440c:	b	14364 <__printf_chk@plt+0x3084>
   14410:			; <UNDEFINED> instruction: 0x00031eb8
   14414:	andeq	sp, r1, ip, lsl sp
   14418:	ldr	ip, [pc, #340]	; 14574 <__printf_chk@plt+0x3294>
   1441c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14420:	sub	sp, sp, #20
   14424:	mvn	r5, r2
   14428:	mov	r8, r2
   1442c:	ldr	r2, [ip]
   14430:	cmp	r0, #0
   14434:	mov	r6, r3
   14438:	add	r9, sp, #60	; 0x3c
   1443c:	ldr	r3, [sp, #56]	; 0x38
   14440:	lsr	r5, r5, #31
   14444:	moveq	r5, #0
   14448:	cmp	r2, #0
   1444c:	ldr	r4, [pc, #292]	; 14578 <__printf_chk@plt+0x3298>
   14450:	str	r1, [sp, #12]
   14454:	mov	r7, r0
   14458:	str	r3, [sp, #8]
   1445c:	ldm	r9, {r9, sl, fp}
   14460:	beq	144ec <__printf_chk@plt+0x320c>
   14464:	ldr	r1, [pc, #272]	; 1457c <__printf_chk@plt+0x329c>
   14468:	ldr	r0, [r4]
   1446c:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   14470:	cmp	r5, #0
   14474:	bne	144f4 <__printf_chk@plt+0x3214>
   14478:	ldr	r1, [r4]
   1447c:	mov	r0, #32
   14480:	bl	11178 <fputc@plt>
   14484:	cmp	r6, #0
   14488:	beq	14538 <__printf_chk@plt+0x3258>
   1448c:	cmp	r6, #2
   14490:	bne	144b4 <__printf_chk@plt+0x31d4>
   14494:	ldr	r3, [r4]
   14498:	mov	r2, #12
   1449c:	mov	r1, #1
   144a0:	ldr	r0, [pc, #216]	; 14580 <__printf_chk@plt+0x32a0>
   144a4:	bl	11184 <fwrite@plt>
   144a8:	ldr	r1, [r4]
   144ac:	mov	r0, #32
   144b0:	bl	11178 <fputc@plt>
   144b4:	mov	r3, fp
   144b8:	mov	r2, sl
   144bc:	mov	r1, r9
   144c0:	ldr	r0, [sp, #8]
   144c4:	bl	142d0 <__printf_chk@plt+0x2ff0>
   144c8:	ldr	r1, [r4]
   144cc:	mov	r0, #10
   144d0:	bl	11178 <fputc@plt>
   144d4:	ldr	r0, [r4]
   144d8:	bl	11244 <fflush@plt>
   144dc:	cmp	r6, #2
   144e0:	beq	14550 <__printf_chk@plt+0x3270>
   144e4:	add	sp, sp, #20
   144e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144ec:	cmp	r5, #0
   144f0:	beq	14484 <__printf_chk@plt+0x31a4>
   144f4:	ldr	r1, [pc, #136]	; 14584 <__printf_chk@plt+0x32a4>
   144f8:	mov	r0, r7
   144fc:	bl	11208 <strcmp@plt>
   14500:	ldr	r3, [pc, #128]	; 14588 <__printf_chk@plt+0x32a8>
   14504:	ldr	r1, [r4]
   14508:	cmp	r0, #0
   1450c:	moveq	r7, r3
   14510:	ldr	r3, [sp, #12]
   14514:	cmp	r3, #0
   14518:	beq	1455c <__printf_chk@plt+0x327c>
   1451c:	str	r8, [sp]
   14520:	ldr	r3, [sp, #12]
   14524:	mov	r2, r7
   14528:	mov	r0, r1
   1452c:	ldr	r1, [pc, #88]	; 1458c <__printf_chk@plt+0x32ac>
   14530:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   14534:	b	14478 <__printf_chk@plt+0x3198>
   14538:	ldr	r3, [r4]
   1453c:	mov	r2, #8
   14540:	mov	r1, #1
   14544:	ldr	r0, [pc, #68]	; 14590 <__printf_chk@plt+0x32b0>
   14548:	bl	11184 <fwrite@plt>
   1454c:	b	144a8 <__printf_chk@plt+0x31c8>
   14550:	add	sp, sp, #20
   14554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14558:	b	14704 <__printf_chk@plt+0x3424>
   1455c:	mov	r3, r8
   14560:	mov	r2, r7
   14564:	mov	r0, r1
   14568:	ldr	r1, [pc, #36]	; 14594 <__printf_chk@plt+0x32b4>
   1456c:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   14570:	b	14478 <__printf_chk@plt+0x3198>
   14574:	ldrdeq	r5, [r3], -r4
   14578:			; <UNDEFINED> instruction: 0x00031eb8
   1457c:	andeq	sp, r1, r4, asr sp
   14580:	andeq	sp, r1, ip, ror #26
   14584:	andeq	sp, r1, r0, asr fp
   14588:	andeq	sp, r1, r0, asr #26
   1458c:	andeq	sp, r1, r8, asr sp
   14590:	andeq	sp, r1, ip, ror sp
   14594:	andeq	sp, r1, r4, ror #26
   14598:	push	{r4, lr}
   1459c:	sub	sp, sp, #16
   145a0:	ldr	lr, [pc, #40]	; 145d0 <__printf_chk@plt+0x32f0>
   145a4:	ldr	ip, [pc, #40]	; 145d4 <__printf_chk@plt+0x32f4>
   145a8:	ldr	r4, [pc, #40]	; 145d8 <__printf_chk@plt+0x32f8>
   145ac:	strd	r2, [sp, #8]
   145b0:	strd	r0, [sp]
   145b4:	ldr	r2, [r4]
   145b8:	ldr	r1, [lr]
   145bc:	ldr	r0, [ip]
   145c0:	mov	r3, #1
   145c4:	bl	14418 <__printf_chk@plt+0x3138>
   145c8:	add	sp, sp, #16
   145cc:	pop	{r4, pc}
   145d0:	andeq	r4, r3, r0, lsl fp
   145d4:	andeq	r4, r3, r4, lsl fp
   145d8:	ldrdeq	r4, [r3], -r8
   145dc:	push	{r4, lr}
   145e0:	sub	sp, sp, #16
   145e4:	ldr	lr, [pc, #40]	; 14614 <__printf_chk@plt+0x3334>
   145e8:	ldr	ip, [pc, #40]	; 14618 <__printf_chk@plt+0x3338>
   145ec:	ldr	r4, [pc, #40]	; 1461c <__printf_chk@plt+0x333c>
   145f0:	strd	r2, [sp, #8]
   145f4:	strd	r0, [sp]
   145f8:	ldr	r2, [r4]
   145fc:	ldr	r1, [lr]
   14600:	ldr	r0, [ip]
   14604:	mov	r3, #0
   14608:	bl	14418 <__printf_chk@plt+0x3138>
   1460c:	add	sp, sp, #16
   14610:	pop	{r4, pc}
   14614:	andeq	r4, r3, r0, lsl fp
   14618:	andeq	r4, r3, r4, lsl fp
   1461c:	ldrdeq	r4, [r3], -r8
   14620:	push	{r4, lr}
   14624:	sub	sp, sp, #16
   14628:	ldr	lr, [pc, #40]	; 14658 <__printf_chk@plt+0x3378>
   1462c:	ldr	ip, [pc, #40]	; 1465c <__printf_chk@plt+0x337c>
   14630:	ldr	r4, [pc, #40]	; 14660 <__printf_chk@plt+0x3380>
   14634:	strd	r2, [sp, #8]
   14638:	strd	r0, [sp]
   1463c:	ldr	r2, [r4]
   14640:	ldr	r1, [lr]
   14644:	ldr	r0, [ip]
   14648:	mov	r3, #2
   1464c:	bl	14418 <__printf_chk@plt+0x3138>
   14650:	add	sp, sp, #16
   14654:	pop	{r4, pc}
   14658:	andeq	r4, r3, r0, lsl fp
   1465c:	andeq	r4, r3, r4, lsl fp
   14660:	ldrdeq	r4, [r3], -r8
   14664:	push	{lr}		; (str lr, [sp, #-4]!)
   14668:	sub	sp, sp, #20
   1466c:	ldr	lr, [sp, #24]
   14670:	ldr	ip, [sp, #28]
   14674:	strd	r2, [sp]
   14678:	str	lr, [sp, #8]
   1467c:	mov	r2, r1
   14680:	str	ip, [sp, #12]
   14684:	mov	r3, #1
   14688:	mov	r1, #0
   1468c:	bl	14418 <__printf_chk@plt+0x3138>
   14690:	add	sp, sp, #20
   14694:	pop	{pc}		; (ldr pc, [sp], #4)
   14698:	push	{lr}		; (str lr, [sp, #-4]!)
   1469c:	sub	sp, sp, #20
   146a0:	ldr	lr, [sp, #24]
   146a4:	ldr	ip, [sp, #28]
   146a8:	str	r3, [sp, #4]
   146ac:	mov	r3, #0
   146b0:	str	r2, [sp]
   146b4:	str	lr, [sp, #8]
   146b8:	mov	r2, r1
   146bc:	str	ip, [sp, #12]
   146c0:	mov	r1, r3
   146c4:	bl	14418 <__printf_chk@plt+0x3138>
   146c8:	add	sp, sp, #20
   146cc:	pop	{pc}		; (ldr pc, [sp], #4)
   146d0:	push	{lr}		; (str lr, [sp, #-4]!)
   146d4:	sub	sp, sp, #20
   146d8:	ldr	lr, [sp, #24]
   146dc:	ldr	ip, [sp, #28]
   146e0:	strd	r2, [sp]
   146e4:	str	lr, [sp, #8]
   146e8:	mov	r2, r1
   146ec:	str	ip, [sp, #12]
   146f0:	mov	r3, #2
   146f4:	mov	r1, #0
   146f8:	bl	14418 <__printf_chk@plt+0x3138>
   146fc:	add	sp, sp, #20
   14700:	pop	{pc}		; (ldr pc, [sp], #4)
   14704:	push	{r4, lr}
   14708:	mov	r0, #3
   1470c:	bl	11034 <exit@plt>
   14710:	bx	lr
   14714:	ldr	r1, [r0, #56]	; 0x38
   14718:	ldr	r3, [pc, #268]	; 1482c <__printf_chk@plt+0x354c>
   1471c:	cmp	r1, #0
   14720:	push	{r4, r5, r6, r7, r8, lr}
   14724:	mov	r6, r0
   14728:	str	r3, [r0]
   1472c:	ldr	r2, [r0, #52]	; 0x34
   14730:	ble	14764 <__printf_chk@plt+0x3484>
   14734:	mov	r4, #0
   14738:	add	r3, r4, r4, lsl #3
   1473c:	add	r4, r4, #1
   14740:	add	r3, r2, r3, lsl #2
   14744:	ldr	r3, [r3, #32]
   14748:	subs	r0, r3, #0
   1474c:	beq	1475c <__printf_chk@plt+0x347c>
   14750:	bl	1113c <_ZdaPv@plt>
   14754:	ldr	r2, [r6, #52]	; 0x34
   14758:	ldr	r1, [r6, #56]	; 0x38
   1475c:	cmp	r1, r4
   14760:	bgt	14738 <__printf_chk@plt+0x3458>
   14764:	cmp	r2, #0
   14768:	beq	14774 <__printf_chk@plt+0x3494>
   1476c:	mov	r0, r2
   14770:	bl	1113c <_ZdaPv@plt>
   14774:	ldr	r0, [r6, #44]	; 0x2c
   14778:	cmp	r0, #0
   1477c:	beq	14784 <__printf_chk@plt+0x34a4>
   14780:	bl	1113c <_ZdaPv@plt>
   14784:	ldr	r3, [r6, #8]
   14788:	cmp	r3, #0
   1478c:	beq	147d4 <__printf_chk@plt+0x34f4>
   14790:	ldr	r7, [pc, #152]	; 14830 <__printf_chk@plt+0x3550>
   14794:	mov	r5, #0
   14798:	ldr	r0, [r3, r5]
   1479c:	cmp	r0, #0
   147a0:	beq	147b8 <__printf_chk@plt+0x34d8>
   147a4:	ldr	r4, [r0, #12]
   147a8:	bl	1988c <_ZdlPv@@Base>
   147ac:	subs	r0, r4, #0
   147b0:	bne	147a4 <__printf_chk@plt+0x34c4>
   147b4:	ldr	r3, [r6, #8]
   147b8:	add	r5, r5, #4
   147bc:	cmp	r5, r7
   147c0:	bne	14798 <__printf_chk@plt+0x34b8>
   147c4:	cmp	r3, #0
   147c8:	beq	147d4 <__printf_chk@plt+0x34f4>
   147cc:	mov	r0, r3
   147d0:	bl	1113c <_ZdaPv@plt>
   147d4:	ldr	r0, [r6, #20]
   147d8:	cmp	r0, #0
   147dc:	beq	147e4 <__printf_chk@plt+0x3504>
   147e0:	bl	1113c <_ZdaPv@plt>
   147e4:	ldr	r0, [r6, #24]
   147e8:	cmp	r0, #0
   147ec:	beq	14818 <__printf_chk@plt+0x3538>
   147f0:	bl	1113c <_ZdaPv@plt>
   147f4:	b	14818 <__printf_chk@plt+0x3538>
   147f8:	ldr	r3, [r4, #8]
   147fc:	ldr	r2, [r4]
   14800:	subs	r0, r3, #0
   14804:	str	r2, [r6, #64]	; 0x40
   14808:	beq	14810 <__printf_chk@plt+0x3530>
   1480c:	bl	1113c <_ZdaPv@plt>
   14810:	mov	r0, r4
   14814:	bl	1988c <_ZdlPv@@Base>
   14818:	ldr	r4, [r6, #64]	; 0x40
   1481c:	cmp	r4, #0
   14820:	bne	147f8 <__printf_chk@plt+0x3518>
   14824:	mov	r0, r6
   14828:	pop	{r4, r5, r6, r7, r8, pc}
   1482c:	muleq	r1, r0, sp
   14830:	ldrdeq	r0, [r0], -ip
   14834:	push	{r4, lr}
   14838:	mov	r4, r0
   1483c:	bl	14714 <__printf_chk@plt+0x3434>
   14840:	mov	r0, r4
   14844:	bl	1988c <_ZdlPv@@Base>
   14848:	mov	r0, r4
   1484c:	pop	{r4, pc}
   14850:	cmp	r1, #0
   14854:	cmpge	r2, #0
   14858:	push	{r4, r5, r6, r7, r8, lr}
   1485c:	mov	r4, r1
   14860:	mov	r5, r0
   14864:	mov	r7, r2
   14868:	ble	148e0 <__printf_chk@plt+0x3600>
   1486c:	cmp	r4, #0
   14870:	beq	148d8 <__printf_chk@plt+0x35f8>
   14874:	add	r6, r7, r7, lsr #31
   14878:	cmp	r5, #0
   1487c:	asr	r6, r6, #1
   14880:	blt	148ac <__printf_chk@plt+0x35cc>
   14884:	mvn	r0, #-2147483648	; 0x80000000
   14888:	sub	r0, r0, r6
   1488c:	mov	r1, r4
   14890:	bl	1116c <__aeabi_idiv@plt>
   14894:	cmp	r0, r5
   14898:	blt	148f0 <__printf_chk@plt+0x3610>
   1489c:	mov	r1, r7
   148a0:	mla	r0, r5, r4, r6
   148a4:	bl	1116c <__aeabi_idiv@plt>
   148a8:	pop	{r4, r5, r6, r7, r8, pc}
   148ac:	mov	r1, r4
   148b0:	rsb	r0, r6, #-2147483648	; 0x80000000
   148b4:	bl	11154 <__aeabi_uidiv@plt>
   148b8:	rsb	r3, r5, #0
   148bc:	cmp	r3, r0
   148c0:	bhi	14924 <__printf_chk@plt+0x3644>
   148c4:	mul	r0, r5, r4
   148c8:	mov	r1, r7
   148cc:	sub	r0, r0, r6
   148d0:	bl	1116c <__aeabi_idiv@plt>
   148d4:	pop	{r4, r5, r6, r7, r8, pc}
   148d8:	mov	r0, r4
   148dc:	pop	{r4, r5, r6, r7, r8, pc}
   148e0:	ldr	r1, [pc, #120]	; 14960 <__printf_chk@plt+0x3680>
   148e4:	mov	r0, #234	; 0xea
   148e8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   148ec:	b	1486c <__printf_chk@plt+0x358c>
   148f0:	vmov	s15, r5
   148f4:	vldr	d3, [pc, #92]	; 14958 <__printf_chk@plt+0x3678>
   148f8:	vcvt.f64.s32	d5, s15
   148fc:	vmov	s15, r4
   14900:	vcvt.f64.s32	d6, s15
   14904:	vmov	s15, r7
   14908:	vcvt.f64.s32	d4, s15
   1490c:	vmul.f64	d6, d5, d6
   14910:	vdiv.f64	d7, d6, d4
   14914:	vadd.f64	d7, d7, d3
   14918:	vcvt.s32.f64	s15, d7
   1491c:	vmov	r0, s15
   14920:	pop	{r4, r5, r6, r7, r8, pc}
   14924:	vmov	s15, r5
   14928:	vldr	d3, [pc, #40]	; 14958 <__printf_chk@plt+0x3678>
   1492c:	vcvt.f64.s32	d5, s15
   14930:	vmov	s15, r4
   14934:	vcvt.f64.s32	d6, s15
   14938:	vmov	s15, r7
   1493c:	vcvt.f64.s32	d4, s15
   14940:	vmul.f64	d6, d5, d6
   14944:	vdiv.f64	d7, d6, d4
   14948:	vsub.f64	d7, d7, d3
   1494c:	vcvt.s32.f64	s15, d7
   14950:	vmov	r0, s15
   14954:	pop	{r4, r5, r6, r7, r8, pc}
   14958:	andeq	r0, r0, r0
   1495c:	svccc	0x00e00000
   14960:	strdeq	sp, [r1], -ip
   14964:	cmp	r2, #0
   14968:	cmpgt	r3, #0
   1496c:	push	{r4, r5, lr}
   14970:	mov	r4, r1
   14974:	movgt	r1, #1
   14978:	movle	r1, #0
   1497c:	sub	sp, sp, #12
   14980:	cmp	r4, #0
   14984:	movlt	r1, #0
   14988:	andge	r1, r1, #1
   1498c:	cmp	r1, #0
   14990:	mov	r5, r0
   14994:	strd	r2, [sp]
   14998:	bne	149a8 <__printf_chk@plt+0x36c8>
   1499c:	ldr	r1, [pc, #124]	; 14a20 <__printf_chk@plt+0x3740>
   149a0:	mov	r0, #252	; 0xfc
   149a4:	bl	13db0 <__printf_chk@plt+0x2ad0>
   149a8:	cmp	r4, #0
   149ac:	streq	r4, [sp]
   149b0:	beq	14a00 <__printf_chk@plt+0x3720>
   149b4:	vmov	s15, r5
   149b8:	vldr	s11, [sp]
   149bc:	vldr	s9, [sp, #4]
   149c0:	vldr	d2, [pc, #72]	; 14a10 <__printf_chk@plt+0x3730>
   149c4:	vcvt.f64.s32	d6, s15
   149c8:	vmov	s15, r4
   149cc:	vcvt.f64.s32	d5, s11
   149d0:	vcvt.f64.s32	d4, s9
   149d4:	cmp	r5, #0
   149d8:	vcvt.f64.s32	d7, s15
   149dc:	vdiv.f64	d3, d4, d2
   149e0:	vmul.f64	d7, d6, d7
   149e4:	vdiv.f64	d6, d7, d5
   149e8:	vldr	d7, [pc, #40]	; 14a18 <__printf_chk@plt+0x3738>
   149ec:	vmul.f64	d6, d6, d3
   149f0:	vaddge.f64	d6, d6, d7
   149f4:	vsublt.f64	d6, d6, d7
   149f8:	vcvt.s32.f64	s15, d6
   149fc:	vstr	s15, [sp]
   14a00:	ldr	r0, [sp]
   14a04:	add	sp, sp, #12
   14a08:	pop	{r4, r5, pc}
   14a0c:	nop			; (mov r0, r0)
   14a10:	andeq	r0, r0, r0
   14a14:	addmi	r4, pc, r0
   14a18:	andeq	r0, r0, r0
   14a1c:	svccc	0x00e00000
   14a20:	strdeq	sp, [r1], -ip
   14a24:	push	{r4, r5, r6, lr}
   14a28:	mov	r4, r0
   14a2c:	ldrb	r3, [r0]
   14a30:	ldr	r5, [pc, #112]	; 14aa8 <__printf_chk@plt+0x37c8>
   14a34:	ldrb	r3, [r5, r3]
   14a38:	cmp	r3, #0
   14a3c:	beq	14a50 <__printf_chk@plt+0x3770>
   14a40:	ldrb	r3, [r4, #1]!
   14a44:	ldrb	r3, [r5, r3]
   14a48:	cmp	r3, #0
   14a4c:	bne	14a40 <__printf_chk@plt+0x3760>
   14a50:	mov	r0, r4
   14a54:	bl	111c0 <strlen@plt>
   14a58:	add	r1, r4, r0
   14a5c:	cmp	r1, r4
   14a60:	bls	14a98 <__printf_chk@plt+0x37b8>
   14a64:	ldrb	r3, [r1, #-1]
   14a68:	ldrb	r3, [r5, r3]
   14a6c:	cmp	r3, #0
   14a70:	beq	14a98 <__printf_chk@plt+0x37b8>
   14a74:	sub	r3, r1, #1
   14a78:	b	14a8c <__printf_chk@plt+0x37ac>
   14a7c:	ldrb	r2, [r3, #-1]!
   14a80:	ldrb	r2, [r5, r2]
   14a84:	cmp	r2, #0
   14a88:	beq	14a98 <__printf_chk@plt+0x37b8>
   14a8c:	cmp	r4, r3
   14a90:	mov	r1, r3
   14a94:	bne	14a7c <__printf_chk@plt+0x379c>
   14a98:	mov	r3, #0
   14a9c:	mov	r0, r4
   14aa0:	strb	r3, [r1]
   14aa4:	pop	{r4, r5, r6, pc}
   14aa8:	strdeq	r4, [r3], -r8
   14aac:	push	{lr}		; (str lr, [sp, #-4]!)
   14ab0:	sub	sp, sp, #12
   14ab4:	mov	ip, r0
   14ab8:	ldr	lr, [sp, #16]
   14abc:	str	r3, [sp]
   14ac0:	mov	r3, r2
   14ac4:	ldr	r0, [r0, #4]
   14ac8:	mov	r2, r1
   14acc:	str	lr, [sp, #4]
   14ad0:	ldr	r1, [ip, #8]
   14ad4:	bl	14664 <__printf_chk@plt+0x3384>
   14ad8:	add	sp, sp, #12
   14adc:	pop	{pc}		; (ldr pc, [sp], #4)
   14ae0:	mov	ip, #0
   14ae4:	push	{lr}		; (str lr, [sp, #-4]!)
   14ae8:	mov	lr, #1
   14aec:	stm	r0, {r1, r2}
   14af0:	str	lr, [r0, #16]
   14af4:	str	ip, [r0, #8]
   14af8:	str	ip, [r0, #12]
   14afc:	str	ip, [r0, #20]
   14b00:	str	ip, [r0, #24]
   14b04:	pop	{pc}		; (ldr pc, [sp], #4)
   14b08:	push	{r4, lr}
   14b0c:	mov	r4, r0
   14b10:	ldr	r0, [r0, #24]
   14b14:	cmp	r0, #0
   14b18:	beq	14b20 <__printf_chk@plt+0x3840>
   14b1c:	bl	1113c <_ZdaPv@plt>
   14b20:	ldr	r0, [r4, #4]
   14b24:	bl	11004 <free@plt>
   14b28:	ldr	r0, [r4]
   14b2c:	cmp	r0, #0
   14b30:	beq	14b38 <__printf_chk@plt+0x3858>
   14b34:	bl	111d8 <fclose@plt>
   14b38:	mov	r0, r4
   14b3c:	pop	{r4, pc}
   14b40:	ldr	r2, [pc, #436]	; 14cfc <__printf_chk@plt+0x3a1c>
   14b44:	ldr	r3, [r0]
   14b48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b4c:	sub	sp, sp, #36	; 0x24
   14b50:	ldr	r2, [r2]
   14b54:	cmp	r3, #0
   14b58:	str	r2, [sp, #28]
   14b5c:	beq	14cb4 <__printf_chk@plt+0x39d4>
   14b60:	ldr	r2, [r0, #24]
   14b64:	mov	r5, r0
   14b68:	cmp	r2, #0
   14b6c:	beq	14cdc <__printf_chk@plt+0x39fc>
   14b70:	ldr	r9, [pc, #392]	; 14d00 <__printf_chk@plt+0x3a20>
   14b74:	ldr	fp, [pc, #392]	; 14d04 <__printf_chk@plt+0x3a24>
   14b78:	ldr	r8, [pc, #392]	; 14d08 <__printf_chk@plt+0x3a28>
   14b7c:	mov	r0, r3
   14b80:	mov	r6, #0
   14b84:	b	14bb8 <__printf_chk@plt+0x38d8>
   14b88:	ldrb	r3, [r9, r0]
   14b8c:	cmp	r3, #0
   14b90:	beq	14bd0 <__printf_chk@plt+0x38f0>
   14b94:	mov	r1, r0
   14b98:	add	r0, sp, #8
   14b9c:	bl	141d8 <__printf_chk@plt+0x2ef8>
   14ba0:	ldr	r3, [r5, #20]
   14ba4:	cmp	r3, #0
   14ba8:	beq	14c90 <__printf_chk@plt+0x39b0>
   14bac:	mov	r7, r6
   14bb0:	ldr	r0, [r5]
   14bb4:	mov	r6, r7
   14bb8:	bl	11130 <getc@plt>
   14bbc:	cmn	r0, #1
   14bc0:	mov	r4, r0
   14bc4:	beq	14cac <__printf_chk@plt+0x39cc>
   14bc8:	cmp	r0, #0
   14bcc:	bge	14b88 <__printf_chk@plt+0x38a8>
   14bd0:	ldr	r0, [r5, #12]
   14bd4:	add	r7, r6, #1
   14bd8:	cmp	r7, r0
   14bdc:	ldr	sl, [r5, #24]
   14be0:	bge	14c5c <__printf_chk@plt+0x397c>
   14be4:	cmp	r4, #10
   14be8:	strb	r4, [sl, r6]
   14bec:	bne	14bb0 <__printf_chk@plt+0x38d0>
   14bf0:	mov	r6, r7
   14bf4:	ldr	r3, [r5, #24]
   14bf8:	mov	r2, #0
   14bfc:	strb	r2, [r3, r6]
   14c00:	ldr	r3, [r5, #8]
   14c04:	ldr	r2, [r5, #24]
   14c08:	add	r3, r3, #1
   14c0c:	str	r3, [r5, #8]
   14c10:	ldrb	r3, [r2]
   14c14:	ldrb	r1, [r8, r3]
   14c18:	cmp	r1, #0
   14c1c:	beq	14c30 <__printf_chk@plt+0x3950>
   14c20:	ldrb	r3, [r2, #1]!
   14c24:	ldrb	r1, [r8, r3]
   14c28:	cmp	r1, #0
   14c2c:	bne	14c20 <__printf_chk@plt+0x3940>
   14c30:	cmp	r3, #0
   14c34:	beq	14c54 <__printf_chk@plt+0x3974>
   14c38:	ldr	r2, [r5, #16]
   14c3c:	subs	r3, r3, #35	; 0x23
   14c40:	movne	r3, #1
   14c44:	cmp	r2, #0
   14c48:	moveq	r3, #1
   14c4c:	cmp	r3, #0
   14c50:	bne	14cd4 <__printf_chk@plt+0x39f4>
   14c54:	ldr	r0, [r5]
   14c58:	b	14b80 <__printf_chk@plt+0x38a0>
   14c5c:	lsl	r0, r0, #1
   14c60:	bl	11088 <_Znaj@plt>
   14c64:	mov	r1, sl
   14c68:	ldr	r2, [r5, #12]
   14c6c:	str	r0, [r5, #24]
   14c70:	bl	1119c <memcpy@plt>
   14c74:	mov	r0, sl
   14c78:	bl	1113c <_ZdaPv@plt>
   14c7c:	ldr	r3, [r5, #12]
   14c80:	ldr	sl, [r5, #24]
   14c84:	lsl	r3, r3, #1
   14c88:	str	r3, [r5, #12]
   14c8c:	b	14be4 <__printf_chk@plt+0x3904>
   14c90:	str	fp, [sp]
   14c94:	add	r2, sp, #8
   14c98:	ldr	r3, [pc, #100]	; 14d04 <__printf_chk@plt+0x3a24>
   14c9c:	ldr	r1, [pc, #104]	; 14d0c <__printf_chk@plt+0x3a2c>
   14ca0:	mov	r0, r5
   14ca4:	bl	14aac <__printf_chk@plt+0x37cc>
   14ca8:	b	14bac <__printf_chk@plt+0x38cc>
   14cac:	cmp	r6, #0
   14cb0:	bne	14bf4 <__printf_chk@plt+0x3914>
   14cb4:	mov	r0, #0
   14cb8:	ldr	r3, [pc, #60]	; 14cfc <__printf_chk@plt+0x3a1c>
   14cbc:	ldr	r2, [sp, #28]
   14cc0:	ldr	r3, [r3]
   14cc4:	cmp	r2, r3
   14cc8:	bne	14cf8 <__printf_chk@plt+0x3a18>
   14ccc:	add	sp, sp, #36	; 0x24
   14cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cd4:	mov	r0, #1
   14cd8:	b	14cb8 <__printf_chk@plt+0x39d8>
   14cdc:	mov	r0, #128	; 0x80
   14ce0:	bl	11088 <_Znaj@plt>
   14ce4:	mov	r2, #128	; 0x80
   14ce8:	ldr	r3, [r5]
   14cec:	str	r2, [r5, #12]
   14cf0:	str	r0, [r5, #24]
   14cf4:	b	14b70 <__printf_chk@plt+0x3890>
   14cf8:	bl	110e8 <__stack_chk_fail@plt>
   14cfc:	andeq	r0, r3, r0, lsr #27
   14d00:	andeq	r1, r3, r4, lsr #27
   14d04:	andeq	r4, r3, r0, lsl #22
   14d08:	strdeq	r4, [r3], -r8
   14d0c:	andeq	sp, r1, r0, lsr #28
   14d10:	ldr	ip, [r0, #20]
   14d14:	cmp	ip, #0
   14d18:	bxne	lr
   14d1c:	b	14aac <__printf_chk@plt+0x37cc>
   14d20:	push	{r4, r5, lr}
   14d24:	sub	sp, sp, #20
   14d28:	ldr	r5, [pc, #336]	; 14e80 <__printf_chk@plt+0x3ba0>
   14d2c:	ldr	r3, [r5]
   14d30:	str	r3, [sp, #12]
   14d34:	bl	19814 <__printf_chk@plt+0x8534>
   14d38:	subs	r4, r0, #0
   14d3c:	beq	14e74 <__printf_chk@plt+0x3b94>
   14d40:	ldrb	r3, [r4]
   14d44:	cmp	r3, #99	; 0x63
   14d48:	bne	14d58 <__printf_chk@plt+0x3a78>
   14d4c:	ldrb	r3, [r4, #1]
   14d50:	cmp	r3, #104	; 0x68
   14d54:	beq	14de4 <__printf_chk@plt+0x3b04>
   14d58:	mov	r0, r4
   14d5c:	bl	1b1d8 <_ZdlPv@@Base+0x194c>
   14d60:	cmp	r0, #0
   14d64:	beq	14d90 <__printf_chk@plt+0x3ab0>
   14d68:	add	r0, r4, #1
   14d6c:	mov	r2, #16
   14d70:	add	r1, sp, #4
   14d74:	bl	10ff8 <strtol@plt>
   14d78:	ldr	r2, [sp, #12]
   14d7c:	ldr	r3, [r5]
   14d80:	cmp	r2, r3
   14d84:	bne	14e7c <__printf_chk@plt+0x3b9c>
   14d88:	add	sp, sp, #20
   14d8c:	pop	{r4, r5, pc}
   14d90:	mov	r3, #92	; 0x5c
   14d94:	strb	r0, [sp, #10]
   14d98:	strh	r3, [sp, #8]
   14d9c:	ldrb	r3, [r4, #1]
   14da0:	cmp	r3, #0
   14da4:	ldrbeq	r3, [r4]
   14da8:	addeq	r4, sp, #8
   14dac:	mov	r0, r4
   14db0:	strbeq	r3, [sp, #9]
   14db4:	bl	18be4 <__printf_chk@plt+0x7904>
   14db8:	subs	r4, r0, #0
   14dbc:	beq	14e74 <__printf_chk@plt+0x3b94>
   14dc0:	mov	r1, #95	; 0x5f
   14dc4:	bl	112c8 <strchr@plt>
   14dc8:	cmp	r0, #0
   14dcc:	bne	14e74 <__printf_chk@plt+0x3b94>
   14dd0:	mov	r0, r4
   14dd4:	mov	r2, #16
   14dd8:	add	r1, sp, #4
   14ddc:	bl	10ff8 <strtol@plt>
   14de0:	b	14d78 <__printf_chk@plt+0x3a98>
   14de4:	ldrb	r3, [r4, #2]
   14de8:	cmp	r3, #97	; 0x61
   14dec:	bne	14d58 <__printf_chk@plt+0x3a78>
   14df0:	ldrb	r3, [r4, #3]
   14df4:	cmp	r3, #114	; 0x72
   14df8:	bne	14d58 <__printf_chk@plt+0x3a78>
   14dfc:	ldrb	r0, [r4, #4]
   14e00:	sub	r0, r0, #48	; 0x30
   14e04:	uxtb	r3, r0
   14e08:	cmp	r3, #9
   14e0c:	bhi	14d58 <__printf_chk@plt+0x3a78>
   14e10:	ldrb	r3, [r4, #5]
   14e14:	cmp	r3, #0
   14e18:	beq	14d78 <__printf_chk@plt+0x3a98>
   14e1c:	cmp	r0, #0
   14e20:	beq	14d58 <__printf_chk@plt+0x3a78>
   14e24:	sub	r3, r3, #48	; 0x30
   14e28:	uxtb	r2, r3
   14e2c:	cmp	r2, #9
   14e30:	bhi	14d58 <__printf_chk@plt+0x3a78>
   14e34:	ldrb	r2, [r4, #6]
   14e38:	add	r0, r0, r0, lsl #2
   14e3c:	cmp	r2, #0
   14e40:	add	r0, r3, r0, lsl #1
   14e44:	beq	14d78 <__printf_chk@plt+0x3a98>
   14e48:	sub	r3, r2, #48	; 0x30
   14e4c:	uxtb	r2, r3
   14e50:	cmp	r2, #9
   14e54:	bhi	14d58 <__printf_chk@plt+0x3a78>
   14e58:	mov	r1, #10
   14e5c:	ldrb	r2, [r4, #7]
   14e60:	mla	r0, r1, r0, r3
   14e64:	cmp	r0, #127	; 0x7f
   14e68:	cmple	r2, #0
   14e6c:	bne	14d58 <__printf_chk@plt+0x3a78>
   14e70:	b	14d78 <__printf_chk@plt+0x3a98>
   14e74:	mvn	r0, #0
   14e78:	b	14d78 <__printf_chk@plt+0x3a98>
   14e7c:	bl	110e8 <__stack_chk_fail@plt>
   14e80:	andeq	r0, r3, r0, lsr #27
   14e84:	ldr	r3, [pc, #108]	; 14ef8 <__printf_chk@plt+0x3c18>
   14e88:	push	{r4, r5, r6, lr}
   14e8c:	mov	r5, #0
   14e90:	mov	r4, r0
   14e94:	stm	r0, {r3, r5}
   14e98:	str	r5, [r0, #8]
   14e9c:	str	r5, [r0, #12]
   14ea0:	str	r5, [r0, #16]
   14ea4:	str	r5, [r0, #44]	; 0x2c
   14ea8:	str	r5, [r0, #48]	; 0x30
   14eac:	str	r5, [r0, #52]	; 0x34
   14eb0:	str	r5, [r0, #56]	; 0x38
   14eb4:	str	r5, [r0, #60]	; 0x3c
   14eb8:	str	r5, [r0, #64]	; 0x40
   14ebc:	mov	r0, r1
   14ec0:	mov	r6, r1
   14ec4:	bl	111c0 <strlen@plt>
   14ec8:	add	r0, r0, #1
   14ecc:	bl	11088 <_Znaj@plt>
   14ed0:	mov	r1, r6
   14ed4:	str	r0, [r4, #20]
   14ed8:	bl	110d0 <strcpy@plt>
   14edc:	mov	r2, #0
   14ee0:	mov	r3, #0
   14ee4:	str	r5, [r4, #24]
   14ee8:	str	r5, [r4, #40]	; 0x28
   14eec:	mov	r0, r4
   14ef0:	strd	r2, [r4, #32]
   14ef4:	pop	{r4, r5, r6, pc}
   14ef8:	muleq	r1, r0, sp
   14efc:	sub	r1, r1, #80	; 0x50
   14f00:	mov	r3, r0
   14f04:	cmp	r1, #32
   14f08:	ldrls	pc, [pc, r1, lsl #2]
   14f0c:	b	14fc4 <__printf_chk@plt+0x3ce4>
   14f10:	andeq	r4, r1, ip, lsr #31
   14f14:	andeq	r4, r1, r4, asr #31
   14f18:	andeq	r4, r1, r4, asr #31
   14f1c:	andeq	r4, r1, r4, asr #31
   14f20:	andeq	r4, r1, r4, asr #31
   14f24:	andeq	r4, r1, r4, asr #31
   14f28:	andeq	r4, r1, r4, asr #31
   14f2c:	andeq	r4, r1, r4, asr #31
   14f30:	andeq	r4, r1, r4, asr #31
   14f34:	andeq	r4, r1, r4, asr #31
   14f38:	andeq	r4, r1, r4, asr #31
   14f3c:	andeq	r4, r1, r4, asr #31
   14f40:	andeq	r4, r1, r4, asr #31
   14f44:	andeq	r4, r1, r4, asr #31
   14f48:	andeq	r4, r1, r4, asr #31
   14f4c:	andeq	r4, r1, r4, asr #31
   14f50:	andeq	r4, r1, r4, asr #31
   14f54:	andeq	r4, r1, r4, asr #31
   14f58:	andeq	r4, r1, r4, asr #31
   14f5c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   14f60:	andeq	r4, r1, r4, asr #31
   14f64:	andeq	r4, r1, r4, asr #31
   14f68:	andeq	r4, r1, r4, asr #31
   14f6c:	andeq	r4, r1, r4, asr #31
   14f70:	andeq	r4, r1, r4, asr #31
   14f74:			; <UNDEFINED> instruction: 0x00014fbc
   14f78:	andeq	r4, r1, r4, asr #31
   14f7c:	andeq	r4, r1, r4, asr #31
   14f80:	andeq	r4, r1, r4, asr #31
   14f84:	andeq	r4, r1, r4, asr #31
   14f88:	andeq	r4, r1, r4, asr #31
   14f8c:	andeq	r4, r1, r4, asr #31
   14f90:			; <UNDEFINED> instruction: 0x00014fb4
   14f94:	vldr	d7, [pc, #68]	; 14fe0 <__printf_chk@plt+0x3d00>
   14f98:	vldr	d5, [r3]
   14f9c:	mov	r0, #1
   14fa0:	vdiv.f64	d6, d5, d7
   14fa4:	vstr	d6, [r3]
   14fa8:	bx	lr
   14fac:	vldr	d7, [pc, #52]	; 14fe8 <__printf_chk@plt+0x3d08>
   14fb0:	b	14f98 <__printf_chk@plt+0x3cb8>
   14fb4:	vldr	d7, [pc, #52]	; 14ff0 <__printf_chk@plt+0x3d10>
   14fb8:	b	14f98 <__printf_chk@plt+0x3cb8>
   14fbc:	vldr	d7, [pc, #52]	; 14ff8 <__printf_chk@plt+0x3d18>
   14fc0:	b	14f98 <__printf_chk@plt+0x3cb8>
   14fc4:	push	{r4, lr}
   14fc8:	ldr	r1, [pc, #48]	; 15000 <__printf_chk@plt+0x3d20>
   14fcc:	ldr	r0, [pc, #48]	; 15004 <__printf_chk@plt+0x3d24>
   14fd0:	bl	13db0 <__printf_chk@plt+0x2ad0>
   14fd4:	mov	r0, #0
   14fd8:	pop	{r4, pc}
   14fdc:	nop			; (mov r0, r0)
   14fe0:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   14fe4:	andmi	r5, r4, fp, ror #3
   14fe8:	andeq	r0, r0, r0
   14fec:	andsmi	r0, r8, r0
   14ff0:	andeq	r0, r0, r0
   14ff4:	subsmi	r0, r2, r0
   14ff8:	andeq	r0, r0, r0
   14ffc:	svccc	0x00f00000	; IMB
   15000:	strdeq	sp, [r1], -ip
   15004:	andeq	r0, r0, pc, lsl r1
   15008:	push	{r4, r5, r6, lr}
   1500c:	mov	r6, r1
   15010:	ldr	r4, [r1]
   15014:	mov	r5, r0
   15018:	cmp	r4, #0
   1501c:	blt	15074 <__printf_chk@plt+0x3d94>
   15020:	ldr	r3, [r5, #48]	; 0x30
   15024:	cmp	r3, r4
   15028:	ble	1503c <__printf_chk@plt+0x3d5c>
   1502c:	ldr	r3, [r5, #44]	; 0x2c
   15030:	ldr	r3, [r3, r4, lsl #2]
   15034:	cmp	r3, #0
   15038:	bge	1506c <__printf_chk@plt+0x3d8c>
   1503c:	ldr	r3, [pc, #64]	; 15084 <__printf_chk@plt+0x3da4>
   15040:	ldr	r0, [r3]
   15044:	cmp	r0, #0
   15048:	popeq	{r4, r5, r6, pc}
   1504c:	mov	r0, r6
   15050:	bl	14d20 <__printf_chk@plt+0x3a40>
   15054:	cmp	r0, #0
   15058:	bge	1506c <__printf_chk@plt+0x3d8c>
   1505c:	ldr	r0, [r6, #4]
   15060:	mvn	r0, r0
   15064:	lsr	r0, r0, #31
   15068:	pop	{r4, r5, r6, pc}
   1506c:	mov	r0, #1
   15070:	pop	{r4, r5, r6, pc}
   15074:	ldr	r1, [pc, #12]	; 15088 <__printf_chk@plt+0x3da8>
   15078:	ldr	r0, [pc, #12]	; 1508c <__printf_chk@plt+0x3dac>
   1507c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15080:	b	15020 <__printf_chk@plt+0x3d40>
   15084:	andeq	r4, r3, r0, asr #22
   15088:	strdeq	sp, [r1], -ip
   1508c:	andeq	r0, r0, r2, lsr r1
   15090:	ldr	r0, [r0, #16]
   15094:	bx	lr
   15098:	cmn	r2, #-536870910	; 0xe0000002
   1509c:	push	{r4, r5, r6, lr}
   150a0:	mov	r5, r0
   150a4:	str	r3, [r0]
   150a8:	str	r1, [r0, #4]
   150ac:	lslls	r0, r2, #2
   150b0:	mvnhi	r0, #0
   150b4:	mov	r4, r2
   150b8:	bl	11088 <_Znaj@plt>
   150bc:	cmp	r4, #0
   150c0:	str	r0, [r5, #8]
   150c4:	ble	150e4 <__printf_chk@plt+0x3e04>
   150c8:	add	r2, r0, r4, lsl #2
   150cc:	sub	r2, r2, #4
   150d0:	sub	r0, r0, #4
   150d4:	mvn	r3, #0
   150d8:	str	r3, [r0, #4]!
   150dc:	cmp	r0, r2
   150e0:	bne	150d8 <__printf_chk@plt+0x3df8>
   150e4:	mov	r0, r5
   150e8:	pop	{r4, r5, r6, pc}
   150ec:	push	{r4, lr}
   150f0:	mov	r4, r0
   150f4:	ldr	r0, [r0, #8]
   150f8:	cmp	r0, #0
   150fc:	beq	15104 <__printf_chk@plt+0x3e24>
   15100:	bl	1113c <_ZdaPv@plt>
   15104:	mov	r0, r4
   15108:	pop	{r4, pc}
   1510c:	push	{r4, r5, r6, lr}
   15110:	mov	r5, r0
   15114:	ldr	r4, [r1]
   15118:	mov	r6, r2
   1511c:	cmp	r4, #0
   15120:	blt	15190 <__printf_chk@plt+0x3eb0>
   15124:	ldr	r3, [r5, #48]	; 0x30
   15128:	cmp	r3, r4
   1512c:	ble	15140 <__printf_chk@plt+0x3e60>
   15130:	ldr	r3, [r5, #44]	; 0x2c
   15134:	ldr	r3, [r3, r4, lsl #2]
   15138:	cmp	r3, #0
   1513c:	bge	15158 <__printf_chk@plt+0x3e78>
   15140:	ldr	r3, [pc, #104]	; 151b0 <__printf_chk@plt+0x3ed0>
   15144:	ldr	r3, [r3]
   15148:	cmp	r3, #0
   1514c:	beq	151ac <__printf_chk@plt+0x3ecc>
   15150:	mov	r0, #0
   15154:	pop	{r4, r5, r6, pc}
   15158:	add	r2, r3, r3, lsl #3
   1515c:	ldr	r1, [r5, #52]	; 0x34
   15160:	ldr	r3, [r5, #40]	; 0x28
   15164:	ldr	ip, [pc, #72]	; 151b4 <__printf_chk@plt+0x3ed4>
   15168:	add	r2, r1, r2, lsl #2
   1516c:	cmp	r3, #0
   15170:	ldr	r0, [r2, #12]
   15174:	ldr	r2, [ip]
   15178:	bne	151a0 <__printf_chk@plt+0x3ec0>
   1517c:	cmp	r6, r2
   15180:	popeq	{r4, r5, r6, pc}
   15184:	mov	r1, r6
   15188:	pop	{r4, r5, r6, lr}
   1518c:	b	14850 <__printf_chk@plt+0x3570>
   15190:	ldr	r1, [pc, #32]	; 151b8 <__printf_chk@plt+0x3ed8>
   15194:	mov	r0, #400	; 0x190
   15198:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1519c:	b	15124 <__printf_chk@plt+0x3e44>
   151a0:	mov	r1, r6
   151a4:	pop	{r4, r5, r6, lr}
   151a8:	b	14964 <__printf_chk@plt+0x3684>
   151ac:	bl	11094 <abort@plt>
   151b0:	andeq	r4, r3, r0, asr #22
   151b4:	andeq	r4, r3, r8, ror #22
   151b8:	strdeq	sp, [r1], -ip
   151bc:	push	{r4, lr}
   151c0:	vpush	{d8}
   151c4:	mov	r4, r0
   151c8:	vmov	s16, r3
   151cc:	bl	1510c <__printf_chk@plt+0x3e2c>
   151d0:	vldr	d5, [r4, #32]
   151d4:	vldr	d6, [pc, #52]	; 15210 <__printf_chk@plt+0x3f30>
   151d8:	vcvt.f64.s32	d7, s16
   151dc:	vldr	d0, [pc, #52]	; 15218 <__printf_chk@plt+0x3f38>
   151e0:	vadd.f64	d7, d7, d5
   151e4:	vmul.f64	d7, d7, d6
   151e8:	vdiv.f64	d0, d7, d0
   151ec:	vmov	s17, r0
   151f0:	bl	111a8 <tan@plt>
   151f4:	vldr	d7, [pc, #36]	; 15220 <__printf_chk@plt+0x3f40>
   151f8:	vcvt.f64.s32	d6, s17
   151fc:	vpop	{d8}
   15200:	vmla.f64	d7, d6, d0
   15204:	vcvt.s32.f64	s15, d7
   15208:	vmov	r0, s15
   1520c:	pop	{r4, pc}
   15210:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   15214:	strdmi	r2, [r9], -fp
   15218:	andeq	r0, r0, r0
   1521c:	rsbmi	r8, r6, r0
   15220:	andeq	r0, r0, r0
   15224:	svccc	0x00e00000
   15228:	push	{r4, r5, r6, lr}
   1522c:	mov	r5, r0
   15230:	ldr	r4, [r1]
   15234:	mov	r6, r2
   15238:	cmp	r4, #0
   1523c:	blt	152ac <__printf_chk@plt+0x3fcc>
   15240:	ldr	r3, [r5, #48]	; 0x30
   15244:	cmp	r3, r4
   15248:	ble	1525c <__printf_chk@plt+0x3f7c>
   1524c:	ldr	r3, [r5, #44]	; 0x2c
   15250:	ldr	r3, [r3, r4, lsl #2]
   15254:	cmp	r3, #0
   15258:	bge	15274 <__printf_chk@plt+0x3f94>
   1525c:	ldr	r3, [pc, #104]	; 152cc <__printf_chk@plt+0x3fec>
   15260:	ldr	r3, [r3]
   15264:	cmp	r3, #0
   15268:	beq	152c8 <__printf_chk@plt+0x3fe8>
   1526c:	mov	r0, #0
   15270:	pop	{r4, r5, r6, pc}
   15274:	add	r2, r3, r3, lsl #3
   15278:	ldr	r1, [r5, #52]	; 0x34
   1527c:	ldr	r3, [r5, #40]	; 0x28
   15280:	ldr	ip, [pc, #72]	; 152d0 <__printf_chk@plt+0x3ff0>
   15284:	add	r2, r1, r2, lsl #2
   15288:	cmp	r3, #0
   1528c:	ldr	r0, [r2, #16]
   15290:	ldr	r2, [ip]
   15294:	bne	152bc <__printf_chk@plt+0x3fdc>
   15298:	cmp	r6, r2
   1529c:	popeq	{r4, r5, r6, pc}
   152a0:	mov	r1, r6
   152a4:	pop	{r4, r5, r6, lr}
   152a8:	b	14850 <__printf_chk@plt+0x3570>
   152ac:	ldr	r1, [pc, #32]	; 152d4 <__printf_chk@plt+0x3ff4>
   152b0:	ldr	r0, [pc, #32]	; 152d8 <__printf_chk@plt+0x3ff8>
   152b4:	bl	13db0 <__printf_chk@plt+0x2ad0>
   152b8:	b	15240 <__printf_chk@plt+0x3f60>
   152bc:	mov	r1, r6
   152c0:	pop	{r4, r5, r6, lr}
   152c4:	b	14964 <__printf_chk@plt+0x3684>
   152c8:	bl	11094 <abort@plt>
   152cc:	andeq	r4, r3, r0, asr #22
   152d0:	andeq	r4, r3, r8, ror #22
   152d4:	strdeq	sp, [r1], -ip
   152d8:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   152dc:	push	{r4, r5, r6, lr}
   152e0:	mov	r5, r0
   152e4:	ldr	r4, [r1]
   152e8:	mov	r6, r2
   152ec:	cmp	r4, #0
   152f0:	blt	15360 <__printf_chk@plt+0x4080>
   152f4:	ldr	r3, [r5, #48]	; 0x30
   152f8:	cmp	r3, r4
   152fc:	ble	15310 <__printf_chk@plt+0x4030>
   15300:	ldr	r3, [r5, #44]	; 0x2c
   15304:	ldr	r3, [r3, r4, lsl #2]
   15308:	cmp	r3, #0
   1530c:	bge	15328 <__printf_chk@plt+0x4048>
   15310:	ldr	r3, [pc, #104]	; 15380 <__printf_chk@plt+0x40a0>
   15314:	ldr	r3, [r3]
   15318:	cmp	r3, #0
   1531c:	beq	1537c <__printf_chk@plt+0x409c>
   15320:	mov	r0, #0
   15324:	pop	{r4, r5, r6, pc}
   15328:	add	r2, r3, r3, lsl #3
   1532c:	ldr	r1, [r5, #52]	; 0x34
   15330:	ldr	r3, [r5, #40]	; 0x28
   15334:	ldr	ip, [pc, #72]	; 15384 <__printf_chk@plt+0x40a4>
   15338:	add	r2, r1, r2, lsl #2
   1533c:	cmp	r3, #0
   15340:	ldr	r0, [r2, #24]
   15344:	ldr	r2, [ip]
   15348:	bne	15370 <__printf_chk@plt+0x4090>
   1534c:	cmp	r6, r2
   15350:	popeq	{r4, r5, r6, pc}
   15354:	mov	r1, r6
   15358:	pop	{r4, r5, r6, lr}
   1535c:	b	14850 <__printf_chk@plt+0x3570>
   15360:	ldr	r1, [pc, #32]	; 15388 <__printf_chk@plt+0x40a8>
   15364:	ldr	r0, [pc, #32]	; 1538c <__printf_chk@plt+0x40ac>
   15368:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1536c:	b	152f4 <__printf_chk@plt+0x4014>
   15370:	mov	r1, r6
   15374:	pop	{r4, r5, r6, lr}
   15378:	b	14964 <__printf_chk@plt+0x3684>
   1537c:	bl	11094 <abort@plt>
   15380:	andeq	r4, r3, r0, asr #22
   15384:	andeq	r4, r3, r8, ror #22
   15388:	strdeq	sp, [r1], -ip
   1538c:	andeq	r0, r0, lr, lsr #3
   15390:	push	{r4, r5, r6, lr}
   15394:	mov	r5, r0
   15398:	ldr	r4, [r1]
   1539c:	mov	r6, r2
   153a0:	cmp	r4, #0
   153a4:	blt	15414 <__printf_chk@plt+0x4134>
   153a8:	ldr	r3, [r5, #48]	; 0x30
   153ac:	cmp	r3, r4
   153b0:	ble	153c4 <__printf_chk@plt+0x40e4>
   153b4:	ldr	r3, [r5, #44]	; 0x2c
   153b8:	ldr	r3, [r3, r4, lsl #2]
   153bc:	cmp	r3, #0
   153c0:	bge	153dc <__printf_chk@plt+0x40fc>
   153c4:	ldr	r3, [pc, #104]	; 15434 <__printf_chk@plt+0x4154>
   153c8:	ldr	r3, [r3]
   153cc:	cmp	r3, #0
   153d0:	beq	15430 <__printf_chk@plt+0x4150>
   153d4:	mov	r0, #0
   153d8:	pop	{r4, r5, r6, pc}
   153dc:	add	r2, r3, r3, lsl #3
   153e0:	ldr	r1, [r5, #52]	; 0x34
   153e4:	ldr	r3, [r5, #40]	; 0x28
   153e8:	ldr	ip, [pc, #72]	; 15438 <__printf_chk@plt+0x4158>
   153ec:	add	r2, r1, r2, lsl #2
   153f0:	cmp	r3, #0
   153f4:	ldr	r0, [r2, #20]
   153f8:	ldr	r2, [ip]
   153fc:	bne	15424 <__printf_chk@plt+0x4144>
   15400:	cmp	r6, r2
   15404:	popeq	{r4, r5, r6, pc}
   15408:	mov	r1, r6
   1540c:	pop	{r4, r5, r6, lr}
   15410:	b	14850 <__printf_chk@plt+0x3570>
   15414:	ldr	r1, [pc, #32]	; 1543c <__printf_chk@plt+0x415c>
   15418:	ldr	r0, [pc, #32]	; 15440 <__printf_chk@plt+0x4160>
   1541c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15420:	b	153a8 <__printf_chk@plt+0x40c8>
   15424:	mov	r1, r6
   15428:	pop	{r4, r5, r6, lr}
   1542c:	b	14964 <__printf_chk@plt+0x3684>
   15430:	bl	11094 <abort@plt>
   15434:	andeq	r4, r3, r0, asr #22
   15438:	andeq	r4, r3, r8, ror #22
   1543c:	strdeq	sp, [r1], -ip
   15440:			; <UNDEFINED> instruction: 0x000001bd
   15444:	push	{r4, r5, r6, lr}
   15448:	mov	r5, r0
   1544c:	ldr	r4, [r1]
   15450:	mov	r6, r2
   15454:	cmp	r4, #0
   15458:	blt	154c8 <__printf_chk@plt+0x41e8>
   1545c:	ldr	r3, [r5, #48]	; 0x30
   15460:	cmp	r3, r4
   15464:	ble	15478 <__printf_chk@plt+0x4198>
   15468:	ldr	r3, [r5, #44]	; 0x2c
   1546c:	ldr	r3, [r3, r4, lsl #2]
   15470:	cmp	r3, #0
   15474:	bge	15490 <__printf_chk@plt+0x41b0>
   15478:	ldr	r3, [pc, #104]	; 154e8 <__printf_chk@plt+0x4208>
   1547c:	ldr	r3, [r3]
   15480:	cmp	r3, #0
   15484:	beq	154e4 <__printf_chk@plt+0x4204>
   15488:	mov	r0, #0
   1548c:	pop	{r4, r5, r6, pc}
   15490:	add	r2, r3, r3, lsl #3
   15494:	ldr	r1, [r5, #52]	; 0x34
   15498:	ldr	r3, [r5, #40]	; 0x28
   1549c:	ldr	ip, [pc, #72]	; 154ec <__printf_chk@plt+0x420c>
   154a0:	add	r2, r1, r2, lsl #2
   154a4:	cmp	r3, #0
   154a8:	ldr	r0, [r2, #28]
   154ac:	ldr	r2, [ip]
   154b0:	bne	154d8 <__printf_chk@plt+0x41f8>
   154b4:	cmp	r6, r2
   154b8:	popeq	{r4, r5, r6, pc}
   154bc:	mov	r1, r6
   154c0:	pop	{r4, r5, r6, lr}
   154c4:	b	14850 <__printf_chk@plt+0x3570>
   154c8:	ldr	r1, [pc, #32]	; 154f0 <__printf_chk@plt+0x4210>
   154cc:	mov	r0, #460	; 0x1cc
   154d0:	bl	13db0 <__printf_chk@plt+0x2ad0>
   154d4:	b	1545c <__printf_chk@plt+0x417c>
   154d8:	mov	r1, r6
   154dc:	pop	{r4, r5, r6, lr}
   154e0:	b	14964 <__printf_chk@plt+0x3684>
   154e4:	bl	11094 <abort@plt>
   154e8:	andeq	r4, r3, r0, asr #22
   154ec:	andeq	r4, r3, r8, ror #22
   154f0:	strdeq	sp, [r1], -ip
   154f4:	push	{r4, r5, r6, lr}
   154f8:	subs	r4, r1, #0
   154fc:	mov	r5, r0
   15500:	blt	15514 <__printf_chk@plt+0x4234>
   15504:	cmp	r4, #1000	; 0x3e8
   15508:	moveq	r4, #0
   1550c:	str	r4, [r5, #40]	; 0x28
   15510:	pop	{r4, r5, r6, pc}
   15514:	ldr	r1, [pc, #12]	; 15528 <__printf_chk@plt+0x4248>
   15518:	ldr	r0, [pc, #12]	; 1552c <__printf_chk@plt+0x424c>
   1551c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15520:	str	r4, [r5, #40]	; 0x28
   15524:	pop	{r4, r5, r6, pc}
   15528:	strdeq	sp, [r1], -ip
   1552c:	ldrdeq	r0, [r0], -sl
   15530:	ldr	r0, [r0, #40]	; 0x28
   15534:	bx	lr
   15538:	ldr	r3, [r0, #40]	; 0x28
   1553c:	ldr	r2, [pc, #28]	; 15560 <__printf_chk@plt+0x4280>
   15540:	cmp	r3, #0
   15544:	ldr	r0, [r0, #12]
   15548:	ldr	r2, [r2]
   1554c:	bne	1555c <__printf_chk@plt+0x427c>
   15550:	cmp	r1, r2
   15554:	bxeq	lr
   15558:	b	14850 <__printf_chk@plt+0x3570>
   1555c:	b	14964 <__printf_chk@plt+0x3684>
   15560:	andeq	r4, r3, r8, ror #22
   15564:	push	{lr}		; (str lr, [sp, #-4]!)
   15568:	ldr	lr, [sp, #4]
   1556c:	stm	r0, {r1, r2, r3, lr}
   15570:	pop	{pc}		; (ldr pc, [sp], #4)
   15574:	push	{r4, r5, r6, r7, r8, lr}
   15578:	mov	r6, r1
   1557c:	ldr	r5, [r0, #8]
   15580:	mov	r8, r2
   15584:	cmp	r5, #0
   15588:	mov	r7, r3
   1558c:	beq	155e8 <__printf_chk@plt+0x4308>
   15590:	ldr	r3, [r6]
   15594:	ldr	ip, [r8]
   15598:	ldr	r4, [pc, #124]	; 1561c <__printf_chk@plt+0x433c>
   1559c:	add	ip, ip, r3, lsl #10
   155a0:	mov	r0, #16
   155a4:	smull	r3, r4, r4, ip
   155a8:	add	r3, r4, ip
   155ac:	asr	r4, ip, #31
   155b0:	rsb	r4, r4, r3, asr #8
   155b4:	rsb	r3, r4, r4, lsl #6
   155b8:	rsb	r4, r4, r3, lsl #3
   155bc:	sub	ip, ip, r4
   155c0:	eor	r4, ip, ip, asr #31
   155c4:	sub	r4, r4, ip, asr #31
   155c8:	bl	1983c <_Znwj@@Base>
   155cc:	ldr	r3, [r5, r4, lsl #2]
   155d0:	str	r6, [r0]
   155d4:	str	r3, [r0, #12]
   155d8:	str	r8, [r0, #4]
   155dc:	str	r7, [r0, #8]
   155e0:	str	r0, [r5, r4, lsl #2]
   155e4:	pop	{r4, r5, r6, r7, r8, pc}
   155e8:	mov	r4, r0
   155ec:	ldr	r0, [pc, #44]	; 15620 <__printf_chk@plt+0x4340>
   155f0:	bl	11088 <_Znaj@plt>
   155f4:	mov	lr, #0
   155f8:	add	ip, r0, #2000	; 0x7d0
   155fc:	mov	r5, r0
   15600:	add	ip, ip, #8
   15604:	sub	r0, r0, #4
   15608:	str	r5, [r4, #8]
   1560c:	str	lr, [r0, #4]!
   15610:	cmp	ip, r0
   15614:	bne	1560c <__printf_chk@plt+0x432c>
   15618:	b	15590 <__printf_chk@plt+0x42b0>
   1561c:	subhi	r4, sl, #1552	; 0x610
   15620:	ldrdeq	r0, [r0], -ip
   15624:	ldr	ip, [r0, #8]
   15628:	cmp	ip, #0
   1562c:	beq	156d4 <__printf_chk@plt+0x43f4>
   15630:	push	{r4, r5, lr}
   15634:	mov	lr, r3
   15638:	ldr	r5, [r1]
   1563c:	ldr	r3, [r2]
   15640:	ldr	r4, [pc, #160]	; 156e8 <__printf_chk@plt+0x4408>
   15644:	add	r3, r3, r5, lsl #10
   15648:	smull	r5, r4, r4, r3
   1564c:	add	r5, r4, r3
   15650:	asr	r4, r3, #31
   15654:	rsb	r4, r4, r5, asr #8
   15658:	rsb	r5, r4, r4, lsl #6
   1565c:	rsb	r4, r4, r5, lsl #3
   15660:	sub	r3, r3, r4
   15664:	cmp	r3, #0
   15668:	rsblt	r3, r3, #0
   1566c:	ldr	ip, [ip, r3, lsl #2]
   15670:	cmp	ip, #0
   15674:	bne	15688 <__printf_chk@plt+0x43a8>
   15678:	b	156cc <__printf_chk@plt+0x43ec>
   1567c:	ldr	ip, [ip, #12]
   15680:	cmp	ip, #0
   15684:	beq	156cc <__printf_chk@plt+0x43ec>
   15688:	ldr	r3, [ip]
   1568c:	cmp	r3, r1
   15690:	bne	1567c <__printf_chk@plt+0x439c>
   15694:	ldr	r3, [ip, #4]
   15698:	cmp	r3, r2
   1569c:	bne	1567c <__printf_chk@plt+0x439c>
   156a0:	ldr	r3, [r0, #40]	; 0x28
   156a4:	ldr	r2, [pc, #64]	; 156ec <__printf_chk@plt+0x440c>
   156a8:	cmp	r3, #0
   156ac:	ldr	r0, [ip, #8]
   156b0:	ldr	r2, [r2]
   156b4:	bne	156dc <__printf_chk@plt+0x43fc>
   156b8:	cmp	r2, lr
   156bc:	popeq	{r4, r5, pc}
   156c0:	mov	r1, lr
   156c4:	pop	{r4, r5, lr}
   156c8:	b	14850 <__printf_chk@plt+0x3570>
   156cc:	mov	r0, ip
   156d0:	pop	{r4, r5, pc}
   156d4:	mov	r0, ip
   156d8:	bx	lr
   156dc:	mov	r1, lr
   156e0:	pop	{r4, r5, lr}
   156e4:	b	14964 <__printf_chk@plt+0x3684>
   156e8:	subhi	r4, sl, #1552	; 0x610
   156ec:	andeq	r4, r3, r8, ror #22
   156f0:	ldr	r0, [r0, #4]
   156f4:	and	r0, r0, r1
   156f8:	bx	lr
   156fc:	push	{r4, r5, r6, lr}
   15700:	mov	r5, r0
   15704:	ldr	r4, [r1]
   15708:	cmp	r4, #0
   1570c:	blt	15754 <__printf_chk@plt+0x4474>
   15710:	ldr	r3, [r5, #48]	; 0x30
   15714:	cmp	r3, r4
   15718:	ble	1572c <__printf_chk@plt+0x444c>
   1571c:	ldr	r3, [r5, #44]	; 0x2c
   15720:	ldr	r3, [r3, r4, lsl #2]
   15724:	cmp	r3, #0
   15728:	bge	15744 <__printf_chk@plt+0x4464>
   1572c:	ldr	r3, [pc, #52]	; 15768 <__printf_chk@plt+0x4488>
   15730:	ldr	r3, [r3]
   15734:	cmp	r3, #0
   15738:	beq	15764 <__printf_chk@plt+0x4484>
   1573c:	mov	r0, #0
   15740:	pop	{r4, r5, r6, pc}
   15744:	ldr	r2, [r5, #52]	; 0x34
   15748:	add	r3, r3, r3, lsl #3
   1574c:	ldrb	r0, [r2, r3, lsl #2]
   15750:	pop	{r4, r5, r6, pc}
   15754:	ldr	r1, [pc, #16]	; 1576c <__printf_chk@plt+0x448c>
   15758:	ldr	r0, [pc, #16]	; 15770 <__printf_chk@plt+0x4490>
   1575c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15760:	b	15710 <__printf_chk@plt+0x4430>
   15764:	bl	11094 <abort@plt>
   15768:	andeq	r4, r3, r0, asr #22
   1576c:	strdeq	sp, [r1], -ip
   15770:	andeq	r0, r0, r5, lsl r2
   15774:	push	{r4, r5, r6, lr}
   15778:	mov	r5, r1
   1577c:	ldr	r4, [r1]
   15780:	mov	r6, r0
   15784:	cmp	r4, #0
   15788:	blt	157ec <__printf_chk@plt+0x450c>
   1578c:	ldr	r3, [r6, #48]	; 0x30
   15790:	cmp	r3, r4
   15794:	ble	157a8 <__printf_chk@plt+0x44c8>
   15798:	ldr	r3, [r6, #44]	; 0x2c
   1579c:	ldr	r3, [r3, r4, lsl #2]
   157a0:	cmp	r3, #0
   157a4:	bge	157d8 <__printf_chk@plt+0x44f8>
   157a8:	ldr	r3, [pc, #76]	; 157fc <__printf_chk@plt+0x451c>
   157ac:	ldr	r3, [r3]
   157b0:	cmp	r3, #0
   157b4:	beq	157d4 <__printf_chk@plt+0x44f4>
   157b8:	mov	r0, r5
   157bc:	bl	14d20 <__printf_chk@plt+0x3a40>
   157c0:	cmp	r0, #0
   157c4:	popge	{r4, r5, r6, pc}
   157c8:	ldr	r0, [r5, #4]
   157cc:	cmp	r0, #0
   157d0:	popge	{r4, r5, r6, pc}
   157d4:	bl	11094 <abort@plt>
   157d8:	ldr	r2, [r6, #52]	; 0x34
   157dc:	add	r3, r3, r3, lsl #3
   157e0:	add	r3, r2, r3, lsl #2
   157e4:	ldr	r0, [r3, #4]
   157e8:	pop	{r4, r5, r6, pc}
   157ec:	ldr	r1, [pc, #12]	; 15800 <__printf_chk@plt+0x4520>
   157f0:	mov	r0, #548	; 0x224
   157f4:	bl	13db0 <__printf_chk@plt+0x2ad0>
   157f8:	b	1578c <__printf_chk@plt+0x44ac>
   157fc:	andeq	r4, r3, r0, asr #22
   15800:	strdeq	sp, [r1], -ip
   15804:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15808:	mov	r8, r1
   1580c:	ldr	r7, [r1]
   15810:	mov	r5, r0
   15814:	cmp	r7, #0
   15818:	mov	r6, r2
   1581c:	blt	159a8 <__printf_chk@plt+0x46c8>
   15820:	ldr	r4, [r5, #40]	; 0x28
   15824:	cmp	r4, #0
   15828:	moveq	r4, r6
   1582c:	beq	1585c <__printf_chk@plt+0x457c>
   15830:	mov	r1, r4
   15834:	ldr	r0, [pc, #580]	; 15a80 <__printf_chk@plt+0x47a0>
   15838:	bl	1116c <__aeabi_idiv@plt>
   1583c:	cmp	r0, r6
   15840:	blt	159b8 <__printf_chk@plt+0x46d8>
   15844:	mul	r4, r6, r4
   15848:	ldr	r2, [pc, #564]	; 15a84 <__printf_chk@plt+0x47a4>
   1584c:	add	r3, r4, #500	; 0x1f4
   15850:	smull	r1, r2, r2, r3
   15854:	asr	r4, r3, #31
   15858:	rsb	r4, r4, r2, asr #6
   1585c:	ldr	r3, [r5, #48]	; 0x30
   15860:	cmp	r3, r7
   15864:	ble	15938 <__printf_chk@plt+0x4658>
   15868:	ldr	r3, [r5, #44]	; 0x2c
   1586c:	ldr	r9, [r3, r7, lsl #2]
   15870:	cmp	r9, #0
   15874:	blt	15938 <__printf_chk@plt+0x4658>
   15878:	ldr	sl, [pc, #520]	; 15a88 <__printf_chk@plt+0x47a8>
   1587c:	ldr	r3, [sl]
   15880:	cmp	r3, r4
   15884:	beq	15a00 <__printf_chk@plt+0x4720>
   15888:	ldr	r3, [pc, #508]	; 15a8c <__printf_chk@plt+0x47ac>
   1588c:	ldr	r3, [r3]
   15890:	cmp	r3, #0
   15894:	bne	15a00 <__printf_chk@plt+0x4720>
   15898:	ldr	r8, [r5, #64]	; 0x40
   1589c:	cmp	r8, #0
   158a0:	beq	15a2c <__printf_chk@plt+0x474c>
   158a4:	ldr	r3, [r8, #4]
   158a8:	cmp	r3, r4
   158ac:	moveq	r7, r8
   158b0:	bne	158c8 <__printf_chk@plt+0x45e8>
   158b4:	b	158f0 <__printf_chk@plt+0x4610>
   158b8:	ldr	r3, [r7, #4]
   158bc:	cmp	r3, r4
   158c0:	beq	15a14 <__printf_chk@plt+0x4734>
   158c4:	mov	r8, r7
   158c8:	ldr	r7, [r8]
   158cc:	cmp	r7, #0
   158d0:	bne	158b8 <__printf_chk@plt+0x45d8>
   158d4:	mov	r0, #12
   158d8:	bl	1983c <_Znwj@@Base>
   158dc:	mov	r1, r4
   158e0:	ldrd	r2, [r5, #60]	; 0x3c
   158e4:	mov	r7, r0
   158e8:	bl	15098 <__printf_chk@plt+0x3db8>
   158ec:	str	r7, [r5, #64]	; 0x40
   158f0:	ldr	r4, [r7, #8]
   158f4:	ldr	r0, [r4, r9, lsl #2]
   158f8:	cmp	r0, #0
   158fc:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   15900:	ldr	r2, [r5, #52]	; 0x34
   15904:	add	r1, r9, r9, lsl #3
   15908:	ldr	r3, [r5, #40]	; 0x28
   1590c:	add	r1, r2, r1, lsl #2
   15910:	cmp	r3, #0
   15914:	ldr	r2, [sl]
   15918:	ldr	r0, [r1, #8]
   1591c:	bne	15a4c <__printf_chk@plt+0x476c>
   15920:	cmp	r6, r2
   15924:	beq	15930 <__printf_chk@plt+0x4650>
   15928:	mov	r1, r6
   1592c:	bl	14850 <__printf_chk@plt+0x3570>
   15930:	str	r0, [r4, r9, lsl #2]
   15934:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15938:	ldr	r3, [pc, #336]	; 15a90 <__printf_chk@plt+0x47b0>
   1593c:	ldr	r3, [r3]
   15940:	cmp	r3, #0
   15944:	beq	15a64 <__printf_chk@plt+0x4784>
   15948:	mov	r1, r8
   1594c:	mov	r0, r5
   15950:	bl	15774 <__printf_chk@plt+0x4494>
   15954:	bl	110ac <wcwidth@plt>
   15958:	ldr	r3, [pc, #296]	; 15a88 <__printf_chk@plt+0x47a8>
   1595c:	ldr	r2, [r3]
   15960:	cmp	r0, #1
   15964:	addgt	r0, r0, r0, lsl #1
   15968:	movle	r0, #24
   1596c:	lslgt	r0, r0, #3
   15970:	cmp	r2, r4
   15974:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15978:	ldr	r3, [pc, #268]	; 15a8c <__printf_chk@plt+0x47ac>
   1597c:	ldr	r3, [r3]
   15980:	cmp	r3, #0
   15984:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   15988:	ldr	r3, [r5, #40]	; 0x28
   1598c:	cmp	r3, #0
   15990:	bne	159f4 <__printf_chk@plt+0x4714>
   15994:	cmp	r2, r6
   15998:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1599c:	mov	r1, r6
   159a0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   159a4:	b	14850 <__printf_chk@plt+0x3570>
   159a8:	ldr	r1, [pc, #228]	; 15a94 <__printf_chk@plt+0x47b4>
   159ac:	mov	r0, #344	; 0x158
   159b0:	bl	13db0 <__printf_chk@plt+0x2ad0>
   159b4:	b	15820 <__printf_chk@plt+0x4540>
   159b8:	vmov	s15, r4
   159bc:	vmov	s13, r6
   159c0:	vldr	d4, [pc, #168]	; 15a70 <__printf_chk@plt+0x4790>
   159c4:	vldr	d5, [pc, #172]	; 15a78 <__printf_chk@plt+0x4798>
   159c8:	vcvt.f64.s32	d7, s15
   159cc:	vcvt.f64.s32	d6, s13
   159d0:	ldr	r3, [r5, #48]	; 0x30
   159d4:	cmp	r3, r7
   159d8:	vmul.f64	d7, d6, d7
   159dc:	vdiv.f64	d6, d7, d4
   159e0:	vadd.f64	d6, d6, d5
   159e4:	vcvt.s32.f64	s15, d6
   159e8:	vmov	r4, s15
   159ec:	ble	15938 <__printf_chk@plt+0x4658>
   159f0:	b	15868 <__printf_chk@plt+0x4588>
   159f4:	mov	r1, r6
   159f8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   159fc:	b	14964 <__printf_chk@plt+0x3684>
   15a00:	ldr	r3, [r5, #52]	; 0x34
   15a04:	add	r9, r9, r9, lsl #3
   15a08:	add	r9, r3, r9, lsl #2
   15a0c:	ldr	r0, [r9, #8]
   15a10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15a14:	ldr	r3, [r7]
   15a18:	str	r3, [r8]
   15a1c:	ldr	r3, [r5, #64]	; 0x40
   15a20:	str	r3, [r7]
   15a24:	str	r7, [r5, #64]	; 0x40
   15a28:	b	158f0 <__printf_chk@plt+0x4610>
   15a2c:	mov	r0, #12
   15a30:	bl	1983c <_Znwj@@Base>
   15a34:	mov	r3, r8
   15a38:	mov	r1, r4
   15a3c:	ldr	r2, [r5, #60]	; 0x3c
   15a40:	mov	r7, r0
   15a44:	bl	15098 <__printf_chk@plt+0x3db8>
   15a48:	b	158ec <__printf_chk@plt+0x460c>
   15a4c:	mov	r1, r6
   15a50:	bl	14964 <__printf_chk@plt+0x3684>
   15a54:	b	15930 <__printf_chk@plt+0x4650>
   15a58:	mov	r0, r7
   15a5c:	bl	1988c <_ZdlPv@@Base>
   15a60:	bl	110f4 <__cxa_end_cleanup@plt>
   15a64:	bl	11094 <abort@plt>
   15a68:	b	15a58 <__printf_chk@plt+0x4778>
   15a6c:	nop			; (mov r0, r0)
   15a70:	andeq	r0, r0, r0
   15a74:	addmi	r4, pc, r0
   15a78:	andeq	r0, r0, r0
   15a7c:	svccc	0x00e00000
   15a80:	svcvc	0x00fffe0b
   15a84:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   15a88:	andeq	r4, r3, r8, ror #22
   15a8c:	andeq	r4, r3, r8, asr #22
   15a90:	andeq	r4, r3, r0, asr #22
   15a94:	strdeq	sp, [r1], -ip
   15a98:	ldr	r0, [r0, #20]
   15a9c:	bx	lr
   15aa0:	ldr	r0, [r0, #24]
   15aa4:	bx	lr
   15aa8:	push	{r4, r5, r6, lr}
   15aac:	mov	r5, r0
   15ab0:	ldr	r4, [r1]
   15ab4:	cmp	r4, #0
   15ab8:	blt	15b04 <__printf_chk@plt+0x4824>
   15abc:	ldr	r3, [r5, #48]	; 0x30
   15ac0:	cmp	r3, r4
   15ac4:	ble	15ad8 <__printf_chk@plt+0x47f8>
   15ac8:	ldr	r3, [r5, #44]	; 0x2c
   15acc:	ldr	r3, [r3, r4, lsl #2]
   15ad0:	cmp	r3, #0
   15ad4:	bge	15af0 <__printf_chk@plt+0x4810>
   15ad8:	ldr	r3, [pc, #56]	; 15b18 <__printf_chk@plt+0x4838>
   15adc:	ldr	r3, [r3]
   15ae0:	cmp	r3, #0
   15ae4:	beq	15b14 <__printf_chk@plt+0x4834>
   15ae8:	mov	r0, #0
   15aec:	pop	{r4, r5, r6, pc}
   15af0:	ldr	r2, [r5, #52]	; 0x34
   15af4:	add	r3, r3, r3, lsl #3
   15af8:	add	r3, r2, r3, lsl #2
   15afc:	ldr	r0, [r3, #32]
   15b00:	pop	{r4, r5, r6, pc}
   15b04:	ldr	r1, [pc, #16]	; 15b1c <__printf_chk@plt+0x483c>
   15b08:	ldr	r0, [pc, #16]	; 15b20 <__printf_chk@plt+0x4840>
   15b0c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15b10:	b	15abc <__printf_chk@plt+0x47dc>
   15b14:	bl	11094 <abort@plt>
   15b18:	andeq	r4, r3, r0, asr #22
   15b1c:	strdeq	sp, [r1], -ip
   15b20:	andeq	r0, r0, r5, asr #4
   15b24:	ldr	r3, [pc, #4]	; 15b30 <__printf_chk@plt+0x4850>
   15b28:	ldr	r0, [r3]
   15b2c:	bx	lr
   15b30:	andeq	r4, r3, ip, lsr fp
   15b34:	push	{r4, r5, r6, r7, r8, lr}
   15b38:	mov	r4, r0
   15b3c:	ldr	r6, [r0, #48]	; 0x30
   15b40:	cmp	r6, #0
   15b44:	bne	15b90 <__printf_chk@plt+0x48b0>
   15b48:	cmp	r1, #127	; 0x7f
   15b4c:	bgt	15c04 <__printf_chk@plt+0x4924>
   15b50:	mov	r3, #128	; 0x80
   15b54:	str	r3, [r0, #48]	; 0x30
   15b58:	mov	r0, #512	; 0x200
   15b5c:	bl	11088 <_Znaj@plt>
   15b60:	ldr	r3, [r4, #48]	; 0x30
   15b64:	cmp	r3, #0
   15b68:	str	r0, [r4, #44]	; 0x2c
   15b6c:	pople	{r4, r5, r6, r7, r8, pc}
   15b70:	add	r3, r0, r3, lsl #2
   15b74:	sub	r3, r3, #4
   15b78:	sub	r0, r0, #4
   15b7c:	mvn	r2, #0
   15b80:	str	r2, [r0, #4]!
   15b84:	cmp	r0, r3
   15b88:	bne	15b80 <__printf_chk@plt+0x48a0>
   15b8c:	pop	{r4, r5, r6, r7, r8, pc}
   15b90:	lsl	r0, r6, #1
   15b94:	cmp	r0, r1
   15b98:	addle	r0, r1, #10
   15b9c:	cmn	r0, #-536870910	; 0xe0000002
   15ba0:	str	r0, [r4, #48]	; 0x30
   15ba4:	lslls	r0, r0, #2
   15ba8:	mvnhi	r0, #0
   15bac:	ldr	r5, [r4, #44]	; 0x2c
   15bb0:	bl	11088 <_Znaj@plt>
   15bb4:	lsl	r7, r6, #2
   15bb8:	mov	r1, r5
   15bbc:	mov	r2, r7
   15bc0:	str	r0, [r4, #44]	; 0x2c
   15bc4:	bl	1119c <memcpy@plt>
   15bc8:	ldr	r1, [r4, #48]	; 0x30
   15bcc:	cmp	r6, r1
   15bd0:	mov	r3, r0
   15bd4:	bge	15bf8 <__printf_chk@plt+0x4918>
   15bd8:	sub	r0, r7, #4
   15bdc:	add	r1, r3, r1, lsl #2
   15be0:	add	r0, r3, r0
   15be4:	mvn	r2, #0
   15be8:	sub	r3, r1, #4
   15bec:	str	r2, [r0, #4]!
   15bf0:	cmp	r0, r3
   15bf4:	bne	15bec <__printf_chk@plt+0x490c>
   15bf8:	mov	r0, r5
   15bfc:	pop	{r4, r5, r6, r7, r8, lr}
   15c00:	b	1113c <_ZdaPv@plt>
   15c04:	add	r1, r1, #10
   15c08:	cmn	r1, #-536870910	; 0xe0000002
   15c0c:	str	r1, [r0, #48]	; 0x30
   15c10:	lslle	r0, r1, #2
   15c14:	mvngt	r0, #0
   15c18:	b	15b5c <__printf_chk@plt+0x487c>
   15c1c:	push	{r4, r5, r6, lr}
   15c20:	mov	r5, r0
   15c24:	ldr	r6, [r0, #52]	; 0x34
   15c28:	cmp	r6, #0
   15c2c:	beq	15c74 <__printf_chk@plt+0x4994>
   15c30:	ldr	r4, [r0, #60]	; 0x3c
   15c34:	ldr	r3, [pc, #80]	; 15c8c <__printf_chk@plt+0x49ac>
   15c38:	lsl	r0, r4, #1
   15c3c:	cmp	r0, r3
   15c40:	str	r0, [r5, #60]	; 0x3c
   15c44:	addls	r0, r0, r4, lsl #4
   15c48:	mvnhi	r0, #0
   15c4c:	lslls	r0, r0, #2
   15c50:	bl	11088 <_Znaj@plt>
   15c54:	add	r4, r4, r4, lsl #3
   15c58:	mov	r1, r6
   15c5c:	lsl	r2, r4, #2
   15c60:	str	r0, [r5, #52]	; 0x34
   15c64:	bl	1119c <memcpy@plt>
   15c68:	mov	r0, r6
   15c6c:	pop	{r4, r5, r6, lr}
   15c70:	b	1113c <_ZdaPv@plt>
   15c74:	mov	r3, #16
   15c78:	str	r3, [r0, #60]	; 0x3c
   15c7c:	mov	r0, #576	; 0x240
   15c80:	bl	11088 <_Znaj@plt>
   15c84:	str	r0, [r5, #52]	; 0x34
   15c88:	pop	{r4, r5, r6, pc}
   15c8c:	orreq	r3, lr, #14876672	; 0xe30000
   15c90:	push	{r4, r5, r6, r7, r8, lr}
   15c94:	mov	r5, r0
   15c98:	ldr	r0, [r0, #48]	; 0x30
   15c9c:	subs	r4, r0, #1
   15ca0:	bmi	15d0c <__printf_chk@plt+0x4a2c>
   15ca4:	ldr	r6, [r5, #44]	; 0x2c
   15ca8:	ldr	r3, [r6, r4, lsl #2]
   15cac:	cmp	r3, #0
   15cb0:	bge	15d0c <__printf_chk@plt+0x4a2c>
   15cb4:	sub	r2, r0, #-1073741823	; 0xc0000001
   15cb8:	add	r2, r6, r2, lsl #2
   15cbc:	b	15cd0 <__printf_chk@plt+0x49f0>
   15cc0:	ldr	r1, [r2, #-4]!
   15cc4:	cmp	r1, #0
   15cc8:	bge	15d64 <__printf_chk@plt+0x4a84>
   15ccc:	mov	r4, r3
   15cd0:	subs	r3, r4, #1
   15cd4:	bcs	15cc0 <__printf_chk@plt+0x49e0>
   15cd8:	cmp	r0, #0
   15cdc:	ble	15d0c <__printf_chk@plt+0x4a2c>
   15ce0:	mov	r4, #0
   15ce4:	mov	r7, r4
   15ce8:	mov	r0, r4
   15cec:	bl	11088 <_Znaj@plt>
   15cf0:	mov	r2, r7
   15cf4:	mov	r1, r6
   15cf8:	str	r0, [r5, #44]	; 0x2c
   15cfc:	bl	1119c <memcpy@plt>
   15d00:	mov	r0, r6
   15d04:	bl	1113c <_ZdaPv@plt>
   15d08:	str	r4, [r5, #48]	; 0x30
   15d0c:	ldr	r3, [r5, #56]	; 0x38
   15d10:	ldr	r2, [r5, #60]	; 0x3c
   15d14:	cmp	r3, r2
   15d18:	popge	{r4, r5, r6, r7, r8, pc}
   15d1c:	ldr	r2, [pc, #92]	; 15d80 <__printf_chk@plt+0x4aa0>
   15d20:	ldr	r4, [r5, #52]	; 0x34
   15d24:	cmp	r3, r2
   15d28:	addls	r3, r3, r3, lsl #3
   15d2c:	mvnhi	r0, #0
   15d30:	lslls	r0, r3, #2
   15d34:	bl	11088 <_Znaj@plt>
   15d38:	ldr	r2, [r5, #56]	; 0x38
   15d3c:	mov	r1, r4
   15d40:	add	r2, r2, r2, lsl #3
   15d44:	lsl	r2, r2, #2
   15d48:	str	r0, [r5, #52]	; 0x34
   15d4c:	bl	1119c <memcpy@plt>
   15d50:	mov	r0, r4
   15d54:	bl	1113c <_ZdaPv@plt>
   15d58:	ldr	r3, [r5, #56]	; 0x38
   15d5c:	str	r3, [r5, #60]	; 0x3c
   15d60:	pop	{r4, r5, r6, r7, r8, pc}
   15d64:	cmp	r0, r4
   15d68:	ble	15d0c <__printf_chk@plt+0x4a2c>
   15d6c:	cmn	r4, #-536870911	; 0xe0000001
   15d70:	lsl	r7, r4, #2
   15d74:	movcc	r0, r7
   15d78:	mvncs	r0, #0
   15d7c:	b	15cec <__printf_chk@plt+0x4a0c>
   15d80:	orreq	r3, lr, #14876672	; 0xe30000
   15d84:	push	{r4, r5, r6, r7, r8, lr}
   15d88:	mov	r5, r0
   15d8c:	ldr	r6, [r1]
   15d90:	mov	r4, r2
   15d94:	cmp	r6, #0
   15d98:	blt	15df4 <__printf_chk@plt+0x4b14>
   15d9c:	ldr	r3, [r5, #48]	; 0x30
   15da0:	cmp	r3, r6
   15da4:	ble	15e0c <__printf_chk@plt+0x4b2c>
   15da8:	ldr	r3, [r5, #56]	; 0x38
   15dac:	ldr	r2, [r5, #60]	; 0x3c
   15db0:	add	r7, r3, #1
   15db4:	cmp	r7, r2
   15db8:	bge	15e34 <__printf_chk@plt+0x4b54>
   15dbc:	ldr	r2, [r5, #44]	; 0x2c
   15dc0:	mov	lr, r4
   15dc4:	ldr	ip, [r5, #52]	; 0x34
   15dc8:	str	r3, [r2, r6, lsl #2]
   15dcc:	add	r4, r3, r3, lsl #3
   15dd0:	ldm	lr!, {r0, r1, r2, r3}
   15dd4:	add	ip, ip, r4, lsl #2
   15dd8:	str	r7, [r5, #56]	; 0x38
   15ddc:	stmia	ip!, {r0, r1, r2, r3}
   15de0:	ldm	lr!, {r0, r1, r2, r3}
   15de4:	stmia	ip!, {r0, r1, r2, r3}
   15de8:	ldr	r3, [lr]
   15dec:	str	r3, [ip]
   15df0:	pop	{r4, r5, r6, r7, r8, pc}
   15df4:	ldr	r1, [pc, #108]	; 15e68 <__printf_chk@plt+0x4b88>
   15df8:	ldr	r0, [pc, #108]	; 15e6c <__printf_chk@plt+0x4b8c>
   15dfc:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15e00:	ldr	r3, [r5, #48]	; 0x30
   15e04:	cmp	r3, r6
   15e08:	bgt	15da8 <__printf_chk@plt+0x4ac8>
   15e0c:	mov	r1, r6
   15e10:	mov	r0, r5
   15e14:	bl	15b34 <__printf_chk@plt+0x4854>
   15e18:	ldr	r3, [r5, #48]	; 0x30
   15e1c:	cmp	r3, r6
   15e20:	bgt	15da8 <__printf_chk@plt+0x4ac8>
   15e24:	ldr	r1, [pc, #60]	; 15e68 <__printf_chk@plt+0x4b88>
   15e28:	ldr	r0, [pc, #64]	; 15e70 <__printf_chk@plt+0x4b90>
   15e2c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15e30:	b	15da8 <__printf_chk@plt+0x4ac8>
   15e34:	mov	r0, r5
   15e38:	bl	15c1c <__printf_chk@plt+0x493c>
   15e3c:	ldr	r3, [r5, #56]	; 0x38
   15e40:	ldr	r2, [r5, #60]	; 0x3c
   15e44:	add	r7, r3, #1
   15e48:	cmp	r7, r2
   15e4c:	blt	15dbc <__printf_chk@plt+0x4adc>
   15e50:	ldr	r1, [pc, #16]	; 15e68 <__printf_chk@plt+0x4b88>
   15e54:	mov	r0, #668	; 0x29c
   15e58:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15e5c:	ldr	r3, [r5, #56]	; 0x38
   15e60:	add	r7, r3, #1
   15e64:	b	15dbc <__printf_chk@plt+0x4adc>
   15e68:	strdeq	sp, [r1], -ip
   15e6c:	muleq	r0, r6, r2
   15e70:	muleq	r0, r9, r2
   15e74:	push	{r4, r5, r6, lr}
   15e78:	mov	r6, r0
   15e7c:	ldr	r4, [r1]
   15e80:	ldr	r5, [r2]
   15e84:	cmp	r4, #0
   15e88:	cmpge	r5, #0
   15e8c:	blt	15eb4 <__printf_chk@plt+0x4bd4>
   15e90:	ldr	r3, [r0, #48]	; 0x30
   15e94:	cmp	r3, r5
   15e98:	ble	15eb4 <__printf_chk@plt+0x4bd4>
   15e9c:	cmp	r4, r3
   15ea0:	bge	15ecc <__printf_chk@plt+0x4bec>
   15ea4:	ldr	r3, [r6, #44]	; 0x2c
   15ea8:	ldr	r2, [r3, r5, lsl #2]
   15eac:	str	r2, [r3, r4, lsl #2]
   15eb0:	pop	{r4, r5, r6, pc}
   15eb4:	ldr	r1, [pc, #32]	; 15edc <__printf_chk@plt+0x4bfc>
   15eb8:	ldr	r0, [pc, #32]	; 15ee0 <__printf_chk@plt+0x4c00>
   15ebc:	bl	13db0 <__printf_chk@plt+0x2ad0>
   15ec0:	ldr	r3, [r6, #48]	; 0x30
   15ec4:	cmp	r4, r3
   15ec8:	blt	15ea4 <__printf_chk@plt+0x4bc4>
   15ecc:	mov	r1, r4
   15ed0:	mov	r0, r6
   15ed4:	bl	15b34 <__printf_chk@plt+0x4854>
   15ed8:	b	15ea4 <__printf_chk@plt+0x4bc4>
   15edc:	strdeq	sp, [r1], -ip
   15ee0:	andeq	r0, r0, r5, lsr #5
   15ee4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ee8:	mov	r8, r3
   15eec:	ldr	r6, [pc, #460]	; 160c0 <__printf_chk@plt+0x4de0>
   15ef0:	sub	sp, sp, #308	; 0x134
   15ef4:	mov	r7, r1
   15ef8:	ldr	r3, [r6]
   15efc:	mov	r5, r0
   15f00:	mov	r9, r2
   15f04:	mov	r2, #1
   15f08:	str	r0, [sp, #12]
   15f0c:	str	r2, [sp, #8]
   15f10:	str	r3, [sp, #300]	; 0x12c
   15f14:	ldrb	r3, [r5]
   15f18:	ldr	r2, [pc, #420]	; 160c4 <__printf_chk@plt+0x4de4>
   15f1c:	ldrb	r4, [r2, r3]
   15f20:	cmp	r4, #0
   15f24:	bne	16018 <__printf_chk@plt+0x4d38>
   15f28:	ldr	fp, [pc, #408]	; 160c8 <__printf_chk@plt+0x4de8>
   15f2c:	b	15f40 <__printf_chk@plt+0x4c60>
   15f30:	add	r4, r4, #1
   15f34:	cmp	r4, #41	; 0x29
   15f38:	add	fp, fp, #24
   15f3c:	beq	15fac <__printf_chk@plt+0x4ccc>
   15f40:	ldr	sl, [fp]
   15f44:	mov	r1, r5
   15f48:	mov	r0, sl
   15f4c:	bl	10fec <strcasecmp@plt>
   15f50:	cmp	r0, #0
   15f54:	bne	15f30 <__printf_chk@plt+0x4c50>
   15f58:	cmp	r9, #0
   15f5c:	addne	r3, r4, r4, lsl #1
   15f60:	ldrne	r2, [pc, #352]	; 160c8 <__printf_chk@plt+0x4de8>
   15f64:	addne	r3, r2, r3, lsl #3
   15f68:	ldrdne	r0, [r3, #8]
   15f6c:	strdne	r0, [r9]
   15f70:	cmp	r8, #0
   15f74:	addne	r4, r4, r4, lsl #1
   15f78:	ldrne	r3, [pc, #328]	; 160c8 <__printf_chk@plt+0x4de8>
   15f7c:	addne	r4, r3, r4, lsl #3
   15f80:	ldrdne	r0, [r4, #16]
   15f84:	strdne	r0, [r8]
   15f88:	cmp	r7, #0
   15f8c:	strne	sl, [r7]
   15f90:	mov	r0, #1
   15f94:	ldr	r2, [sp, #300]	; 0x12c
   15f98:	ldr	r3, [r6]
   15f9c:	cmp	r2, r3
   15fa0:	bne	160bc <__printf_chk@plt+0x4ddc>
   15fa4:	add	sp, sp, #308	; 0x134
   15fa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15fac:	ldr	r3, [sp, #8]
   15fb0:	cmp	r3, #0
   15fb4:	beq	16010 <__printf_chk@plt+0x4d30>
   15fb8:	ldr	r1, [pc, #268]	; 160cc <__printf_chk@plt+0x4dec>
   15fbc:	ldr	r0, [sp, #12]
   15fc0:	bl	11250 <fopen64@plt>
   15fc4:	subs	r4, r0, #0
   15fc8:	beq	16010 <__printf_chk@plt+0x4d30>
   15fcc:	mov	r2, r4
   15fd0:	mov	r1, #254	; 0xfe
   15fd4:	add	r0, sp, #44	; 0x2c
   15fd8:	bl	11160 <fgets@plt>
   15fdc:	mov	r0, r4
   15fe0:	bl	111d8 <fclose@plt>
   15fe4:	add	r0, sp, #44	; 0x2c
   15fe8:	bl	111c0 <strlen@plt>
   15fec:	add	r5, sp, #44	; 0x2c
   15ff0:	mov	r3, #0
   15ff4:	str	r3, [sp, #8]
   15ff8:	add	r0, r5, r0
   15ffc:	ldrb	r3, [r0, #-1]
   16000:	cmp	r3, #10
   16004:	moveq	r3, #0
   16008:	strbeq	r3, [r0, #-1]
   1600c:	b	15f14 <__printf_chk@plt+0x4c34>
   16010:	mov	r0, #0
   16014:	b	15f94 <__printf_chk@plt+0x4cb4>
   16018:	add	r3, sp, #40	; 0x28
   1601c:	add	r4, sp, #24
   16020:	str	r3, [sp, #4]
   16024:	mov	r0, r5
   16028:	add	r2, sp, #16
   1602c:	str	r4, [sp]
   16030:	add	r3, sp, #36	; 0x24
   16034:	ldr	r1, [pc, #148]	; 160d0 <__printf_chk@plt+0x4df0>
   16038:	bl	11238 <sscanf@plt>
   1603c:	cmp	r0, #4
   16040:	bne	16010 <__printf_chk@plt+0x4d30>
   16044:	vldr	d7, [sp, #16]
   16048:	vcmpe.f64	d7, #0.0
   1604c:	vmrs	APSR_nzcv, fpscr
   16050:	ble	16010 <__printf_chk@plt+0x4d30>
   16054:	vldr	d7, [sp, #24]
   16058:	vcmpe.f64	d7, #0.0
   1605c:	vmrs	APSR_nzcv, fpscr
   16060:	ble	16010 <__printf_chk@plt+0x4d30>
   16064:	add	r0, sp, #16
   16068:	ldrb	r1, [sp, #36]	; 0x24
   1606c:	bl	14efc <__printf_chk@plt+0x3c1c>
   16070:	cmp	r0, #0
   16074:	beq	16010 <__printf_chk@plt+0x4d30>
   16078:	mov	r0, r4
   1607c:	ldrb	r1, [sp, #40]	; 0x28
   16080:	bl	14efc <__printf_chk@plt+0x3c1c>
   16084:	cmp	r0, #0
   16088:	beq	16010 <__printf_chk@plt+0x4d30>
   1608c:	cmp	r9, #0
   16090:	ldrdne	r2, [sp, #16]
   16094:	strdne	r2, [r9]
   16098:	cmp	r8, #0
   1609c:	ldrdne	r2, [sp, #24]
   160a0:	strdne	r2, [r8]
   160a4:	cmp	r7, #0
   160a8:	beq	15f90 <__printf_chk@plt+0x4cb0>
   160ac:	ldr	r3, [pc, #32]	; 160d4 <__printf_chk@plt+0x4df4>
   160b0:	mov	r0, #1
   160b4:	str	r3, [r7]
   160b8:	b	15f94 <__printf_chk@plt+0x4cb4>
   160bc:	bl	110e8 <__stack_chk_fail@plt>
   160c0:	andeq	r0, r3, r0, lsr #27
   160c4:	strdeq	r4, [r3], -r8
   160c8:	strdeq	r5, [r3], -r8
   160cc:	andeq	sp, r1, r0, lsr #17
   160d0:	andeq	sp, r1, r4, asr #28
   160d4:	andeq	sp, r1, ip, asr lr
   160d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   160dc:	vpush	{d8-d9}
   160e0:	ldr	r9, [pc, #1040]	; 164f8 <__printf_chk@plt+0x5218>
   160e4:	ldr	r4, [r0, #20]
   160e8:	mov	r7, r0
   160ec:	sub	sp, sp, #148	; 0x94
   160f0:	ldr	r3, [r9]
   160f4:	mov	r5, r1
   160f8:	mov	r0, r4
   160fc:	ldr	r1, [pc, #1016]	; 164fc <__printf_chk@plt+0x521c>
   16100:	str	r2, [sp, #16]
   16104:	str	r3, [sp, #140]	; 0x8c
   16108:	bl	11208 <strcmp@plt>
   1610c:	subs	r8, r0, #0
   16110:	bne	16148 <__printf_chk@plt+0x4e68>
   16114:	cmp	r5, #0
   16118:	beq	16348 <__printf_chk@plt+0x5068>
   1611c:	mov	r8, #0
   16120:	mov	r3, #1
   16124:	str	r3, [r5]
   16128:	ldr	r2, [sp, #140]	; 0x8c
   1612c:	ldr	r3, [r9]
   16130:	mov	r0, r8
   16134:	cmp	r2, r3
   16138:	bne	16c84 <__printf_chk@plt+0x59a4>
   1613c:	add	sp, sp, #148	; 0x94
   16140:	vpop	{d8-d9}
   16144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16148:	mov	r0, r4
   1614c:	add	r1, sp, #28
   16150:	bl	178c8 <__printf_chk@plt+0x65e8>
   16154:	cmp	r0, #0
   16158:	beq	16404 <__printf_chk@plt+0x5124>
   1615c:	ldr	r3, [sp, #28]
   16160:	ldr	r2, [sp, #16]
   16164:	str	r3, [sp, #80]	; 0x50
   16168:	mov	r3, #0
   1616c:	str	r3, [sp, #84]	; 0x54
   16170:	str	r3, [sp, #88]	; 0x58
   16174:	str	r3, [sp, #100]	; 0x64
   16178:	mov	r3, #1
   1617c:	vldr	d8, [pc, #868]	; 164e8 <__printf_chk@plt+0x5208>
   16180:	vldr	d9, [pc, #872]	; 164f0 <__printf_chk@plt+0x5210>
   16184:	ldr	r5, [pc, #968]	; 16554 <__printf_chk@plt+0x5274>
   16188:	ldr	r6, [pc, #880]	; 16500 <__printf_chk@plt+0x5220>
   1618c:	ldr	sl, [pc, #880]	; 16504 <__printf_chk@plt+0x5224>
   16190:	ldr	fp, [pc, #880]	; 16508 <__printf_chk@plt+0x5228>
   16194:	str	r0, [sp, #76]	; 0x4c
   16198:	str	r2, [sp, #96]	; 0x60
   1619c:	str	r3, [sp, #92]	; 0x5c
   161a0:	b	161c4 <__printf_chk@plt+0x4ee4>
   161a4:	mov	r1, r5
   161a8:	ldr	r0, [sp, #100]	; 0x64
   161ac:	bl	11070 <strtok@plt>
   161b0:	mov	r1, r6
   161b4:	mov	r4, r0
   161b8:	bl	11208 <strcmp@plt>
   161bc:	cmp	r0, #0
   161c0:	bne	16200 <__printf_chk@plt+0x4f20>
   161c4:	add	r0, sp, #76	; 0x4c
   161c8:	bl	14b40 <__printf_chk@plt+0x3860>
   161cc:	cmp	r0, #0
   161d0:	bne	161a4 <__printf_chk@plt+0x4ec4>
   161d4:	ldr	r3, [pc, #924]	; 16578 <__printf_chk@plt+0x5298>
   161d8:	ldr	r3, [r3]
   161dc:	cmp	r3, #0
   161e0:	bne	1646c <__printf_chk@plt+0x518c>
   161e4:	ldr	r3, [sp, #96]	; 0x60
   161e8:	cmp	r3, #0
   161ec:	beq	164c8 <__printf_chk@plt+0x51e8>
   161f0:	mov	r8, #0
   161f4:	add	r0, sp, #76	; 0x4c
   161f8:	bl	14b08 <__printf_chk@plt+0x3828>
   161fc:	b	16128 <__printf_chk@plt+0x4e48>
   16200:	mov	r1, sl
   16204:	mov	r0, r4
   16208:	bl	11208 <strcmp@plt>
   1620c:	subs	r8, r0, #0
   16210:	beq	163cc <__printf_chk@plt+0x50ec>
   16214:	mov	r1, fp
   16218:	mov	r0, r4
   1621c:	bl	11208 <strcmp@plt>
   16220:	subs	r8, r0, #0
   16224:	beq	16360 <__printf_chk@plt+0x5080>
   16228:	ldr	r1, [pc, #732]	; 1650c <__printf_chk@plt+0x522c>
   1622c:	mov	r0, r4
   16230:	bl	11208 <strcmp@plt>
   16234:	subs	r8, r0, #0
   16238:	beq	16300 <__printf_chk@plt+0x5020>
   1623c:	ldr	r1, [pc, #716]	; 16510 <__printf_chk@plt+0x5230>
   16240:	mov	r0, r4
   16244:	bl	11208 <strcmp@plt>
   16248:	cmp	r0, #0
   1624c:	beq	16910 <__printf_chk@plt+0x5630>
   16250:	ldr	r1, [pc, #700]	; 16514 <__printf_chk@plt+0x5234>
   16254:	mov	r0, r4
   16258:	bl	11208 <strcmp@plt>
   1625c:	cmp	r0, #0
   16260:	moveq	r3, #1
   16264:	streq	r3, [r7, #16]
   16268:	beq	161c4 <__printf_chk@plt+0x4ee4>
   1626c:	ldr	r1, [pc, #740]	; 16558 <__printf_chk@plt+0x5278>
   16270:	mov	r0, r4
   16274:	bl	11208 <strcmp@plt>
   16278:	cmp	r0, #0
   1627c:	beq	165bc <__printf_chk@plt+0x52dc>
   16280:	ldr	r1, [pc, #724]	; 1655c <__printf_chk@plt+0x527c>
   16284:	mov	r0, r4
   16288:	bl	11208 <strcmp@plt>
   1628c:	cmp	r0, #0
   16290:	beq	165bc <__printf_chk@plt+0x52dc>
   16294:	ldr	r1, [pc, #636]	; 16518 <__printf_chk@plt+0x5238>
   16298:	mov	r0, #0
   1629c:	bl	11070 <strtok@plt>
   162a0:	ldr	r3, [r7]
   162a4:	ldr	r8, [r3, #8]
   162a8:	cmp	r0, #0
   162ac:	beq	162b4 <__printf_chk@plt+0x4fd4>
   162b0:	bl	14a24 <__printf_chk@plt+0x3744>
   162b4:	ldr	r3, [pc, #608]	; 1651c <__printf_chk@plt+0x523c>
   162b8:	cmp	r8, r3
   162bc:	beq	161c4 <__printf_chk@plt+0x4ee4>
   162c0:	ldr	r3, [sp, #84]	; 0x54
   162c4:	mov	r2, r0
   162c8:	str	r3, [sp]
   162cc:	mov	r1, r4
   162d0:	ldr	r3, [sp, #80]	; 0x50
   162d4:	mov	r0, r7
   162d8:	blx	r8
   162dc:	b	161c4 <__printf_chk@plt+0x4ee4>
   162e0:	ldr	r1, [pc, #568]	; 16520 <__printf_chk@plt+0x5240>
   162e4:	mov	r0, r4
   162e8:	bl	11208 <strcmp@plt>
   162ec:	cmp	r0, #0
   162f0:	bne	16434 <__printf_chk@plt+0x5154>
   162f4:	ldr	r3, [r7, #4]
   162f8:	orr	r3, r3, #4
   162fc:	str	r3, [r7, #4]
   16300:	mov	r1, r5
   16304:	mov	r0, #0
   16308:	bl	11070 <strtok@plt>
   1630c:	subs	r4, r0, #0
   16310:	beq	161c4 <__printf_chk@plt+0x4ee4>
   16314:	ldr	r1, [pc, #520]	; 16524 <__printf_chk@plt+0x5244>
   16318:	bl	11208 <strcmp@plt>
   1631c:	cmp	r0, #0
   16320:	beq	161c4 <__printf_chk@plt+0x4ee4>
   16324:	ldr	r1, [pc, #508]	; 16528 <__printf_chk@plt+0x5248>
   16328:	mov	r0, r4
   1632c:	bl	11208 <strcmp@plt>
   16330:	cmp	r0, #0
   16334:	bne	163a8 <__printf_chk@plt+0x50c8>
   16338:	ldr	r3, [r7, #4]
   1633c:	orr	r3, r3, #1
   16340:	str	r3, [r7, #4]
   16344:	b	16300 <__printf_chk@plt+0x5020>
   16348:	ldr	r3, [pc, #612]	; 165b4 <__printf_chk@plt+0x52d4>
   1634c:	ldr	r0, [pc, #472]	; 1652c <__printf_chk@plt+0x524c>
   16350:	mov	r2, r3
   16354:	mov	r1, r3
   16358:	bl	14598 <__printf_chk@plt+0x32b8>
   1635c:	b	16128 <__printf_chk@plt+0x4e48>
   16360:	mov	r1, r5
   16364:	bl	11070 <strtok@plt>
   16368:	subs	r4, r0, #0
   1636c:	beq	16a04 <__printf_chk@plt+0x5724>
   16370:	add	r2, sp, #56	; 0x38
   16374:	ldr	r1, [pc, #436]	; 16530 <__printf_chk@plt+0x5250>
   16378:	bl	11238 <sscanf@plt>
   1637c:	cmp	r0, #1
   16380:	bne	16a04 <__printf_chk@plt+0x5724>
   16384:	vldr	d7, [sp, #56]	; 0x38
   16388:	vcmpe.f64	d7, d8
   1638c:	vmrs	APSR_nzcv, fpscr
   16390:	bge	16a04 <__printf_chk@plt+0x5724>
   16394:	vcmpe.f64	d7, d9
   16398:	vmrs	APSR_nzcv, fpscr
   1639c:	bls	16a04 <__printf_chk@plt+0x5724>
   163a0:	vstr	d7, [r7, #32]
   163a4:	b	161c4 <__printf_chk@plt+0x4ee4>
   163a8:	ldr	r1, [pc, #388]	; 16534 <__printf_chk@plt+0x5254>
   163ac:	mov	r0, r4
   163b0:	bl	11208 <strcmp@plt>
   163b4:	cmp	r0, #0
   163b8:	bne	162e0 <__printf_chk@plt+0x5000>
   163bc:	ldr	r3, [r7, #4]
   163c0:	orr	r3, r3, #2
   163c4:	str	r3, [r7, #4]
   163c8:	b	16300 <__printf_chk@plt+0x5020>
   163cc:	mov	r1, r5
   163d0:	bl	11070 <strtok@plt>
   163d4:	cmp	r0, #0
   163d8:	beq	169dc <__printf_chk@plt+0x56fc>
   163dc:	add	r2, sp, #104	; 0x68
   163e0:	ldr	r1, [pc, #384]	; 16568 <__printf_chk@plt+0x5288>
   163e4:	bl	11238 <sscanf@plt>
   163e8:	cmp	r0, #1
   163ec:	bne	169dc <__printf_chk@plt+0x56fc>
   163f0:	ldr	r3, [sp, #104]	; 0x68
   163f4:	cmp	r3, #0
   163f8:	ble	169dc <__printf_chk@plt+0x56fc>
   163fc:	str	r3, [r7, #12]
   16400:	b	161c4 <__printf_chk@plt+0x4ee4>
   16404:	cmp	r5, #0
   16408:	bne	1611c <__printf_chk@plt+0x4e3c>
   1640c:	ldr	r1, [r7, #20]
   16410:	add	r0, sp, #104	; 0x68
   16414:	bl	141ac <__printf_chk@plt+0x2ecc>
   16418:	ldr	r3, [pc, #404]	; 165b4 <__printf_chk@plt+0x52d4>
   1641c:	add	r1, sp, #104	; 0x68
   16420:	mov	r2, r3
   16424:	ldr	r0, [pc, #268]	; 16538 <__printf_chk@plt+0x5258>
   16428:	mov	r8, r5
   1642c:	bl	14598 <__printf_chk@plt+0x32b8>
   16430:	b	16128 <__printf_chk@plt+0x4e48>
   16434:	ldr	r1, [pc, #256]	; 1653c <__printf_chk@plt+0x525c>
   16438:	mov	r0, r4
   1643c:	bl	11208 <strcmp@plt>
   16440:	cmp	r0, #0
   16444:	beq	164b8 <__printf_chk@plt+0x51d8>
   16448:	ldr	r1, [pc, #240]	; 16540 <__printf_chk@plt+0x5260>
   1644c:	mov	r0, r4
   16450:	bl	11208 <strcmp@plt>
   16454:	cmp	r0, #0
   16458:	bne	16c24 <__printf_chk@plt+0x5944>
   1645c:	ldr	r3, [r7, #4]
   16460:	orr	r3, r3, #16
   16464:	str	r3, [r7, #4]
   16468:	b	16300 <__printf_chk@plt+0x5020>
   1646c:	ldr	r3, [r7, #12]
   16470:	cmp	r3, #0
   16474:	bne	164b0 <__printf_chk@plt+0x51d0>
   16478:	ldr	r2, [pc, #196]	; 16544 <__printf_chk@plt+0x5264>
   1647c:	ldr	r3, [r7, #40]	; 0x28
   16480:	ldr	r0, [pc, #192]	; 16548 <__printf_chk@plt+0x5268>
   16484:	ldr	r2, [r2]
   16488:	ldr	r1, [pc, #188]	; 1654c <__printf_chk@plt+0x526c>
   1648c:	cmp	r3, #0
   16490:	add	r2, r2, r2, lsl #1
   16494:	ldr	r0, [r0]
   16498:	add	r2, r2, r2, lsl #3
   1649c:	ldr	r1, [r1]
   164a0:	lsl	r2, r2, #3
   164a4:	beq	169a4 <__printf_chk@plt+0x56c4>
   164a8:	bl	14964 <__printf_chk@plt+0x3684>
   164ac:	str	r0, [r7, #12]
   164b0:	mov	r8, #1
   164b4:	b	161f4 <__printf_chk@plt+0x4f14>
   164b8:	ldr	r3, [r7, #4]
   164bc:	orr	r3, r3, #8
   164c0:	str	r3, [r7, #4]
   164c4:	b	16300 <__printf_chk@plt+0x5020>
   164c8:	ldr	r3, [pc, #228]	; 165b4 <__printf_chk@plt+0x52d4>
   164cc:	ldr	r1, [pc, #124]	; 16550 <__printf_chk@plt+0x5270>
   164d0:	str	r3, [sp]
   164d4:	mov	r2, r3
   164d8:	add	r0, sp, #76	; 0x4c
   164dc:	bl	14aac <__printf_chk@plt+0x37cc>
   164e0:	b	161f0 <__printf_chk@plt+0x4f10>
   164e4:	nop			; (mov r0, r0)
   164e8:	andeq	r0, r0, r0
   164ec:	subsmi	r8, r6, r0
   164f0:	andeq	r0, r0, r0
   164f4:	subsgt	r8, r6, r0
   164f8:	andeq	r0, r3, r0, lsr #27
   164fc:	andeq	sp, r1, r4, ror #28
   16500:	andeq	sp, r1, ip, lsl #29
   16504:			; <UNDEFINED> instruction: 0x0001deb8
   16508:	strdeq	sp, [r1], -r0
   1650c:	andeq	sp, r1, r0, lsr #30
   16510:	andeq	sp, r1, ip, asr pc
   16514:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16518:	ldrdeq	sp, [r1], -r4
   1651c:	andeq	r4, r1, r0, lsl r7
   16520:	andeq	sp, r1, r4, lsr pc
   16524:	strdeq	pc, [r1], -r4
   16528:	andeq	sp, r1, ip, lsr #30
   1652c:	andeq	sp, r1, ip, ror #28
   16530:	strdeq	sp, [r1], -r8
   16534:	andeq	sp, r1, r0, lsr pc
   16538:	muleq	r1, r4, lr
   1653c:	andeq	sp, r1, r8, lsr pc
   16540:	andeq	sp, r1, ip, lsr pc
   16544:	andeq	r1, r3, ip
   16548:	andeq	r4, r3, r8, ror #22
   1654c:	andeq	r4, r3, ip, ror #22
   16550:			; <UNDEFINED> instruction: 0x0001dfb4
   16554:			; <UNDEFINED> instruction: 0x0001deb0
   16558:	andeq	sp, r1, r0, lsr #31
   1655c:	andeq	sp, r1, ip, lsr #31
   16560:	andeq	lr, r1, ip, lsl r0
   16564:	andeq	lr, r1, r8, asr #32
   16568:	andeq	sp, r1, r4, asr #29
   1656c:	ldrdeq	sp, [r1], -ip
   16570:	andeq	sp, r1, ip, asr #31
   16574:	andeq	sp, r1, r0, ror #31
   16578:	andeq	r4, r3, r0, asr #22
   1657c:	andeq	lr, r1, r8, ror r1
   16580:	andeq	lr, r1, ip, lsl #2
   16584:	andeq	sp, r1, r8, asr #29
   16588:	strdeq	sp, [r1], -ip
   1658c:	andeq	lr, r1, r0, lsr #32
   16590:	strdeq	sp, [r1], -r8
   16594:	ldrdeq	lr, [r1], -r0
   16598:	andeq	lr, r1, ip, lsr #1
   1659c:	muleq	r1, r0, r0
   165a0:	andeq	lr, r1, r0, ror r0
   165a4:	andeq	lr, r1, ip, asr r0
   165a8:	andeq	lr, r1, r4, lsr r1
   165ac:	andeq	lr, r1, r8, ror #1
   165b0:	andeq	sp, r1, r0, asr #30
   165b4:	andeq	r4, r3, r0, lsl #22
   165b8:	andeq	sp, r1, ip, ror #30
   165bc:	mov	fp, #0
   165c0:	str	fp, [sp, #92]	; 0x5c
   165c4:	str	fp, [sp, #20]
   165c8:	ldr	r5, [pc, #-124]	; 16554 <__printf_chk@plt+0x5274>
   165cc:	ldr	fp, [pc, #-92]	; 16578 <__printf_chk@plt+0x5298>
   165d0:	ldr	r1, [pc, #-128]	; 16558 <__printf_chk@plt+0x5278>
   165d4:	mov	r0, r4
   165d8:	bl	11208 <strcmp@plt>
   165dc:	cmp	r0, #0
   165e0:	bne	16680 <__printf_chk@plt+0x53a0>
   165e4:	ldr	r3, [sp, #16]
   165e8:	cmp	r3, #0
   165ec:	bne	164b0 <__printf_chk@plt+0x51d0>
   165f0:	ldr	r8, [pc, #-144]	; 16568 <__printf_chk@plt+0x5288>
   165f4:	add	r0, sp, #76	; 0x4c
   165f8:	bl	14b40 <__printf_chk@plt+0x3860>
   165fc:	cmp	r0, #0
   16600:	beq	1694c <__printf_chk@plt+0x566c>
   16604:	mov	r1, r5
   16608:	ldr	r0, [sp, #100]	; 0x64
   1660c:	bl	11070 <strtok@plt>
   16610:	subs	r4, r0, #0
   16614:	beq	165f4 <__printf_chk@plt+0x5314>
   16618:	mov	r1, r5
   1661c:	mov	r0, #0
   16620:	bl	11070 <strtok@plt>
   16624:	subs	r6, r0, #0
   16628:	beq	165d0 <__printf_chk@plt+0x52f0>
   1662c:	mov	r1, r5
   16630:	mov	r0, #0
   16634:	bl	11070 <strtok@plt>
   16638:	subs	sl, r0, #0
   1663c:	beq	168b0 <__printf_chk@plt+0x55d0>
   16640:	add	r2, sp, #56	; 0x38
   16644:	mov	r1, r8
   16648:	bl	11238 <sscanf@plt>
   1664c:	cmp	r0, #1
   16650:	bne	168d8 <__printf_chk@plt+0x55f8>
   16654:	mov	r0, r4
   16658:	bl	196e0 <__printf_chk@plt+0x8400>
   1665c:	mov	r4, r0
   16660:	mov	r0, r6
   16664:	bl	196e0 <__printf_chk@plt+0x8400>
   16668:	mov	r2, r0
   1666c:	mov	r1, r4
   16670:	ldr	r3, [sp, #56]	; 0x38
   16674:	mov	r0, r7
   16678:	bl	15574 <__printf_chk@plt+0x4294>
   1667c:	b	165f4 <__printf_chk@plt+0x5314>
   16680:	ldr	r1, [pc, #-300]	; 1655c <__printf_chk@plt+0x527c>
   16684:	mov	r0, r4
   16688:	bl	11208 <strcmp@plt>
   1668c:	cmp	r0, #0
   16690:	bne	16ba4 <__printf_chk@plt+0x58c4>
   16694:	ldr	r3, [sp, #16]
   16698:	cmp	r3, #0
   1669c:	bne	164b0 <__printf_chk@plt+0x51d0>
   166a0:	ldr	sl, [pc, #-328]	; 16560 <__printf_chk@plt+0x5280>
   166a4:	mov	r6, r3
   166a8:	add	r0, sp, #76	; 0x4c
   166ac:	bl	14b40 <__printf_chk@plt+0x3860>
   166b0:	cmp	r0, #0
   166b4:	beq	1693c <__printf_chk@plt+0x565c>
   166b8:	mov	r1, r5
   166bc:	ldr	r0, [sp, #100]	; 0x64
   166c0:	bl	11070 <strtok@plt>
   166c4:	subs	r4, r0, #0
   166c8:	beq	166a8 <__printf_chk@plt+0x53c8>
   166cc:	mov	r1, r5
   166d0:	mov	r0, #0
   166d4:	bl	11070 <strtok@plt>
   166d8:	subs	r3, r0, #0
   166dc:	beq	16990 <__printf_chk@plt+0x56b0>
   166e0:	ldrb	r3, [r3]
   166e4:	cmp	r3, #34	; 0x22
   166e8:	bne	16724 <__printf_chk@plt+0x5444>
   166ec:	cmp	r6, #0
   166f0:	beq	16a64 <__printf_chk@plt+0x5784>
   166f4:	mov	r1, sl
   166f8:	mov	r0, r4
   166fc:	bl	11208 <strcmp@plt>
   16700:	cmp	r0, #0
   16704:	beq	16a3c <__printf_chk@plt+0x575c>
   16708:	mov	r0, r4
   1670c:	bl	196e0 <__printf_chk@plt+0x8400>
   16710:	mov	r1, r0
   16714:	mov	r2, r6
   16718:	mov	r0, r7
   1671c:	bl	15e74 <__printf_chk@plt+0x4b94>
   16720:	b	166a8 <__printf_chk@plt+0x53c8>
   16724:	add	ip, sp, #132	; 0x84
   16728:	add	r1, sp, #124	; 0x7c
   1672c:	add	r2, sp, #128	; 0x80
   16730:	add	r3, sp, #120	; 0x78
   16734:	mov	r6, #0
   16738:	str	r1, [sp, #8]
   1673c:	str	r2, [sp, #4]
   16740:	str	r3, [sp]
   16744:	str	ip, [sp, #12]
   16748:	add	r3, sp, #116	; 0x74
   1674c:	add	r2, sp, #112	; 0x70
   16750:	ldr	r1, [pc, #-500]	; 16564 <__printf_chk@plt+0x5284>
   16754:	str	r6, [sp, #116]	; 0x74
   16758:	str	r6, [sp, #120]	; 0x78
   1675c:	str	r6, [sp, #124]	; 0x7c
   16760:	str	r6, [sp, #128]	; 0x80
   16764:	str	r6, [sp, #132]	; 0x84
   16768:	bl	11238 <sscanf@plt>
   1676c:	cmp	r0, r6
   16770:	ble	16b6c <__printf_chk@plt+0x588c>
   16774:	mov	r1, r5
   16778:	mov	r0, r6
   1677c:	bl	11070 <strtok@plt>
   16780:	cmp	r0, #0
   16784:	beq	16b34 <__printf_chk@plt+0x5854>
   16788:	add	r2, sp, #32
   1678c:	ldr	r1, [pc, #-556]	; 16568 <__printf_chk@plt+0x5288>
   16790:	bl	11238 <sscanf@plt>
   16794:	cmp	r0, #1
   16798:	bne	16afc <__printf_chk@plt+0x581c>
   1679c:	ldr	r3, [sp, #32]
   167a0:	cmp	r3, #255	; 0xff
   167a4:	bhi	16ac4 <__printf_chk@plt+0x57e4>
   167a8:	mov	r1, r5
   167ac:	mov	r0, r6
   167b0:	strb	r3, [sp, #104]	; 0x68
   167b4:	bl	11070 <strtok@plt>
   167b8:	subs	r8, r0, #0
   167bc:	beq	16a8c <__printf_chk@plt+0x57ac>
   167c0:	mov	r2, r6
   167c4:	add	r1, sp, #36	; 0x24
   167c8:	bl	10ff8 <strtol@plt>
   167cc:	cmp	r0, #0
   167d0:	str	r0, [sp, #108]	; 0x6c
   167d4:	bne	167e4 <__printf_chk@plt+0x5504>
   167d8:	ldr	r3, [sp, #36]	; 0x24
   167dc:	cmp	r3, r8
   167e0:	beq	16bdc <__printf_chk@plt+0x58fc>
   167e4:	ldr	r3, [fp]
   167e8:	cmp	r3, #0
   167ec:	bne	16878 <__printf_chk@plt+0x5598>
   167f0:	mov	r1, r5
   167f4:	mov	r0, #0
   167f8:	bl	11070 <strtok@plt>
   167fc:	subs	r6, r0, #0
   16800:	beq	16814 <__printf_chk@plt+0x5534>
   16804:	ldr	r1, [pc, #-672]	; 1656c <__printf_chk@plt+0x528c>
   16808:	bl	11208 <strcmp@plt>
   1680c:	cmp	r0, #0
   16810:	bne	16890 <__printf_chk@plt+0x55b0>
   16814:	mov	r3, #0
   16818:	str	r3, [sp, #136]	; 0x88
   1681c:	mov	r1, sl
   16820:	mov	r0, r4
   16824:	bl	11208 <strcmp@plt>
   16828:	cmp	r0, #0
   1682c:	bne	16850 <__printf_chk@plt+0x5570>
   16830:	ldr	r0, [sp, #108]	; 0x6c
   16834:	bl	19624 <__printf_chk@plt+0x8344>
   16838:	mov	r6, r0
   1683c:	mov	r1, r0
   16840:	add	r2, sp, #104	; 0x68
   16844:	mov	r0, r7
   16848:	bl	15d84 <__printf_chk@plt+0x4aa4>
   1684c:	b	166a8 <__printf_chk@plt+0x53c8>
   16850:	mov	r0, r4
   16854:	bl	196e0 <__printf_chk@plt+0x8400>
   16858:	mov	r6, r0
   1685c:	mov	r1, r0
   16860:	add	r2, sp, #104	; 0x68
   16864:	mov	r0, r7
   16868:	bl	15d84 <__printf_chk@plt+0x4aa4>
   1686c:	ldr	r0, [sp, #108]	; 0x6c
   16870:	bl	19624 <__printf_chk@plt+0x8344>
   16874:	b	16710 <__printf_chk@plt+0x5430>
   16878:	bl	110ac <wcwidth@plt>
   1687c:	cmp	r0, #1
   16880:	ldrgt	r3, [sp, #112]	; 0x70
   16884:	mulgt	r0, r0, r3
   16888:	strgt	r0, [sp, #112]	; 0x70
   1688c:	b	167f0 <__printf_chk@plt+0x5510>
   16890:	mov	r0, r6
   16894:	bl	111c0 <strlen@plt>
   16898:	add	r0, r0, #1
   1689c:	bl	11088 <_Znaj@plt>
   168a0:	mov	r1, r6
   168a4:	bl	110d0 <strcpy@plt>
   168a8:	str	r0, [sp, #136]	; 0x88
   168ac:	b	1681c <__printf_chk@plt+0x553c>
   168b0:	ldr	r3, [sp, #96]	; 0x60
   168b4:	cmp	r3, #0
   168b8:	bne	161f0 <__printf_chk@plt+0x4f10>
   168bc:	ldr	r3, [pc, #-784]	; 165b4 <__printf_chk@plt+0x52d4>
   168c0:	ldr	r1, [pc, #-856]	; 16570 <__printf_chk@plt+0x5290>
   168c4:	str	r3, [sp]
   168c8:	mov	r2, r3
   168cc:	add	r0, sp, #76	; 0x4c
   168d0:	bl	14aac <__printf_chk@plt+0x37cc>
   168d4:	b	161f0 <__printf_chk@plt+0x4f10>
   168d8:	add	r5, sp, #104	; 0x68
   168dc:	mov	r1, sl
   168e0:	mov	r0, r5
   168e4:	bl	141ac <__printf_chk@plt+0x2ecc>
   168e8:	ldr	r3, [sp, #96]	; 0x60
   168ec:	cmp	r3, #0
   168f0:	bne	161f0 <__printf_chk@plt+0x4f10>
   168f4:	ldr	r3, [pc, #-840]	; 165b4 <__printf_chk@plt+0x52d4>
   168f8:	mov	r2, r5
   168fc:	str	r3, [sp]
   16900:	ldr	r1, [pc, #-916]	; 16574 <__printf_chk@plt+0x5294>
   16904:	add	r0, sp, #76	; 0x4c
   16908:	bl	14aac <__printf_chk@plt+0x37cc>
   1690c:	b	161f0 <__printf_chk@plt+0x4f10>
   16910:	mov	r1, r5
   16914:	bl	11070 <strtok@plt>
   16918:	subs	r4, r0, #0
   1691c:	beq	16c5c <__printf_chk@plt+0x597c>
   16920:	bl	111c0 <strlen@plt>
   16924:	add	r0, r0, #1
   16928:	bl	11088 <_Znaj@plt>
   1692c:	str	r0, [r7, #24]
   16930:	mov	r1, r4
   16934:	bl	110d0 <strcpy@plt>
   16938:	b	161c4 <__printf_chk@plt+0x4ee4>
   1693c:	cmp	r6, #0
   16940:	movne	r3, #1
   16944:	strne	r3, [sp, #20]
   16948:	beq	169b4 <__printf_chk@plt+0x56d4>
   1694c:	mov	r0, r7
   16950:	bl	15c90 <__printf_chk@plt+0x49b0>
   16954:	ldr	r3, [pc, #-996]	; 16578 <__printf_chk@plt+0x5298>
   16958:	ldr	r2, [sp, #20]
   1695c:	ldr	r3, [r3]
   16960:	orrs	r3, r2, r3
   16964:	bne	1646c <__printf_chk@plt+0x518c>
   16968:	ldr	r3, [sp, #96]	; 0x60
   1696c:	cmp	r3, #0
   16970:	bne	161f0 <__printf_chk@plt+0x4f10>
   16974:	ldr	r3, [pc, #-968]	; 165b4 <__printf_chk@plt+0x52d4>
   16978:	ldr	r1, [pc, #-1028]	; 1657c <__printf_chk@plt+0x529c>
   1697c:	str	r3, [sp]
   16980:	mov	r2, r3
   16984:	add	r0, sp, #76	; 0x4c
   16988:	bl	14aac <__printf_chk@plt+0x37cc>
   1698c:	b	161f0 <__printf_chk@plt+0x4f10>
   16990:	cmp	r6, #0
   16994:	beq	169b4 <__printf_chk@plt+0x56d4>
   16998:	mov	r3, #1
   1699c:	str	r3, [sp, #20]
   169a0:	b	165d0 <__printf_chk@plt+0x52f0>
   169a4:	bl	14850 <__printf_chk@plt+0x3570>
   169a8:	mov	r8, #1
   169ac:	str	r0, [r7, #12]
   169b0:	b	161f4 <__printf_chk@plt+0x4f14>
   169b4:	ldr	r3, [sp, #96]	; 0x60
   169b8:	cmp	r3, #0
   169bc:	bne	161f0 <__printf_chk@plt+0x4f10>
   169c0:	ldr	r3, [pc, #-1044]	; 165b4 <__printf_chk@plt+0x52d4>
   169c4:	ldr	r1, [pc, #-1100]	; 16580 <__printf_chk@plt+0x52a0>
   169c8:	str	r3, [sp]
   169cc:	mov	r2, r3
   169d0:	add	r0, sp, #76	; 0x4c
   169d4:	bl	14aac <__printf_chk@plt+0x37cc>
   169d8:	b	161f0 <__printf_chk@plt+0x4f10>
   169dc:	ldr	r3, [sp, #96]	; 0x60
   169e0:	cmp	r3, #0
   169e4:	bne	161f4 <__printf_chk@plt+0x4f14>
   169e8:	ldr	r3, [pc, #-1084]	; 165b4 <__printf_chk@plt+0x52d4>
   169ec:	ldr	r1, [pc, #-1136]	; 16584 <__printf_chk@plt+0x52a4>
   169f0:	str	r3, [sp]
   169f4:	mov	r2, r3
   169f8:	add	r0, sp, #76	; 0x4c
   169fc:	bl	14aac <__printf_chk@plt+0x37cc>
   16a00:	b	161f4 <__printf_chk@plt+0x4f14>
   16a04:	add	r5, sp, #104	; 0x68
   16a08:	mov	r1, r4
   16a0c:	mov	r0, r5
   16a10:	bl	141ac <__printf_chk@plt+0x2ecc>
   16a14:	ldr	r3, [sp, #96]	; 0x60
   16a18:	cmp	r3, #0
   16a1c:	bne	161f4 <__printf_chk@plt+0x4f14>
   16a20:	ldr	r3, [pc, #-1140]	; 165b4 <__printf_chk@plt+0x52d4>
   16a24:	mov	r2, r5
   16a28:	str	r3, [sp]
   16a2c:	ldr	r1, [pc, #-1196]	; 16588 <__printf_chk@plt+0x52a8>
   16a30:	add	r0, sp, #76	; 0x4c
   16a34:	bl	14aac <__printf_chk@plt+0x37cc>
   16a38:	b	161f4 <__printf_chk@plt+0x4f14>
   16a3c:	ldr	r3, [sp, #96]	; 0x60
   16a40:	cmp	r3, #0
   16a44:	bne	161f0 <__printf_chk@plt+0x4f10>
   16a48:	ldr	r3, [pc, #-1180]	; 165b4 <__printf_chk@plt+0x52d4>
   16a4c:	ldr	r1, [pc, #-1224]	; 1658c <__printf_chk@plt+0x52ac>
   16a50:	str	r3, [sp]
   16a54:	mov	r2, r3
   16a58:	add	r0, sp, #76	; 0x4c
   16a5c:	bl	14aac <__printf_chk@plt+0x37cc>
   16a60:	b	161f0 <__printf_chk@plt+0x4f10>
   16a64:	ldr	r3, [sp, #96]	; 0x60
   16a68:	cmp	r3, #0
   16a6c:	bne	161f0 <__printf_chk@plt+0x4f10>
   16a70:	ldr	r3, [pc, #-1220]	; 165b4 <__printf_chk@plt+0x52d4>
   16a74:	ldr	r1, [pc, #-1260]	; 16590 <__printf_chk@plt+0x52b0>
   16a78:	str	r3, [sp]
   16a7c:	mov	r2, r3
   16a80:	add	r0, sp, #76	; 0x4c
   16a84:	bl	14aac <__printf_chk@plt+0x37cc>
   16a88:	b	161f0 <__printf_chk@plt+0x4f10>
   16a8c:	add	r5, sp, #56	; 0x38
   16a90:	mov	r1, r4
   16a94:	mov	r0, r5
   16a98:	bl	141ac <__printf_chk@plt+0x2ecc>
   16a9c:	ldr	r3, [sp, #96]	; 0x60
   16aa0:	cmp	r3, #0
   16aa4:	bne	161f0 <__printf_chk@plt+0x4f10>
   16aa8:	ldr	r3, [pc, #-1276]	; 165b4 <__printf_chk@plt+0x52d4>
   16aac:	mov	r2, r5
   16ab0:	str	r3, [sp]
   16ab4:	ldr	r1, [pc, #-1320]	; 16594 <__printf_chk@plt+0x52b4>
   16ab8:	add	r0, sp, #76	; 0x4c
   16abc:	bl	14aac <__printf_chk@plt+0x37cc>
   16ac0:	b	161f0 <__printf_chk@plt+0x4f10>
   16ac4:	add	r5, sp, #56	; 0x38
   16ac8:	mov	r1, r3
   16acc:	mov	r0, r5
   16ad0:	bl	141d8 <__printf_chk@plt+0x2ef8>
   16ad4:	ldr	r3, [sp, #96]	; 0x60
   16ad8:	cmp	r3, #0
   16adc:	bne	161f0 <__printf_chk@plt+0x4f10>
   16ae0:	ldr	r3, [pc, #-1332]	; 165b4 <__printf_chk@plt+0x52d4>
   16ae4:	mov	r2, r5
   16ae8:	str	r3, [sp]
   16aec:	ldr	r1, [pc, #-1372]	; 16598 <__printf_chk@plt+0x52b8>
   16af0:	add	r0, sp, #76	; 0x4c
   16af4:	bl	14aac <__printf_chk@plt+0x37cc>
   16af8:	b	161f0 <__printf_chk@plt+0x4f10>
   16afc:	add	r5, sp, #56	; 0x38
   16b00:	mov	r1, r4
   16b04:	mov	r0, r5
   16b08:	bl	141ac <__printf_chk@plt+0x2ecc>
   16b0c:	ldr	r3, [sp, #96]	; 0x60
   16b10:	cmp	r3, #0
   16b14:	bne	161f0 <__printf_chk@plt+0x4f10>
   16b18:	ldr	r3, [pc, #-1388]	; 165b4 <__printf_chk@plt+0x52d4>
   16b1c:	mov	r2, r5
   16b20:	str	r3, [sp]
   16b24:	ldr	r1, [pc, #-1424]	; 1659c <__printf_chk@plt+0x52bc>
   16b28:	add	r0, sp, #76	; 0x4c
   16b2c:	bl	14aac <__printf_chk@plt+0x37cc>
   16b30:	b	161f0 <__printf_chk@plt+0x4f10>
   16b34:	add	r5, sp, #56	; 0x38
   16b38:	mov	r1, r4
   16b3c:	mov	r0, r5
   16b40:	bl	141ac <__printf_chk@plt+0x2ecc>
   16b44:	ldr	r3, [sp, #96]	; 0x60
   16b48:	cmp	r3, #0
   16b4c:	bne	161f0 <__printf_chk@plt+0x4f10>
   16b50:	ldr	r3, [pc, #-1444]	; 165b4 <__printf_chk@plt+0x52d4>
   16b54:	mov	r2, r5
   16b58:	str	r3, [sp]
   16b5c:	ldr	r1, [pc, #-1476]	; 165a0 <__printf_chk@plt+0x52c0>
   16b60:	add	r0, sp, #76	; 0x4c
   16b64:	bl	14aac <__printf_chk@plt+0x37cc>
   16b68:	b	161f0 <__printf_chk@plt+0x4f10>
   16b6c:	add	r5, sp, #56	; 0x38
   16b70:	mov	r1, r4
   16b74:	mov	r0, r5
   16b78:	bl	141ac <__printf_chk@plt+0x2ecc>
   16b7c:	ldr	r3, [sp, #96]	; 0x60
   16b80:	cmp	r3, r6
   16b84:	bne	161f0 <__printf_chk@plt+0x4f10>
   16b88:	ldr	r3, [pc, #-1500]	; 165b4 <__printf_chk@plt+0x52d4>
   16b8c:	mov	r2, r5
   16b90:	str	r3, [sp]
   16b94:	ldr	r1, [pc, #-1528]	; 165a4 <__printf_chk@plt+0x52c4>
   16b98:	add	r0, sp, #76	; 0x4c
   16b9c:	bl	14aac <__printf_chk@plt+0x37cc>
   16ba0:	b	161f0 <__printf_chk@plt+0x4f10>
   16ba4:	add	r5, sp, #104	; 0x68
   16ba8:	mov	r1, r4
   16bac:	mov	r0, r5
   16bb0:	bl	141ac <__printf_chk@plt+0x2ecc>
   16bb4:	ldr	r3, [sp, #96]	; 0x60
   16bb8:	cmp	r3, #0
   16bbc:	bne	161f0 <__printf_chk@plt+0x4f10>
   16bc0:	ldr	r3, [pc, #-1556]	; 165b4 <__printf_chk@plt+0x52d4>
   16bc4:	mov	r2, r5
   16bc8:	str	r3, [sp]
   16bcc:	ldr	r1, [pc, #-1580]	; 165a8 <__printf_chk@plt+0x52c8>
   16bd0:	add	r0, sp, #76	; 0x4c
   16bd4:	bl	14aac <__printf_chk@plt+0x37cc>
   16bd8:	b	161f0 <__printf_chk@plt+0x4f10>
   16bdc:	mov	r1, r8
   16be0:	add	r0, sp, #40	; 0x28
   16be4:	bl	141ac <__printf_chk@plt+0x2ecc>
   16be8:	add	r5, sp, #56	; 0x38
   16bec:	mov	r1, r4
   16bf0:	mov	r0, r5
   16bf4:	bl	141ac <__printf_chk@plt+0x2ecc>
   16bf8:	ldr	r3, [sp, #96]	; 0x60
   16bfc:	cmp	r3, #0
   16c00:	bne	161f0 <__printf_chk@plt+0x4f10>
   16c04:	ldr	r1, [pc, #-1624]	; 165b4 <__printf_chk@plt+0x52d4>
   16c08:	mov	r3, r5
   16c0c:	str	r1, [sp]
   16c10:	add	r2, sp, #40	; 0x28
   16c14:	ldr	r1, [pc, #-1648]	; 165ac <__printf_chk@plt+0x52cc>
   16c18:	add	r0, sp, #76	; 0x4c
   16c1c:	bl	14aac <__printf_chk@plt+0x37cc>
   16c20:	b	161f0 <__printf_chk@plt+0x4f10>
   16c24:	add	r5, sp, #104	; 0x68
   16c28:	mov	r1, r4
   16c2c:	mov	r0, r5
   16c30:	bl	141ac <__printf_chk@plt+0x2ecc>
   16c34:	ldr	r3, [sp, #96]	; 0x60
   16c38:	cmp	r3, #0
   16c3c:	bne	161f4 <__printf_chk@plt+0x4f14>
   16c40:	ldr	r3, [pc, #-1684]	; 165b4 <__printf_chk@plt+0x52d4>
   16c44:	mov	r2, r5
   16c48:	str	r3, [sp]
   16c4c:	ldr	r1, [pc, #-1700]	; 165b0 <__printf_chk@plt+0x52d0>
   16c50:	add	r0, sp, #76	; 0x4c
   16c54:	bl	14aac <__printf_chk@plt+0x37cc>
   16c58:	b	161f4 <__printf_chk@plt+0x4f14>
   16c5c:	ldr	r3, [sp, #96]	; 0x60
   16c60:	cmp	r3, #0
   16c64:	bne	161f0 <__printf_chk@plt+0x4f10>
   16c68:	ldr	r3, [pc, #-1724]	; 165b4 <__printf_chk@plt+0x52d4>
   16c6c:	ldr	r1, [pc, #-1724]	; 165b8 <__printf_chk@plt+0x52d8>
   16c70:	str	r3, [sp]
   16c74:	mov	r2, r3
   16c78:	add	r0, sp, #76	; 0x4c
   16c7c:	bl	14aac <__printf_chk@plt+0x37cc>
   16c80:	b	161f0 <__printf_chk@plt+0x4f10>
   16c84:	bl	110e8 <__stack_chk_fail@plt>
   16c88:	add	r0, sp, #76	; 0x4c
   16c8c:	bl	14b08 <__printf_chk@plt+0x3828>
   16c90:	bl	110f4 <__cxa_end_cleanup@plt>
   16c94:	push	{r4, r5, r6, r7, r8, lr}
   16c98:	mov	r7, r0
   16c9c:	mov	r0, #72	; 0x48
   16ca0:	mov	r5, r1
   16ca4:	mov	r6, r2
   16ca8:	bl	1983c <_Znwj@@Base>
   16cac:	mov	r1, r7
   16cb0:	mov	r4, r0
   16cb4:	bl	14e84 <__printf_chk@plt+0x3ba4>
   16cb8:	mov	r2, r6
   16cbc:	mov	r1, r5
   16cc0:	mov	r0, r4
   16cc4:	bl	160d8 <__printf_chk@plt+0x4df8>
   16cc8:	subs	r3, r0, #0
   16ccc:	beq	16cd8 <__printf_chk@plt+0x59f8>
   16cd0:	mov	r0, r4
   16cd4:	pop	{r4, r5, r6, r7, r8, pc}
   16cd8:	ldr	r2, [r4]
   16cdc:	mov	r0, r4
   16ce0:	mov	r4, r3
   16ce4:	ldr	r3, [r2, #4]
   16ce8:	blx	r3
   16cec:	mov	r0, r4
   16cf0:	pop	{r4, r5, r6, r7, r8, pc}
   16cf4:	mov	r0, r4
   16cf8:	bl	1988c <_ZdlPv@@Base>
   16cfc:	bl	110f4 <__cxa_end_cleanup@plt>
   16d00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d04:	vpush	{d8}
   16d08:	ldr	r3, [pc, #1048]	; 17128 <__printf_chk@plt+0x5e48>
   16d0c:	mov	r7, #0
   16d10:	ldr	r0, [pc, #1044]	; 1712c <__printf_chk@plt+0x5e4c>
   16d14:	sub	sp, sp, #100	; 0x64
   16d18:	ldr	r3, [r3]
   16d1c:	add	r1, sp, #32
   16d20:	str	r3, [sp, #92]	; 0x5c
   16d24:	str	r7, [sp, #28]
   16d28:	bl	178c8 <__printf_chk@plt+0x65e8>
   16d2c:	subs	fp, r0, #0
   16d30:	beq	17308 <__printf_chk@plt+0x6028>
   16d34:	vldr	d8, [pc, #996]	; 17120 <__printf_chk@plt+0x5e40>
   16d38:	ldr	r3, [sp, #32]
   16d3c:	ldr	r2, [pc, #1104]	; 17194 <__printf_chk@plt+0x5eb4>
   16d40:	ldr	r5, [pc, #1000]	; 17130 <__printf_chk@plt+0x5e50>
   16d44:	ldr	r6, [pc, #1000]	; 17134 <__printf_chk@plt+0x5e54>
   16d48:	ldr	r4, [pc, #1000]	; 17138 <__printf_chk@plt+0x5e58>
   16d4c:	ldr	r8, [pc, #1000]	; 1713c <__printf_chk@plt+0x5e5c>
   16d50:	str	r3, [sp, #68]	; 0x44
   16d54:	mov	r3, #1
   16d58:	str	fp, [sp, #64]	; 0x40
   16d5c:	str	r7, [sp, #72]	; 0x48
   16d60:	str	r7, [sp, #76]	; 0x4c
   16d64:	str	r7, [sp, #84]	; 0x54
   16d68:	str	r7, [sp, #88]	; 0x58
   16d6c:	str	r7, [r2]
   16d70:	str	r3, [sp, #80]	; 0x50
   16d74:	add	r0, sp, #64	; 0x40
   16d78:	bl	14b40 <__printf_chk@plt+0x3860>
   16d7c:	cmp	r0, #0
   16d80:	beq	172b4 <__printf_chk@plt+0x5fd4>
   16d84:	mov	r1, r5
   16d88:	ldr	r0, [sp, #88]	; 0x58
   16d8c:	bl	11070 <strtok@plt>
   16d90:	mov	r9, #0
   16d94:	mov	sl, r0
   16d98:	mov	r0, r6
   16d9c:	b	16da8 <__printf_chk@plt+0x5ac8>
   16da0:	ldr	r0, [r4, r3, lsl #3]
   16da4:	mov	r9, r3
   16da8:	mov	r1, sl
   16dac:	bl	11208 <strcmp@plt>
   16db0:	add	r3, r9, #1
   16db4:	clz	r7, r0
   16db8:	lsr	r7, r7, #5
   16dbc:	cmp	r3, #9
   16dc0:	orrhi	r7, r7, #1
   16dc4:	cmp	r7, #0
   16dc8:	mov	fp, r0
   16dcc:	beq	16da0 <__printf_chk@plt+0x5ac0>
   16dd0:	cmp	r0, #0
   16dd4:	beq	16e38 <__printf_chk@plt+0x5b58>
   16dd8:	mov	r1, sl
   16ddc:	mov	r0, r8
   16de0:	bl	11208 <strcmp@plt>
   16de4:	cmp	r0, #0
   16de8:	beq	16e9c <__printf_chk@plt+0x5bbc>
   16dec:	mov	r1, sl
   16df0:	ldr	r0, [pc, #840]	; 17140 <__printf_chk@plt+0x5e60>
   16df4:	bl	11208 <strcmp@plt>
   16df8:	subs	fp, r0, #0
   16dfc:	beq	16f4c <__printf_chk@plt+0x5c6c>
   16e00:	mov	r1, sl
   16e04:	ldr	r0, [pc, #824]	; 17144 <__printf_chk@plt+0x5e64>
   16e08:	bl	11208 <strcmp@plt>
   16e0c:	cmp	r0, #0
   16e10:	beq	17070 <__printf_chk@plt+0x5d90>
   16e14:	mov	r1, sl
   16e18:	ldr	r0, [pc, #808]	; 17148 <__printf_chk@plt+0x5e68>
   16e1c:	bl	11208 <strcmp@plt>
   16e20:	cmp	r0, #0
   16e24:	bne	16ecc <__printf_chk@plt+0x5bec>
   16e28:	ldr	r3, [pc, #796]	; 1714c <__printf_chk@plt+0x5e6c>
   16e2c:	mov	r2, #1
   16e30:	str	r2, [r3]
   16e34:	b	16d74 <__printf_chk@plt+0x5a94>
   16e38:	mov	r1, r5
   16e3c:	bl	11070 <strtok@plt>
   16e40:	subs	r7, r0, #0
   16e44:	beq	17690 <__printf_chk@plt+0x63b0>
   16e48:	ldr	r3, [pc, #768]	; 17150 <__printf_chk@plt+0x5e70>
   16e4c:	ldr	r1, [pc, #768]	; 17154 <__printf_chk@plt+0x5e74>
   16e50:	add	r9, r3, r9, lsl #3
   16e54:	ldr	r2, [r9, #24]
   16e58:	bl	11238 <sscanf@plt>
   16e5c:	cmp	r0, #1
   16e60:	beq	16d74 <__printf_chk@plt+0x5a94>
   16e64:	add	r9, sp, #48	; 0x30
   16e68:	mov	r1, r7
   16e6c:	mov	r0, r9
   16e70:	bl	141ac <__printf_chk@plt+0x2ecc>
   16e74:	ldr	r3, [sp, #84]	; 0x54
   16e78:	cmp	r3, #0
   16e7c:	bne	16ff0 <__printf_chk@plt+0x5d10>
   16e80:	ldr	r3, [pc, #908]	; 17214 <__printf_chk@plt+0x5f34>
   16e84:	mov	r2, r9
   16e88:	str	r3, [sp]
   16e8c:	ldr	r1, [pc, #708]	; 17158 <__printf_chk@plt+0x5e78>
   16e90:	add	r0, sp, #64	; 0x40
   16e94:	bl	14aac <__printf_chk@plt+0x37cc>
   16e98:	b	16ff0 <__printf_chk@plt+0x5d10>
   16e9c:	mov	r1, r5
   16ea0:	bl	11070 <strtok@plt>
   16ea4:	subs	r7, r0, #0
   16ea8:	beq	176c8 <__printf_chk@plt+0x63e8>
   16eac:	bl	111c0 <strlen@plt>
   16eb0:	add	r0, r0, #1
   16eb4:	bl	11088 <_Znaj@plt>
   16eb8:	mov	r1, r7
   16ebc:	bl	110d0 <strcpy@plt>
   16ec0:	ldr	r3, [pc, #660]	; 1715c <__printf_chk@plt+0x5e7c>
   16ec4:	str	r0, [r3]
   16ec8:	b	16d74 <__printf_chk@plt+0x5a94>
   16ecc:	mov	r1, sl
   16ed0:	ldr	r0, [pc, #648]	; 17160 <__printf_chk@plt+0x5e80>
   16ed4:	bl	11208 <strcmp@plt>
   16ed8:	cmp	r0, #0
   16edc:	ldreq	r3, [pc, #640]	; 17164 <__printf_chk@plt+0x5e84>
   16ee0:	moveq	r2, #1
   16ee4:	streq	r2, [r3]
   16ee8:	beq	16d74 <__printf_chk@plt+0x5a94>
   16eec:	mov	r1, sl
   16ef0:	ldr	r0, [pc, #624]	; 17168 <__printf_chk@plt+0x5e88>
   16ef4:	bl	11208 <strcmp@plt>
   16ef8:	subs	fp, r0, #0
   16efc:	beq	170e8 <__printf_chk@plt+0x5e08>
   16f00:	mov	r1, sl
   16f04:	ldr	r0, [pc, #608]	; 1716c <__printf_chk@plt+0x5e8c>
   16f08:	bl	11208 <strcmp@plt>
   16f0c:	cmp	r0, #0
   16f10:	beq	1739c <__printf_chk@plt+0x60bc>
   16f14:	mov	r1, sl
   16f18:	ldr	r0, [pc, #592]	; 17170 <__printf_chk@plt+0x5e90>
   16f1c:	bl	11208 <strcmp@plt>
   16f20:	cmp	r0, #0
   16f24:	beq	170d8 <__printf_chk@plt+0x5df8>
   16f28:	mov	r1, sl
   16f2c:	ldr	r0, [pc, #576]	; 17174 <__printf_chk@plt+0x5e94>
   16f30:	bl	11208 <strcmp@plt>
   16f34:	cmp	r0, #0
   16f38:	bne	17320 <__printf_chk@plt+0x6040>
   16f3c:	ldr	r3, [pc, #564]	; 17178 <__printf_chk@plt+0x5e98>
   16f40:	mov	r2, #1
   16f44:	str	r2, [r3]
   16f48:	b	16d74 <__printf_chk@plt+0x5a94>
   16f4c:	mov	r1, r5
   16f50:	bl	11070 <strtok@plt>
   16f54:	subs	r7, r0, #0
   16f58:	beq	176f0 <__printf_chk@plt+0x6410>
   16f5c:	add	r2, sp, #28
   16f60:	ldr	r1, [pc, #492]	; 17154 <__printf_chk@plt+0x5e74>
   16f64:	bl	11238 <sscanf@plt>
   16f68:	cmp	r0, #1
   16f6c:	bne	176f0 <__printf_chk@plt+0x6410>
   16f70:	ldr	r3, [sp, #28]
   16f74:	cmp	r3, #0
   16f78:	ble	176f0 <__printf_chk@plt+0x6410>
   16f7c:	add	r3, r3, #1
   16f80:	cmn	r3, #-536870910	; 0xe0000002
   16f84:	mvngt	r0, #0
   16f88:	lslle	r0, r3, #2
   16f8c:	bl	11088 <_Znaj@plt>
   16f90:	ldr	r9, [pc, #552]	; 171c0 <__printf_chk@plt+0x5ee0>
   16f94:	ldr	r3, [sp, #28]
   16f98:	cmp	r3, #0
   16f9c:	str	r0, [r9]
   16fa0:	ble	1704c <__printf_chk@plt+0x5d6c>
   16fa4:	mov	r1, r5
   16fa8:	mov	r0, #0
   16fac:	bl	11070 <strtok@plt>
   16fb0:	subs	r7, r0, #0
   16fb4:	beq	16fd0 <__printf_chk@plt+0x5cf0>
   16fb8:	b	1701c <__printf_chk@plt+0x5d3c>
   16fbc:	mov	r1, r5
   16fc0:	ldr	r0, [sp, #88]	; 0x58
   16fc4:	bl	11070 <strtok@plt>
   16fc8:	subs	r7, r0, #0
   16fcc:	bne	1701c <__printf_chk@plt+0x5d3c>
   16fd0:	add	r0, sp, #64	; 0x40
   16fd4:	bl	14b40 <__printf_chk@plt+0x3860>
   16fd8:	cmp	r0, #0
   16fdc:	bne	16fbc <__printf_chk@plt+0x5cdc>
   16fe0:	ldr	r3, [sp, #84]	; 0x54
   16fe4:	cmp	r3, #0
   16fe8:	beq	172ec <__printf_chk@plt+0x600c>
   16fec:	mov	fp, #0
   16ff0:	add	r0, sp, #64	; 0x40
   16ff4:	bl	14b08 <__printf_chk@plt+0x3828>
   16ff8:	ldr	r3, [pc, #296]	; 17128 <__printf_chk@plt+0x5e48>
   16ffc:	ldr	r2, [sp, #92]	; 0x5c
   17000:	mov	r0, fp
   17004:	ldr	r3, [r3]
   17008:	cmp	r2, r3
   1700c:	bne	17860 <__printf_chk@plt+0x6580>
   17010:	add	sp, sp, #100	; 0x64
   17014:	vpop	{d8}
   17018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1701c:	mov	r0, r7
   17020:	bl	111c0 <strlen@plt>
   17024:	add	r0, r0, #1
   17028:	bl	11088 <_Znaj@plt>
   1702c:	mov	r1, r7
   17030:	bl	110d0 <strcpy@plt>
   17034:	ldr	r1, [r9]
   17038:	ldr	r3, [sp, #28]
   1703c:	str	r0, [r1, fp, lsl #2]
   17040:	add	fp, fp, #1
   17044:	cmp	r3, fp
   17048:	bgt	16fa4 <__printf_chk@plt+0x5cc4>
   1704c:	mov	r1, r5
   17050:	mov	r0, #0
   17054:	bl	11070 <strtok@plt>
   17058:	cmp	r0, #0
   1705c:	bne	17838 <__printf_chk@plt+0x6558>
   17060:	ldr	r3, [r9]
   17064:	ldr	r2, [sp, #28]
   17068:	str	r0, [r3, r2, lsl #2]
   1706c:	b	16d74 <__printf_chk@plt+0x5a94>
   17070:	mov	r1, r5
   17074:	bl	11070 <strtok@plt>
   17078:	cmp	r0, #0
   1707c:	beq	17770 <__printf_chk@plt+0x6490>
   17080:	ldr	r7, [pc, #244]	; 1717c <__printf_chk@plt+0x5e9c>
   17084:	add	r9, sp, #48	; 0x30
   17088:	add	r3, sp, #40	; 0x28
   1708c:	mov	r2, r9
   17090:	mov	r1, r7
   17094:	bl	15ee4 <__printf_chk@plt+0x4c04>
   17098:	cmp	r0, #0
   1709c:	bne	17268 <__printf_chk@plt+0x5f88>
   170a0:	mov	r1, r5
   170a4:	bl	11070 <strtok@plt>
   170a8:	cmp	r0, #0
   170ac:	bne	17088 <__printf_chk@plt+0x5da8>
   170b0:	ldr	r3, [sp, #84]	; 0x54
   170b4:	cmp	r3, #0
   170b8:	bne	16fec <__printf_chk@plt+0x5d0c>
   170bc:	ldr	r3, [pc, #336]	; 17214 <__printf_chk@plt+0x5f34>
   170c0:	ldr	r1, [pc, #184]	; 17180 <__printf_chk@plt+0x5ea0>
   170c4:	str	r3, [sp]
   170c8:	mov	r2, r3
   170cc:	add	r0, sp, #64	; 0x40
   170d0:	bl	14aac <__printf_chk@plt+0x37cc>
   170d4:	b	16fec <__printf_chk@plt+0x5d0c>
   170d8:	ldr	r3, [pc, #164]	; 17184 <__printf_chk@plt+0x5ea4>
   170dc:	mov	r2, #1
   170e0:	str	r2, [r3]
   170e4:	b	16d74 <__printf_chk@plt+0x5a94>
   170e8:	mov	r0, #64	; 0x40
   170ec:	bl	11088 <_Znaj@plt>
   170f0:	mov	r3, #16
   170f4:	str	r3, [sp, #12]
   170f8:	ldr	r3, [pc, #216]	; 171d8 <__printf_chk@plt+0x5ef8>
   170fc:	mov	r9, #1
   17100:	str	r0, [r3]
   17104:	mov	r1, r5
   17108:	mov	r0, #0
   1710c:	bl	11070 <strtok@plt>
   17110:	subs	sl, r0, #0
   17114:	beq	17230 <__printf_chk@plt+0x5f50>
   17118:	b	17540 <__printf_chk@plt+0x6260>
   1711c:	nop			; (mov r0, r0)
   17120:	andeq	r0, r0, r0
   17124:	svccc	0x00e00000
   17128:	andeq	r0, r3, r0, lsr #27
   1712c:	andeq	sp, r1, r4, ror #28
   17130:			; <UNDEFINED> instruction: 0x0001deb0
   17134:	muleq	r1, r4, r1
   17138:	muleq	r1, ip, sp
   1713c:	andeq	lr, r1, r0, ror #3
   17140:	andeq	lr, r1, r4, ror r2
   17144:	andeq	lr, r1, ip, ror r2
   17148:	andeq	lr, r1, r0, asr #5
   1714c:	andeq	r4, r3, r8, asr #22
   17150:	andeq	sp, r1, r8, lsl #27
   17154:	andeq	sp, r1, r4, asr #29
   17158:	ldrdeq	lr, [r1], -r0
   1715c:	andeq	r4, r3, r0, lsr fp
   17160:	ldrdeq	lr, [r1], -r4
   17164:	andeq	r4, r3, ip, asr #22
   17168:	andeq	lr, r1, r4, ror #5
   1716c:	andeq	lr, r1, r8, asr #6
   17170:	andeq	lr, r1, r0, asr r3
   17174:	andeq	lr, r1, ip, asr r3
   17178:	andeq	r4, r3, r4, asr #22
   1717c:	andeq	r4, r3, ip, asr fp
   17180:			; <UNDEFINED> instruction: 0x0001e2b0
   17184:	andeq	r4, r3, r0, asr fp
   17188:	andeq	lr, r1, ip, ror #5
   1718c:	andeq	r4, r3, r4, ror #22
   17190:	andeq	r4, r3, r0, ror #22
   17194:	andeq	r4, r3, ip, ror #22
   17198:	andeq	lr, r1, r0, asr #7
   1719c:	andeq	lr, r1, r8, lsr #4
   171a0:	muleq	r1, r8, r1
   171a4:	andeq	lr, r1, r8, ror r3
   171a8:	andeq	lr, r1, r0, lsl #7
   171ac:	andeq	sp, r1, ip, lsr #31
   171b0:	andeq	r4, r3, r8, lsr #22
   171b4:	ldrdeq	sp, [r1], -r4
   171b8:	andeq	r4, r3, ip, lsr #22
   171bc:	andeq	r4, r3, r8, ror #22
   171c0:	andeq	r4, r3, r8, lsr fp
   171c4:	andeq	r1, r3, ip
   171c8:	andeq	r1, r3, r4, lsl r0
   171cc:	andeq	r1, r3, r0, lsl r0
   171d0:	andeq	lr, r1, ip, asr #8
   171d4:	andeq	lr, r1, r4, lsl r3
   171d8:	andeq	r4, r3, r4, lsr fp
   171dc:	andeq	r4, r3, r0, asr #22
   171e0:	ldrdeq	lr, [r1], -r8
   171e4:	andeq	lr, r1, ip, lsl r3
   171e8:			; <UNDEFINED> instruction: 0x0001e1b0
   171ec:	andeq	lr, r1, r8, ror #3
   171f0:	andeq	lr, r1, ip, lsl #4
   171f4:	andeq	r4, r3, ip, lsr fp
   171f8:	strdeq	lr, [r1], -r4
   171fc:	andeq	lr, r1, r8, lsl #5
   17200:	andeq	lr, r1, ip, lsr r4
   17204:	andeq	lr, r1, r4, lsr #8
   17208:	andeq	lr, r1, ip, lsl #8
   1720c:	muleq	r1, r0, r3
   17210:	andeq	lr, r1, r0, asr r2
   17214:	andeq	r4, r3, r0, lsl #22
   17218:	andeq	lr, r1, r0, lsr r3
   1721c:	mov	r1, r5
   17220:	ldr	r0, [sp, #88]	; 0x58
   17224:	bl	11070 <strtok@plt>
   17228:	subs	sl, r0, #0
   1722c:	bne	17540 <__printf_chk@plt+0x6260>
   17230:	add	r0, sp, #64	; 0x40
   17234:	bl	14b40 <__printf_chk@plt+0x3860>
   17238:	cmp	r0, #0
   1723c:	bne	1721c <__printf_chk@plt+0x5f3c>
   17240:	ldr	r3, [sp, #84]	; 0x54
   17244:	cmp	r3, #0
   17248:	bne	16ff0 <__printf_chk@plt+0x5d10>
   1724c:	ldr	r3, [pc, #-64]	; 17214 <__printf_chk@plt+0x5f34>
   17250:	ldr	r1, [pc, #-208]	; 17188 <__printf_chk@plt+0x5ea8>
   17254:	str	r3, [sp]
   17258:	mov	r2, r3
   1725c:	add	r0, sp, #64	; 0x40
   17260:	bl	14aac <__printf_chk@plt+0x37cc>
   17264:	b	16ff0 <__printf_chk@plt+0x5d10>
   17268:	ldr	r3, [pc, #-220]	; 17194 <__printf_chk@plt+0x5eb4>
   1726c:	vldr	d6, [sp, #40]	; 0x28
   17270:	vmov.f64	d4, d8
   17274:	ldr	r3, [r3]
   17278:	vldr	d5, [sp, #48]	; 0x30
   1727c:	str	r3, [sp, #12]
   17280:	vmov	s15, r3
   17284:	ldr	r2, [pc, #-256]	; 1718c <__printf_chk@plt+0x5eac>
   17288:	ldr	r3, [pc, #-256]	; 17190 <__printf_chk@plt+0x5eb0>
   1728c:	vcvt.f64.s32	d7, s15
   17290:	vmla.f64	d4, d7, d6
   17294:	vmov.f64	d6, d4
   17298:	vmov.f64	d4, d8
   1729c:	vcvt.s32.f64	s12, d6
   172a0:	vmla.f64	d4, d7, d5
   172a4:	vstr	s12, [r2]
   172a8:	vcvt.s32.f64	s14, d4
   172ac:	vstr	s14, [r3]
   172b0:	b	16d74 <__printf_chk@plt+0x5a94>
   172b4:	ldr	r3, [pc, #-296]	; 17194 <__printf_chk@plt+0x5eb4>
   172b8:	ldr	r3, [r3]
   172bc:	cmp	r3, #0
   172c0:	bne	174b4 <__printf_chk@plt+0x61d4>
   172c4:	ldr	r3, [sp, #84]	; 0x54
   172c8:	cmp	r3, #0
   172cc:	bne	16fec <__printf_chk@plt+0x5d0c>
   172d0:	ldr	r3, [pc, #-196]	; 17214 <__printf_chk@plt+0x5f34>
   172d4:	ldr	r1, [pc, #-324]	; 17198 <__printf_chk@plt+0x5eb8>
   172d8:	str	r3, [sp]
   172dc:	mov	r2, r3
   172e0:	add	r0, sp, #64	; 0x40
   172e4:	bl	14aac <__printf_chk@plt+0x37cc>
   172e8:	b	16fec <__printf_chk@plt+0x5d0c>
   172ec:	ldr	r3, [pc, #-224]	; 17214 <__printf_chk@plt+0x5f34>
   172f0:	ldr	r1, [pc, #-348]	; 1719c <__printf_chk@plt+0x5ebc>
   172f4:	str	r3, [sp]
   172f8:	mov	r2, r3
   172fc:	add	r0, sp, #64	; 0x40
   17300:	bl	14aac <__printf_chk@plt+0x37cc>
   17304:	b	16fec <__printf_chk@plt+0x5d0c>
   17308:	ldr	r3, [pc, #-252]	; 17214 <__printf_chk@plt+0x5f34>
   1730c:	ldr	r0, [pc, #-372]	; 171a0 <__printf_chk@plt+0x5ec0>
   17310:	mov	r2, r3
   17314:	mov	r1, r3
   17318:	bl	14598 <__printf_chk@plt+0x32b8>
   1731c:	b	16ff8 <__printf_chk@plt+0x5d18>
   17320:	mov	r1, sl
   17324:	ldr	r0, [pc, #-392]	; 171a4 <__printf_chk@plt+0x5ec4>
   17328:	bl	11208 <strcmp@plt>
   1732c:	cmp	r0, #0
   17330:	beq	17610 <__printf_chk@plt+0x6330>
   17334:	mov	r1, sl
   17338:	ldr	r0, [pc, #-408]	; 171a8 <__printf_chk@plt+0x5ec8>
   1733c:	bl	11208 <strcmp@plt>
   17340:	cmp	r0, #0
   17344:	beq	17728 <__printf_chk@plt+0x6448>
   17348:	mov	r1, sl
   1734c:	ldr	r0, [pc, #-424]	; 171ac <__printf_chk@plt+0x5ecc>
   17350:	bl	11208 <strcmp@plt>
   17354:	cmp	r0, #0
   17358:	beq	172b4 <__printf_chk@plt+0x5fd4>
   1735c:	ldr	r7, [pc, #-436]	; 171b0 <__printf_chk@plt+0x5ed0>
   17360:	ldr	r3, [r7]
   17364:	cmp	r3, #0
   17368:	beq	16d74 <__printf_chk@plt+0x5a94>
   1736c:	ldr	r1, [pc, #-448]	; 171b4 <__printf_chk@plt+0x5ed4>
   17370:	mov	r0, #0
   17374:	bl	11070 <strtok@plt>
   17378:	ldr	r7, [r7]
   1737c:	subs	r1, r0, #0
   17380:	beq	1738c <__printf_chk@plt+0x60ac>
   17384:	bl	14a24 <__printf_chk@plt+0x3744>
   17388:	mov	r1, r0
   1738c:	mov	r0, sl
   17390:	ldrd	r2, [sp, #68]	; 0x44
   17394:	blx	r7
   17398:	b	16d74 <__printf_chk@plt+0x5a94>
   1739c:	mov	r0, #20
   173a0:	bl	11088 <_Znaj@plt>
   173a4:	mov	r3, #0
   173a8:	mov	sl, r3
   173ac:	mov	fp, r3
   173b0:	str	r3, [r0]
   173b4:	str	r3, [r0, #4]
   173b8:	str	r3, [r0, #8]
   173bc:	str	r3, [r0, #12]
   173c0:	str	r3, [r0, #16]
   173c4:	ldr	r3, [pc, #-532]	; 171b8 <__printf_chk@plt+0x5ed8>
   173c8:	mov	r9, #5
   173cc:	str	r0, [r3]
   173d0:	b	17400 <__printf_chk@plt+0x6120>
   173d4:	ldr	r7, [sp, #12]
   173d8:	mov	r0, r7
   173dc:	bl	111c0 <strlen@plt>
   173e0:	add	r0, r0, #1
   173e4:	bl	11088 <_Znaj@plt>
   173e8:	mov	r1, r7
   173ec:	bl	110d0 <strcpy@plt>
   173f0:	ldr	r3, [pc, #-576]	; 171b8 <__printf_chk@plt+0x5ed8>
   173f4:	ldr	r3, [r3]
   173f8:	str	r0, [r3, sl, lsl #2]
   173fc:	ldr	sl, [sp, #16]
   17400:	mov	r1, r5
   17404:	mov	r0, #0
   17408:	bl	11070 <strtok@plt>
   1740c:	mov	r7, sl
   17410:	subs	r3, r0, #0
   17414:	str	r3, [sp, #12]
   17418:	beq	16d74 <__printf_chk@plt+0x5a94>
   1741c:	add	r3, sl, #1
   17420:	cmp	r9, r3
   17424:	str	r3, [sp, #16]
   17428:	bgt	173d4 <__printf_chk@plt+0x60f4>
   1742c:	ldr	r3, [pc, #-636]	; 171b8 <__printf_chk@plt+0x5ed8>
   17430:	lsl	r9, r9, #1
   17434:	cmn	r9, #-536870910	; 0xe0000002
   17438:	ldr	r3, [r3]
   1743c:	lslle	r0, r9, #2
   17440:	mvngt	r0, #0
   17444:	str	r3, [sp, #20]
   17448:	bl	11088 <_Znaj@plt>
   1744c:	ldr	r3, [pc, #-668]	; 171b8 <__printf_chk@plt+0x5ed8>
   17450:	cmp	sl, #0
   17454:	str	r0, [r3]
   17458:	beq	17484 <__printf_chk@plt+0x61a4>
   1745c:	ldr	r3, [sp, #20]
   17460:	sub	r2, r0, #4
   17464:	sub	r3, r3, #4
   17468:	add	ip, r3, sl, lsl #2
   1746c:	ldr	r1, [r3, #4]!
   17470:	cmp	r3, ip
   17474:	str	r1, [r2, #4]!
   17478:	bne	1746c <__printf_chk@plt+0x618c>
   1747c:	cmp	sl, r9
   17480:	bge	1749c <__printf_chk@plt+0x61bc>
   17484:	sub	r3, r7, #-1073741823	; 0xc0000001
   17488:	add	r3, r0, r3, lsl #2
   1748c:	add	r7, r7, #1
   17490:	cmp	r9, r7
   17494:	str	fp, [r3, #4]!
   17498:	bgt	1748c <__printf_chk@plt+0x61ac>
   1749c:	ldr	r3, [sp, #20]
   174a0:	cmp	r3, #0
   174a4:	beq	173d4 <__printf_chk@plt+0x60f4>
   174a8:	ldr	r0, [sp, #20]
   174ac:	bl	1113c <_ZdaPv@plt>
   174b0:	b	173d4 <__printf_chk@plt+0x60f4>
   174b4:	ldr	r3, [pc, #-768]	; 171bc <__printf_chk@plt+0x5edc>
   174b8:	ldr	r3, [r3]
   174bc:	cmp	r3, #0
   174c0:	beq	17620 <__printf_chk@plt+0x6340>
   174c4:	ldr	r3, [pc, #-780]	; 171c0 <__printf_chk@plt+0x5ee0>
   174c8:	ldr	r3, [r3]
   174cc:	cmp	r3, #0
   174d0:	beq	17748 <__printf_chk@plt+0x6468>
   174d4:	ldr	r3, [pc, #-772]	; 171d8 <__printf_chk@plt+0x5ef8>
   174d8:	ldr	r3, [r3]
   174dc:	cmp	r3, #0
   174e0:	beq	177e8 <__printf_chk@plt+0x6508>
   174e4:	ldr	r3, [pc, #-808]	; 171c4 <__printf_chk@plt+0x5ee4>
   174e8:	ldr	r3, [r3]
   174ec:	cmp	r3, #0
   174f0:	ble	177c0 <__printf_chk@plt+0x64e0>
   174f4:	ldr	r3, [pc, #-820]	; 171c8 <__printf_chk@plt+0x5ee8>
   174f8:	ldr	r3, [r3]
   174fc:	cmp	r3, #0
   17500:	ble	17798 <__printf_chk@plt+0x64b8>
   17504:	ldr	r3, [pc, #-832]	; 171cc <__printf_chk@plt+0x5eec>
   17508:	ldr	r3, [r3]
   1750c:	cmp	r3, #0
   17510:	movgt	fp, #1
   17514:	bgt	16ff0 <__printf_chk@plt+0x5d10>
   17518:	ldr	r3, [sp, #84]	; 0x54
   1751c:	cmp	r3, #0
   17520:	bne	16fec <__printf_chk@plt+0x5d0c>
   17524:	ldr	r3, [pc, #-792]	; 17214 <__printf_chk@plt+0x5f34>
   17528:	ldr	r1, [pc, #-864]	; 171d0 <__printf_chk@plt+0x5ef0>
   1752c:	str	r3, [sp]
   17530:	mov	r2, r3
   17534:	add	r0, sp, #64	; 0x40
   17538:	bl	14aac <__printf_chk@plt+0x37cc>
   1753c:	b	16fec <__printf_chk@plt+0x5d0c>
   17540:	add	r3, sp, #40	; 0x28
   17544:	add	r2, sp, #36	; 0x24
   17548:	ldr	r1, [pc, #-892]	; 171d4 <__printf_chk@plt+0x5ef4>
   1754c:	mov	r0, sl
   17550:	bl	11238 <sscanf@plt>
   17554:	cmp	r0, #1
   17558:	beq	17680 <__printf_chk@plt+0x63a0>
   1755c:	cmp	r0, #2
   17560:	bne	17648 <__printf_chk@plt+0x6368>
   17564:	ldr	r2, [sp, #40]	; 0x28
   17568:	ldr	r3, [sp, #36]	; 0x24
   1756c:	cmp	r2, r3
   17570:	movlt	r2, #0
   17574:	movge	r2, #1
   17578:	cmp	r3, #0
   1757c:	movlt	r2, #0
   17580:	andge	r2, r2, #1
   17584:	cmp	r2, #0
   17588:	beq	17648 <__printf_chk@plt+0x6368>
   1758c:	ldr	r2, [sp, #12]
   17590:	ldr	r1, [pc, #-960]	; 171d8 <__printf_chk@plt+0x5ef8>
   17594:	cmp	r9, r2
   17598:	ldr	sl, [r1]
   1759c:	blt	175f0 <__printf_chk@plt+0x6310>
   175a0:	mov	r3, r2
   175a4:	lsl	r2, r2, #1
   175a8:	cmn	r2, #-536870910	; 0xe0000002
   175ac:	lslle	r0, r3, #3
   175b0:	mvngt	r0, #0
   175b4:	str	r2, [sp, #16]
   175b8:	bl	11088 <_Znaj@plt>
   175bc:	ldr	r3, [sp, #12]
   175c0:	mov	r1, sl
   175c4:	lsl	r2, r3, #2
   175c8:	ldr	r3, [pc, #-1016]	; 171d8 <__printf_chk@plt+0x5ef8>
   175cc:	str	r0, [r3]
   175d0:	bl	1119c <memcpy@plt>
   175d4:	mov	r0, sl
   175d8:	bl	1113c <_ZdaPv@plt>
   175dc:	ldr	r3, [pc, #-1036]	; 171d8 <__printf_chk@plt+0x5ef8>
   175e0:	ldr	r2, [sp, #16]
   175e4:	ldr	sl, [r3]
   175e8:	ldr	r3, [sp, #36]	; 0x24
   175ec:	str	r2, [sp, #12]
   175f0:	add	r2, sl, r9, lsl #2
   175f4:	cmp	r3, #0
   175f8:	str	r3, [r2, #-4]
   175fc:	beq	17864 <__printf_chk@plt+0x6584>
   17600:	ldr	r3, [sp, #40]	; 0x28
   17604:	str	r3, [sl, r9, lsl #2]
   17608:	add	r9, r9, #2
   1760c:	b	17104 <__printf_chk@plt+0x5e24>
   17610:	ldr	r3, [pc, #-1084]	; 171dc <__printf_chk@plt+0x5efc>
   17614:	mov	r2, #1
   17618:	str	r2, [r3]
   1761c:	b	16d74 <__printf_chk@plt+0x5a94>
   17620:	ldr	r3, [sp, #84]	; 0x54
   17624:	cmp	r3, #0
   17628:	bne	16fec <__printf_chk@plt+0x5d0c>
   1762c:	ldr	r3, [pc, #-1056]	; 17214 <__printf_chk@plt+0x5f34>
   17630:	ldr	r1, [pc, #-1112]	; 171e0 <__printf_chk@plt+0x5f00>
   17634:	str	r3, [sp]
   17638:	mov	r2, r3
   1763c:	add	r0, sp, #64	; 0x40
   17640:	bl	14aac <__printf_chk@plt+0x37cc>
   17644:	b	16fec <__printf_chk@plt+0x5d0c>
   17648:	add	r9, sp, #48	; 0x30
   1764c:	mov	r1, sl
   17650:	mov	r0, r9
   17654:	bl	141ac <__printf_chk@plt+0x2ecc>
   17658:	ldr	r3, [sp, #84]	; 0x54
   1765c:	cmp	r3, #0
   17660:	bne	16ff0 <__printf_chk@plt+0x5d10>
   17664:	ldr	r3, [pc, #-1112]	; 17214 <__printf_chk@plt+0x5f34>
   17668:	mov	r2, r9
   1766c:	str	r3, [sp]
   17670:	ldr	r1, [pc, #-1172]	; 171e4 <__printf_chk@plt+0x5f04>
   17674:	add	r0, sp, #64	; 0x40
   17678:	bl	14aac <__printf_chk@plt+0x37cc>
   1767c:	b	16ff0 <__printf_chk@plt+0x5d10>
   17680:	ldr	r3, [sp, #36]	; 0x24
   17684:	mov	r2, r7
   17688:	str	r3, [sp, #40]	; 0x28
   1768c:	b	17578 <__printf_chk@plt+0x6298>
   17690:	add	r9, sp, #48	; 0x30
   17694:	mov	r1, sl
   17698:	mov	r0, r9
   1769c:	bl	141ac <__printf_chk@plt+0x2ecc>
   176a0:	ldr	r3, [sp, #84]	; 0x54
   176a4:	cmp	r3, #0
   176a8:	bne	16ff0 <__printf_chk@plt+0x5d10>
   176ac:	ldr	r3, [pc, #-1184]	; 17214 <__printf_chk@plt+0x5f34>
   176b0:	mov	r2, r9
   176b4:	str	r3, [sp]
   176b8:	ldr	r1, [pc, #-1240]	; 171e8 <__printf_chk@plt+0x5f08>
   176bc:	add	r0, sp, #64	; 0x40
   176c0:	bl	14aac <__printf_chk@plt+0x37cc>
   176c4:	b	16ff0 <__printf_chk@plt+0x5d10>
   176c8:	ldr	r3, [sp, #84]	; 0x54
   176cc:	cmp	r3, #0
   176d0:	bne	16fec <__printf_chk@plt+0x5d0c>
   176d4:	ldr	r3, [pc, #-1224]	; 17214 <__printf_chk@plt+0x5f34>
   176d8:	ldr	r1, [pc, #-1268]	; 171ec <__printf_chk@plt+0x5f0c>
   176dc:	str	r3, [sp]
   176e0:	mov	r2, r3
   176e4:	add	r0, sp, #64	; 0x40
   176e8:	bl	14aac <__printf_chk@plt+0x37cc>
   176ec:	b	16fec <__printf_chk@plt+0x5d0c>
   176f0:	add	r9, sp, #48	; 0x30
   176f4:	mov	r1, r7
   176f8:	mov	r0, r9
   176fc:	bl	141ac <__printf_chk@plt+0x2ecc>
   17700:	ldr	r3, [sp, #84]	; 0x54
   17704:	cmp	r3, #0
   17708:	bne	16ff0 <__printf_chk@plt+0x5d10>
   1770c:	ldr	r3, [pc, #-1280]	; 17214 <__printf_chk@plt+0x5f34>
   17710:	mov	r2, r9
   17714:	str	r3, [sp]
   17718:	ldr	r1, [pc, #-1328]	; 171f0 <__printf_chk@plt+0x5f10>
   1771c:	add	r0, sp, #64	; 0x40
   17720:	bl	14aac <__printf_chk@plt+0x37cc>
   17724:	b	16ff0 <__printf_chk@plt+0x5d10>
   17728:	mov	r1, r5
   1772c:	bl	11070 <strtok@plt>
   17730:	cmp	r0, #0
   17734:	beq	17810 <__printf_chk@plt+0x6530>
   17738:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1773c:	ldr	r3, [pc, #-1360]	; 171f4 <__printf_chk@plt+0x5f14>
   17740:	str	r0, [r3]
   17744:	b	16d74 <__printf_chk@plt+0x5a94>
   17748:	ldr	r3, [sp, #84]	; 0x54
   1774c:	cmp	r3, #0
   17750:	bne	16fec <__printf_chk@plt+0x5d0c>
   17754:	ldr	r3, [pc, #-1352]	; 17214 <__printf_chk@plt+0x5f34>
   17758:	ldr	r1, [pc, #-1384]	; 171f8 <__printf_chk@plt+0x5f18>
   1775c:	str	r3, [sp]
   17760:	mov	r2, r3
   17764:	add	r0, sp, #64	; 0x40
   17768:	bl	14aac <__printf_chk@plt+0x37cc>
   1776c:	b	16fec <__printf_chk@plt+0x5d0c>
   17770:	ldr	r3, [sp, #84]	; 0x54
   17774:	cmp	r3, #0
   17778:	bne	16fec <__printf_chk@plt+0x5d0c>
   1777c:	ldr	r3, [pc, #-1392]	; 17214 <__printf_chk@plt+0x5f34>
   17780:	ldr	r1, [pc, #-1420]	; 171fc <__printf_chk@plt+0x5f1c>
   17784:	str	r3, [sp]
   17788:	mov	r2, r3
   1778c:	add	r0, sp, #64	; 0x40
   17790:	bl	14aac <__printf_chk@plt+0x37cc>
   17794:	b	16fec <__printf_chk@plt+0x5d0c>
   17798:	ldr	r3, [sp, #84]	; 0x54
   1779c:	cmp	r3, #0
   177a0:	bne	16fec <__printf_chk@plt+0x5d0c>
   177a4:	ldr	r3, [pc, #-1432]	; 17214 <__printf_chk@plt+0x5f34>
   177a8:	ldr	r1, [pc, #-1456]	; 17200 <__printf_chk@plt+0x5f20>
   177ac:	str	r3, [sp]
   177b0:	mov	r2, r3
   177b4:	add	r0, sp, #64	; 0x40
   177b8:	bl	14aac <__printf_chk@plt+0x37cc>
   177bc:	b	16fec <__printf_chk@plt+0x5d0c>
   177c0:	ldr	r3, [sp, #84]	; 0x54
   177c4:	cmp	r3, #0
   177c8:	bne	16fec <__printf_chk@plt+0x5d0c>
   177cc:	ldr	r3, [pc, #-1472]	; 17214 <__printf_chk@plt+0x5f34>
   177d0:	ldr	r1, [pc, #-1492]	; 17204 <__printf_chk@plt+0x5f24>
   177d4:	str	r3, [sp]
   177d8:	mov	r2, r3
   177dc:	add	r0, sp, #64	; 0x40
   177e0:	bl	14aac <__printf_chk@plt+0x37cc>
   177e4:	b	16fec <__printf_chk@plt+0x5d0c>
   177e8:	ldr	r3, [sp, #84]	; 0x54
   177ec:	cmp	r3, #0
   177f0:	bne	16fec <__printf_chk@plt+0x5d0c>
   177f4:	ldr	r3, [pc, #-1512]	; 17214 <__printf_chk@plt+0x5f34>
   177f8:	ldr	r1, [pc, #-1528]	; 17208 <__printf_chk@plt+0x5f28>
   177fc:	str	r3, [sp]
   17800:	mov	r2, r3
   17804:	add	r0, sp, #64	; 0x40
   17808:	bl	14aac <__printf_chk@plt+0x37cc>
   1780c:	b	16fec <__printf_chk@plt+0x5d0c>
   17810:	ldr	r3, [sp, #84]	; 0x54
   17814:	cmp	r3, #0
   17818:	bne	16fec <__printf_chk@plt+0x5d0c>
   1781c:	ldr	r3, [pc, #-1552]	; 17214 <__printf_chk@plt+0x5f34>
   17820:	ldr	r1, [pc, #-1564]	; 1720c <__printf_chk@plt+0x5f2c>
   17824:	str	r3, [sp]
   17828:	mov	r2, r3
   1782c:	add	r0, sp, #64	; 0x40
   17830:	bl	14aac <__printf_chk@plt+0x37cc>
   17834:	b	16fec <__printf_chk@plt+0x5d0c>
   17838:	ldr	r3, [sp, #84]	; 0x54
   1783c:	cmp	r3, #0
   17840:	bne	16fec <__printf_chk@plt+0x5d0c>
   17844:	ldr	r3, [pc, #-1592]	; 17214 <__printf_chk@plt+0x5f34>
   17848:	ldr	r1, [pc, #-1600]	; 17210 <__printf_chk@plt+0x5f30>
   1784c:	str	r3, [sp]
   17850:	mov	r2, r3
   17854:	add	r0, sp, #64	; 0x40
   17858:	bl	14aac <__printf_chk@plt+0x37cc>
   1785c:	b	16fec <__printf_chk@plt+0x5d0c>
   17860:	bl	110e8 <__stack_chk_fail@plt>
   17864:	cmp	r9, #1
   17868:	bne	16d74 <__printf_chk@plt+0x5a94>
   1786c:	ldr	r3, [sp, #84]	; 0x54
   17870:	cmp	r3, #0
   17874:	bne	16fec <__printf_chk@plt+0x5d0c>
   17878:	ldr	r3, [pc, #-1644]	; 17214 <__printf_chk@plt+0x5f34>
   1787c:	ldr	r1, [pc, #-1644]	; 17218 <__printf_chk@plt+0x5f38>
   17880:	str	r3, [sp]
   17884:	mov	r2, r3
   17888:	add	r0, sp, #64	; 0x40
   1788c:	bl	14aac <__printf_chk@plt+0x37cc>
   17890:	b	16fec <__printf_chk@plt+0x5d0c>
   17894:	add	r0, sp, #64	; 0x40
   17898:	bl	14b08 <__printf_chk@plt+0x3828>
   1789c:	bl	110f4 <__cxa_end_cleanup@plt>
   178a0:	ldr	r3, [pc, #12]	; 178b4 <__printf_chk@plt+0x65d4>
   178a4:	ldr	r2, [r3]
   178a8:	str	r0, [r3]
   178ac:	mov	r0, r2
   178b0:	bx	lr
   178b4:	andeq	r4, r3, r8, lsr #22
   178b8:	mov	r1, r0
   178bc:	ldr	r0, [pc]	; 178c4 <__printf_chk@plt+0x65e4>
   178c0:	b	1a29c <_ZdlPv@@Base+0xa10>
   178c4:	andeq	r4, r3, r0, lsr #22
   178c8:	push	{r4, r5, r6, r7, lr}
   178cc:	sub	sp, sp, #12
   178d0:	mov	r6, r1
   178d4:	mov	r7, r0
   178d8:	bl	111c0 <strlen@plt>
   178dc:	ldr	r5, [pc, #88]	; 1793c <__printf_chk@plt+0x665c>
   178e0:	mov	r4, r0
   178e4:	ldr	r0, [r5]
   178e8:	bl	111c0 <strlen@plt>
   178ec:	add	r0, r4, r0
   178f0:	add	r0, r0, #5
   178f4:	bl	11088 <_Znaj@plt>
   178f8:	ldr	r3, [r5]
   178fc:	mvn	r2, #0
   17900:	mov	r1, #1
   17904:	stm	sp, {r3, r7}
   17908:	ldr	r3, [pc, #48]	; 17940 <__printf_chk@plt+0x6660>
   1790c:	mov	r4, r0
   17910:	bl	11268 <__sprintf_chk@plt>
   17914:	mov	r2, r6
   17918:	mov	r1, r4
   1791c:	ldr	r0, [pc, #32]	; 17944 <__printf_chk@plt+0x6664>
   17920:	bl	1a368 <_ZdlPv@@Base+0xadc>
   17924:	mov	r5, r0
   17928:	mov	r0, r4
   1792c:	bl	1113c <_ZdaPv@plt>
   17930:	mov	r0, r5
   17934:	add	sp, sp, #12
   17938:	pop	{r4, r5, r6, r7, pc}
   1793c:	andeq	r1, r3, r8
   17940:			; <UNDEFINED> instruction: 0x0001e4b8
   17944:	andeq	r4, r3, r0, lsr #22
   17948:	ldr	ip, [r1, #36]	; 0x24
   1794c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17950:	ldr	r7, [r1, #32]
   17954:	ldr	r6, [r1]
   17958:	add	r5, r0, ip, lsl #2
   1795c:	mov	r4, r7
   17960:	mov	lr, r6
   17964:	cmp	lr, ip
   17968:	movle	r3, #0
   1796c:	movgt	r3, #1
   17970:	cmp	r4, ip
   17974:	movge	r3, #0
   17978:	cmp	r3, #0
   1797c:	beq	179f8 <__printf_chk@plt+0x6718>
   17980:	sub	fp, lr, ip
   17984:	sub	r8, ip, r4
   17988:	cmp	fp, r8
   1798c:	ble	179c4 <__printf_chk@plt+0x66e4>
   17990:	sub	lr, lr, r8
   17994:	add	r8, r8, lr
   17998:	sub	r2, r4, #-1073741823	; 0xc0000001
   1799c:	add	r8, r0, r8, lsl #2
   179a0:	add	r3, r0, lr, lsl #2
   179a4:	add	r2, r0, r2, lsl #2
   179a8:	ldr	r9, [r2, #4]!
   179ac:	ldr	sl, [r3]
   179b0:	str	sl, [r2]
   179b4:	str	r9, [r3], #4
   179b8:	cmp	r8, r3
   179bc:	bne	179a8 <__printf_chk@plt+0x66c8>
   179c0:	b	17964 <__printf_chk@plt+0x6684>
   179c4:	sub	r2, r4, #-1073741823	; 0xc0000001
   179c8:	add	sl, fp, ip
   179cc:	add	r2, r0, r2, lsl #2
   179d0:	add	sl, r0, sl, lsl #2
   179d4:	mov	r3, r5
   179d8:	ldr	r8, [r2, #4]!
   179dc:	ldr	r9, [r3]
   179e0:	str	r9, [r2]
   179e4:	str	r8, [r3], #4
   179e8:	cmp	r3, sl
   179ec:	bne	179d8 <__printf_chk@plt+0x66f8>
   179f0:	add	r4, r4, fp
   179f4:	b	17964 <__printf_chk@plt+0x6684>
   179f8:	sub	ip, r6, ip
   179fc:	add	r7, ip, r7
   17a00:	str	r7, [r1, #32]
   17a04:	str	r6, [r1, #36]	; 0x24
   17a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a10:	sub	sp, sp, #60	; 0x3c
   17a14:	mov	r9, r2
   17a18:	ldr	r4, [sp, #108]	; 0x6c
   17a1c:	ldrb	r2, [r2]
   17a20:	str	r1, [sp, #8]
   17a24:	ldr	r1, [r4, #4]
   17a28:	cmp	r2, #58	; 0x3a
   17a2c:	movne	r2, r1
   17a30:	moveq	r2, #0
   17a34:	subs	r7, r0, #0
   17a38:	str	r2, [sp, #16]
   17a3c:	str	r3, [sp, #12]
   17a40:	ble	17ca4 <__printf_chk@plt+0x69c4>
   17a44:	ldr	r3, [r4]
   17a48:	mov	r2, #0
   17a4c:	cmp	r3, r2
   17a50:	str	r2, [r4, #12]
   17a54:	beq	17b40 <__printf_chk@plt+0x6860>
   17a58:	ldr	r2, [r4, #16]
   17a5c:	cmp	r2, #0
   17a60:	beq	17b4c <__printf_chk@plt+0x686c>
   17a64:	ldr	r5, [r4, #20]
   17a68:	cmp	r5, #0
   17a6c:	beq	17b94 <__printf_chk@plt+0x68b4>
   17a70:	ldrb	r3, [r5]
   17a74:	cmp	r3, #0
   17a78:	beq	17b94 <__printf_chk@plt+0x68b4>
   17a7c:	ldr	r3, [sp, #12]
   17a80:	cmp	r3, #0
   17a84:	beq	17ae0 <__printf_chk@plt+0x6800>
   17a88:	ldr	r3, [r4]
   17a8c:	ldr	r2, [sp, #8]
   17a90:	str	r3, [sp, #20]
   17a94:	ldr	r2, [r2, r3, lsl #2]
   17a98:	lsl	r3, r3, #2
   17a9c:	str	r3, [sp, #48]	; 0x30
   17aa0:	ldrb	r1, [r2, #1]
   17aa4:	str	r2, [sp, #32]
   17aa8:	mov	r3, r2
   17aac:	cmp	r1, #45	; 0x2d
   17ab0:	str	r1, [sp, #28]
   17ab4:	beq	17f24 <__printf_chk@plt+0x6c44>
   17ab8:	ldr	r2, [sp, #100]	; 0x64
   17abc:	cmp	r2, #0
   17ac0:	beq	17ae0 <__printf_chk@plt+0x6800>
   17ac4:	ldrb	r3, [r3, #2]
   17ac8:	cmp	r3, #0
   17acc:	bne	17f24 <__printf_chk@plt+0x6c44>
   17ad0:	mov	r0, r9
   17ad4:	bl	112c8 <strchr@plt>
   17ad8:	cmp	r0, #0
   17adc:	beq	17f24 <__printf_chk@plt+0x6c44>
   17ae0:	add	r6, r5, #1
   17ae4:	str	r6, [r4, #20]
   17ae8:	ldrb	r8, [r5]
   17aec:	mov	r0, r9
   17af0:	mov	r1, r8
   17af4:	bl	112c8 <strchr@plt>
   17af8:	ldrb	r2, [r5, #1]
   17afc:	mov	r3, r8
   17b00:	cmp	r2, #0
   17b04:	ldreq	r2, [r4]
   17b08:	addeq	r2, r2, #1
   17b0c:	streq	r2, [r4]
   17b10:	cmp	r8, #58	; 0x3a
   17b14:	cmpne	r0, #0
   17b18:	beq	1807c <__printf_chk@plt+0x6d9c>
   17b1c:	ldrb	r1, [r0]
   17b20:	ldrb	r2, [r0, #1]
   17b24:	cmp	r1, #87	; 0x57
   17b28:	beq	17d54 <__printf_chk@plt+0x6a74>
   17b2c:	cmp	r2, #58	; 0x3a
   17b30:	beq	17ee0 <__printf_chk@plt+0x6c00>
   17b34:	mov	r0, r3
   17b38:	add	sp, sp, #60	; 0x3c
   17b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b40:	mov	r2, #1
   17b44:	mov	r3, r2
   17b48:	str	r2, [r4]
   17b4c:	ldr	r2, [sp, #104]	; 0x68
   17b50:	str	r3, [r4, #36]	; 0x24
   17b54:	cmp	r2, #0
   17b58:	mov	r2, #0
   17b5c:	str	r3, [r4, #32]
   17b60:	str	r2, [r4, #20]
   17b64:	beq	17c50 <__printf_chk@plt+0x6970>
   17b68:	mov	r3, #1
   17b6c:	str	r3, [r4, #28]
   17b70:	ldrb	r1, [r9]
   17b74:	cmp	r1, #45	; 0x2d
   17b78:	beq	1803c <__printf_chk@plt+0x6d5c>
   17b7c:	cmp	r1, #43	; 0x2b
   17b80:	strne	r2, [r4, #24]
   17b84:	strne	r3, [r4, #16]
   17b88:	addeq	r9, r9, #1
   17b8c:	streq	r2, [r4, #24]
   17b90:	streq	r3, [r4, #16]
   17b94:	ldr	r6, [r4]
   17b98:	ldr	r3, [r4, #36]	; 0x24
   17b9c:	cmp	r3, r6
   17ba0:	ldr	r3, [r4, #32]
   17ba4:	strgt	r6, [r4, #36]	; 0x24
   17ba8:	cmp	r6, r3
   17bac:	ldr	r3, [r4, #24]
   17bb0:	strlt	r6, [r4, #32]
   17bb4:	cmp	r3, #1
   17bb8:	beq	17cac <__printf_chk@plt+0x69cc>
   17bbc:	cmp	r7, r6
   17bc0:	beq	17c94 <__printf_chk@plt+0x69b4>
   17bc4:	ldr	r8, [sp, #8]
   17bc8:	ldr	r1, [pc, #2528]	; 185b0 <__printf_chk@plt+0x72d0>
   17bcc:	ldr	r5, [r8, r6, lsl #2]
   17bd0:	mov	r0, r5
   17bd4:	bl	11208 <strcmp@plt>
   17bd8:	cmp	r0, #0
   17bdc:	bne	17c1c <__printf_chk@plt+0x693c>
   17be0:	ldr	r3, [r4, #32]
   17be4:	ldr	r2, [r4, #36]	; 0x24
   17be8:	add	r6, r6, #1
   17bec:	cmp	r3, r2
   17bf0:	str	r6, [r4]
   17bf4:	beq	18100 <__printf_chk@plt+0x6e20>
   17bf8:	cmp	r6, r2
   17bfc:	beq	17c10 <__printf_chk@plt+0x6930>
   17c00:	mov	r0, r8
   17c04:	mov	r1, r4
   17c08:	bl	17948 <__printf_chk@plt+0x6668>
   17c0c:	ldr	r3, [r4, #32]
   17c10:	str	r7, [r4, #36]	; 0x24
   17c14:	str	r7, [r4]
   17c18:	b	17c9c <__printf_chk@plt+0x69bc>
   17c1c:	ldrb	r3, [r5]
   17c20:	cmp	r3, #45	; 0x2d
   17c24:	beq	17d20 <__printf_chk@plt+0x6a40>
   17c28:	ldr	r3, [r4, #24]
   17c2c:	cmp	r3, #0
   17c30:	beq	17ca4 <__printf_chk@plt+0x69c4>
   17c34:	add	r6, r6, #1
   17c38:	mov	r3, #1
   17c3c:	mov	r0, r3
   17c40:	str	r6, [r4]
   17c44:	str	r5, [r4, #12]
   17c48:	add	sp, sp, #60	; 0x3c
   17c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c50:	ldr	r0, [pc, #2396]	; 185b4 <__printf_chk@plt+0x72d4>
   17c54:	bl	1128c <getenv@plt>
   17c58:	cmp	r0, #0
   17c5c:	beq	17ea8 <__printf_chk@plt+0x6bc8>
   17c60:	mov	r3, #1
   17c64:	str	r3, [r4, #28]
   17c68:	ldrb	r3, [r9]
   17c6c:	ldr	r5, [r4, #20]
   17c70:	cmp	r3, #45	; 0x2d
   17c74:	beq	17f14 <__printf_chk@plt+0x6c34>
   17c78:	cmp	r3, #43	; 0x2b
   17c7c:	ldrne	r3, [sp, #104]	; 0x68
   17c80:	strne	r3, [r4, #24]
   17c84:	beq	17ed0 <__printf_chk@plt+0x6bf0>
   17c88:	mov	r3, #1
   17c8c:	str	r3, [r4, #16]
   17c90:	b	17a68 <__printf_chk@plt+0x6788>
   17c94:	ldr	r7, [r4, #36]	; 0x24
   17c98:	ldr	r3, [r4, #32]
   17c9c:	cmp	r7, r3
   17ca0:	strne	r3, [r4]
   17ca4:	mvn	r3, #0
   17ca8:	b	17b34 <__printf_chk@plt+0x6854>
   17cac:	ldrd	r2, [r4, #32]
   17cb0:	cmp	r2, r3
   17cb4:	beq	17e98 <__printf_chk@plt+0x6bb8>
   17cb8:	cmp	r6, r3
   17cbc:	beq	17cd0 <__printf_chk@plt+0x69f0>
   17cc0:	mov	r1, r4
   17cc4:	ldr	r0, [sp, #8]
   17cc8:	bl	17948 <__printf_chk@plt+0x6668>
   17ccc:	ldr	r3, [r4]
   17cd0:	cmp	r7, r3
   17cd4:	ble	18050 <__printf_chk@plt+0x6d70>
   17cd8:	sub	r1, r3, #-1073741823	; 0xc0000001
   17cdc:	ldr	r2, [sp, #8]
   17ce0:	add	r1, r2, r1, lsl #2
   17ce4:	b	17cf8 <__printf_chk@plt+0x6a18>
   17ce8:	add	r3, r3, #1
   17cec:	cmp	r3, r7
   17cf0:	str	r3, [r4]
   17cf4:	beq	18050 <__printf_chk@plt+0x6d70>
   17cf8:	ldr	r2, [r1, #4]!
   17cfc:	ldrb	r0, [r2]
   17d00:	cmp	r0, #45	; 0x2d
   17d04:	bne	17ce8 <__printf_chk@plt+0x6a08>
   17d08:	ldrb	r2, [r2, #1]
   17d0c:	cmp	r2, #0
   17d10:	beq	17ce8 <__printf_chk@plt+0x6a08>
   17d14:	ldr	r6, [r4]
   17d18:	str	r3, [r4, #36]	; 0x24
   17d1c:	b	17bbc <__printf_chk@plt+0x68dc>
   17d20:	ldrb	r3, [r5, #1]
   17d24:	cmp	r3, #0
   17d28:	beq	17c28 <__printf_chk@plt+0x6948>
   17d2c:	sub	r0, r3, #45	; 0x2d
   17d30:	ldr	r3, [sp, #12]
   17d34:	clz	r0, r0
   17d38:	cmp	r3, #0
   17d3c:	lsr	r0, r0, #5
   17d40:	moveq	r0, #0
   17d44:	add	r0, r0, #1
   17d48:	add	r5, r5, r0
   17d4c:	str	r5, [r4, #20]
   17d50:	b	17a7c <__printf_chk@plt+0x679c>
   17d54:	cmp	r2, #59	; 0x3b
   17d58:	bne	17b2c <__printf_chk@plt+0x684c>
   17d5c:	ldrb	r2, [r5, #1]
   17d60:	ldr	r3, [r4]
   17d64:	cmp	r2, #0
   17d68:	beq	18274 <__printf_chk@plt+0x6f94>
   17d6c:	add	r3, r3, #1
   17d70:	str	r3, [r4]
   17d74:	str	r6, [r4, #12]
   17d78:	str	r6, [r4, #20]
   17d7c:	ldrb	r5, [r6]
   17d80:	cmp	r5, #0
   17d84:	cmpne	r5, #61	; 0x3d
   17d88:	beq	18470 <__printf_chk@plt+0x7190>
   17d8c:	mov	r3, r6
   17d90:	ldrb	r5, [r3, #1]!
   17d94:	cmp	r5, #0
   17d98:	cmpne	r5, #61	; 0x3d
   17d9c:	bne	17d90 <__printf_chk@plt+0x6ab0>
   17da0:	str	r3, [sp, #20]
   17da4:	ldr	sl, [sp, #12]
   17da8:	ldr	r3, [sl]
   17dac:	cmp	r3, #0
   17db0:	beq	18498 <__printf_chk@plt+0x71b8>
   17db4:	ldr	r2, [sp, #20]
   17db8:	mov	r8, #0
   17dbc:	str	r5, [sp, #24]
   17dc0:	str	r7, [sp, #28]
   17dc4:	str	r4, [sp, #108]	; 0x6c
   17dc8:	sub	fp, r2, r6
   17dcc:	mov	r5, r8
   17dd0:	mov	r7, r8
   17dd4:	mov	r4, r3
   17dd8:	str	r8, [sp, #12]
   17ddc:	mov	r2, fp
   17de0:	mov	r1, r6
   17de4:	mov	r0, r4
   17de8:	bl	11010 <strncmp@plt>
   17dec:	cmp	r0, #0
   17df0:	mov	r0, r4
   17df4:	bne	17e14 <__printf_chk@plt+0x6b34>
   17df8:	bl	111c0 <strlen@plt>
   17dfc:	cmp	r0, fp
   17e00:	beq	183bc <__printf_chk@plt+0x70dc>
   17e04:	cmp	r5, #0
   17e08:	moveq	r5, sl
   17e0c:	movne	r7, #1
   17e10:	streq	r8, [sp, #12]
   17e14:	ldr	r4, [sl, #16]!
   17e18:	add	r8, r8, #1
   17e1c:	cmp	r4, #0
   17e20:	bne	17ddc <__printf_chk@plt+0x6afc>
   17e24:	mov	r3, r7
   17e28:	cmp	r3, #0
   17e2c:	mov	r8, r5
   17e30:	ldr	r7, [sp, #28]
   17e34:	ldr	r5, [sp, #24]
   17e38:	ldr	r4, [sp, #108]	; 0x6c
   17e3c:	bne	1840c <__printf_chk@plt+0x712c>
   17e40:	cmp	r8, #0
   17e44:	beq	18498 <__printf_chk@plt+0x71b8>
   17e48:	cmp	r5, #0
   17e4c:	ldr	r3, [r8, #4]
   17e50:	beq	1836c <__printf_chk@plt+0x708c>
   17e54:	cmp	r3, #0
   17e58:	beq	184b8 <__printf_chk@plt+0x71d8>
   17e5c:	ldr	r3, [sp, #20]
   17e60:	add	r3, r3, #1
   17e64:	str	r3, [r4, #12]
   17e68:	mov	r0, r6
   17e6c:	bl	111c0 <strlen@plt>
   17e70:	ldr	r3, [sp, #96]	; 0x60
   17e74:	cmp	r3, #0
   17e78:	ldrne	r2, [sp, #12]
   17e7c:	add	r0, r6, r0
   17e80:	str	r0, [r4, #20]
   17e84:	strne	r2, [r3]
   17e88:	ldrd	r2, [r8, #8]
   17e8c:	cmp	r2, #0
   17e90:	bne	180f4 <__printf_chk@plt+0x6e14>
   17e94:	b	17b34 <__printf_chk@plt+0x6854>
   17e98:	cmp	r6, r3
   17e9c:	strne	r6, [r4, #32]
   17ea0:	movne	r3, r6
   17ea4:	b	17cd0 <__printf_chk@plt+0x69f0>
   17ea8:	ldr	r3, [sp, #104]	; 0x68
   17eac:	ldr	r5, [r4, #20]
   17eb0:	str	r3, [r4, #28]
   17eb4:	ldrb	r3, [r9]
   17eb8:	cmp	r3, #45	; 0x2d
   17ebc:	beq	17f14 <__printf_chk@plt+0x6c34>
   17ec0:	cmp	r3, #43	; 0x2b
   17ec4:	movne	r3, #1
   17ec8:	strne	r3, [r4, #24]
   17ecc:	bne	17c88 <__printf_chk@plt+0x69a8>
   17ed0:	mov	r3, #0
   17ed4:	add	r9, r9, #1
   17ed8:	str	r3, [r4, #24]
   17edc:	b	17c88 <__printf_chk@plt+0x69a8>
   17ee0:	ldrb	r1, [r0, #2]
   17ee4:	ldrb	r2, [r5, #1]
   17ee8:	cmp	r1, #58	; 0x3a
   17eec:	beq	181d4 <__printf_chk@plt+0x6ef4>
   17ef0:	cmp	r2, #0
   17ef4:	ldr	r2, [r4]
   17ef8:	beq	18228 <__printf_chk@plt+0x6f48>
   17efc:	add	r2, r2, #1
   17f00:	str	r2, [r4]
   17f04:	str	r6, [r4, #12]
   17f08:	mov	r2, #0
   17f0c:	str	r2, [r4, #20]
   17f10:	b	17b34 <__printf_chk@plt+0x6854>
   17f14:	mov	r3, #2
   17f18:	add	r9, r9, #1
   17f1c:	str	r3, [r4, #24]
   17f20:	b	17c88 <__printf_chk@plt+0x69a8>
   17f24:	ldrb	r3, [r5]
   17f28:	mov	fp, r5
   17f2c:	cmp	r3, #0
   17f30:	cmpne	r3, #61	; 0x3d
   17f34:	str	r3, [sp, #52]	; 0x34
   17f38:	beq	17f4c <__printf_chk@plt+0x6c6c>
   17f3c:	ldrb	r3, [fp, #1]!
   17f40:	cmp	r3, #0
   17f44:	cmpne	r3, #61	; 0x3d
   17f48:	bne	17f3c <__printf_chk@plt+0x6c5c>
   17f4c:	ldr	r3, [sp, #12]
   17f50:	ldr	r6, [r3]
   17f54:	cmp	r6, #0
   17f58:	beq	18120 <__printf_chk@plt+0x6e40>
   17f5c:	mov	sl, r3
   17f60:	mov	r8, #0
   17f64:	sub	r2, fp, r5
   17f68:	mvn	r3, #0
   17f6c:	str	r7, [sp, #40]	; 0x28
   17f70:	str	r9, [sp, #44]	; 0x2c
   17f74:	str	r4, [sp, #108]	; 0x6c
   17f78:	mov	r9, sl
   17f7c:	str	r3, [sp, #24]
   17f80:	str	fp, [sp, #36]	; 0x24
   17f84:	mov	r7, r2
   17f88:	mov	sl, r8
   17f8c:	mov	r4, r8
   17f90:	b	17fc4 <__printf_chk@plt+0x6ce4>
   17f94:	ldr	r3, [sp, #100]	; 0x64
   17f98:	cmp	r3, #0
   17f9c:	bne	17fb0 <__printf_chk@plt+0x6cd0>
   17fa0:	ldr	r1, [sl, #4]
   17fa4:	ldr	r2, [r9, #4]
   17fa8:	cmp	r1, r2
   17fac:	beq	18058 <__printf_chk@plt+0x6d78>
   17fb0:	mov	r4, #1
   17fb4:	ldr	r6, [r9, #16]!
   17fb8:	add	r8, r8, #1
   17fbc:	cmp	r6, #0
   17fc0:	beq	1800c <__printf_chk@plt+0x6d2c>
   17fc4:	mov	r2, r7
   17fc8:	mov	r1, r5
   17fcc:	mov	r0, r6
   17fd0:	bl	11010 <strncmp@plt>
   17fd4:	cmp	r0, #0
   17fd8:	bne	17fb4 <__printf_chk@plt+0x6cd4>
   17fdc:	mov	r0, r6
   17fe0:	bl	111c0 <strlen@plt>
   17fe4:	cmp	r0, r7
   17fe8:	beq	18094 <__printf_chk@plt+0x6db4>
   17fec:	cmp	sl, #0
   17ff0:	bne	17f94 <__printf_chk@plt+0x6cb4>
   17ff4:	mov	sl, r9
   17ff8:	ldr	r6, [r9, #16]!
   17ffc:	str	r8, [sp, #24]
   18000:	cmp	r6, #0
   18004:	add	r8, r8, #1
   18008:	bne	17fc4 <__printf_chk@plt+0x6ce4>
   1800c:	mov	r3, r4
   18010:	cmp	r3, #0
   18014:	ldr	fp, [sp, #36]	; 0x24
   18018:	ldr	r7, [sp, #40]	; 0x28
   1801c:	ldr	r9, [sp, #44]	; 0x2c
   18020:	ldr	r4, [sp, #108]	; 0x6c
   18024:	bne	181f0 <__printf_chk@plt+0x6f10>
   18028:	cmp	sl, #0
   1802c:	beq	18120 <__printf_chk@plt+0x6e40>
   18030:	ldr	r8, [sp, #24]
   18034:	mov	r6, sl
   18038:	b	180a8 <__printf_chk@plt+0x6dc8>
   1803c:	mov	r2, #2
   18040:	add	r9, r9, #1
   18044:	str	r3, [r4, #16]
   18048:	str	r2, [r4, #24]
   1804c:	b	17b94 <__printf_chk@plt+0x68b4>
   18050:	mov	r6, r3
   18054:	b	17d18 <__printf_chk@plt+0x6a38>
   18058:	ldr	r1, [sl, #8]
   1805c:	ldr	r2, [r9, #8]
   18060:	cmp	r1, r2
   18064:	bne	17fb0 <__printf_chk@plt+0x6cd0>
   18068:	ldr	r1, [sl, #12]
   1806c:	ldr	r2, [r9, #12]
   18070:	cmp	r1, r2
   18074:	movne	r4, #1
   18078:	b	17fb4 <__printf_chk@plt+0x6cd4>
   1807c:	ldr	r3, [sp, #16]
   18080:	cmp	r3, #0
   18084:	bne	181a8 <__printf_chk@plt+0x6ec8>
   18088:	str	r8, [r4, #8]
   1808c:	mov	r3, #63	; 0x3f
   18090:	b	17b34 <__printf_chk@plt+0x6854>
   18094:	mov	r6, r9
   18098:	ldr	fp, [sp, #36]	; 0x24
   1809c:	ldr	r7, [sp, #40]	; 0x28
   180a0:	ldr	r9, [sp, #44]	; 0x2c
   180a4:	ldr	r4, [sp, #108]	; 0x6c
   180a8:	ldr	r3, [sp, #20]
   180ac:	ldr	r2, [r6, #4]
   180b0:	add	r3, r3, #1
   180b4:	str	r3, [r4]
   180b8:	ldrb	r1, [fp]
   180bc:	cmp	r1, #0
   180c0:	bne	1810c <__printf_chk@plt+0x6e2c>
   180c4:	cmp	r2, #1
   180c8:	beq	18248 <__printf_chk@plt+0x6f68>
   180cc:	mov	r0, r5
   180d0:	bl	111c0 <strlen@plt>
   180d4:	ldr	r3, [sp, #96]	; 0x60
   180d8:	cmp	r3, #0
   180dc:	add	r0, r5, r0
   180e0:	str	r0, [r4, #20]
   180e4:	strne	r8, [r3]
   180e8:	ldrd	r2, [r6, #8]
   180ec:	cmp	r2, #0
   180f0:	beq	17b34 <__printf_chk@plt+0x6854>
   180f4:	str	r3, [r2]
   180f8:	mov	r3, #0
   180fc:	b	17b34 <__printf_chk@plt+0x6854>
   18100:	mov	r3, r6
   18104:	str	r6, [r4, #32]
   18108:	b	17c10 <__printf_chk@plt+0x6930>
   1810c:	cmp	r2, #0
   18110:	beq	182c0 <__printf_chk@plt+0x6fe0>
   18114:	add	r3, fp, #1
   18118:	str	r3, [r4, #12]
   1811c:	b	180cc <__printf_chk@plt+0x6dec>
   18120:	ldr	r3, [sp, #100]	; 0x64
   18124:	cmp	r3, #0
   18128:	beq	1832c <__printf_chk@plt+0x704c>
   1812c:	ldr	r3, [sp, #28]
   18130:	cmp	r3, #45	; 0x2d
   18134:	beq	1843c <__printf_chk@plt+0x715c>
   18138:	ldr	r1, [sp, #52]	; 0x34
   1813c:	mov	r0, r9
   18140:	bl	112c8 <strchr@plt>
   18144:	cmp	r0, #0
   18148:	bne	17ae0 <__printf_chk@plt+0x6800>
   1814c:	ldr	r3, [sp, #16]
   18150:	cmp	r3, #0
   18154:	beq	18184 <__printf_chk@plt+0x6ea4>
   18158:	ldr	r3, [sp, #32]
   1815c:	ldr	r1, [pc, #1108]	; 185b8 <__printf_chk@plt+0x72d8>
   18160:	ldr	r2, [sp, #8]
   18164:	ldrb	r3, [r3]
   18168:	str	r5, [sp]
   1816c:	ldr	r0, [r1]
   18170:	ldr	r2, [r2]
   18174:	ldr	r1, [pc, #1088]	; 185bc <__printf_chk@plt+0x72dc>
   18178:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   1817c:	ldr	r3, [r4]
   18180:	str	r3, [sp, #20]
   18184:	ldr	r3, [sp, #20]
   18188:	ldr	r2, [pc, #1072]	; 185c0 <__printf_chk@plt+0x72e0>
   1818c:	add	r1, r3, #1
   18190:	mov	r3, #0
   18194:	str	r3, [r4, #8]
   18198:	str	r1, [r4]
   1819c:	str	r2, [r4, #20]
   181a0:	mov	r3, #63	; 0x3f
   181a4:	b	17b34 <__printf_chk@plt+0x6854>
   181a8:	ldr	r1, [r4, #28]
   181ac:	ldr	r3, [pc, #1028]	; 185b8 <__printf_chk@plt+0x72d8>
   181b0:	ldr	r2, [sp, #8]
   181b4:	cmp	r1, #0
   181b8:	ldr	r0, [r3]
   181bc:	ldr	r2, [r2]
   181c0:	mov	r3, r8
   181c4:	ldrne	r1, [pc, #1016]	; 185c4 <__printf_chk@plt+0x72e4>
   181c8:	ldreq	r1, [pc, #1016]	; 185c8 <__printf_chk@plt+0x72e8>
   181cc:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   181d0:	b	18088 <__printf_chk@plt+0x6da8>
   181d4:	cmp	r2, #0
   181d8:	strne	r6, [r4, #12]
   181dc:	ldrne	r2, [r4]
   181e0:	streq	r2, [r4, #12]
   181e4:	addne	r2, r2, #1
   181e8:	strne	r2, [r4]
   181ec:	b	17f08 <__printf_chk@plt+0x6c28>
   181f0:	ldr	r3, [sp, #16]
   181f4:	cmp	r3, #0
   181f8:	bne	18294 <__printf_chk@plt+0x6fb4>
   181fc:	mov	r0, r5
   18200:	bl	111c0 <strlen@plt>
   18204:	ldr	r3, [sp, #20]
   18208:	add	r2, r3, #1
   1820c:	mov	r3, #0
   18210:	str	r3, [r4, #8]
   18214:	str	r2, [r4]
   18218:	mov	r3, #63	; 0x3f
   1821c:	add	r0, r5, r0
   18220:	str	r0, [r4, #20]
   18224:	b	17b34 <__printf_chk@plt+0x6854>
   18228:	cmp	r7, r2
   1822c:	beq	18398 <__printf_chk@plt+0x70b8>
   18230:	ldr	r1, [sp, #8]
   18234:	ldr	r1, [r1, r2, lsl #2]
   18238:	add	r2, r2, #1
   1823c:	str	r1, [r4, #12]
   18240:	str	r2, [r4]
   18244:	b	17f08 <__printf_chk@plt+0x6c28>
   18248:	cmp	r3, r7
   1824c:	bge	183d4 <__printf_chk@plt+0x70f4>
   18250:	ldr	r2, [sp, #48]	; 0x30
   18254:	ldr	r3, [sp, #8]
   18258:	add	r3, r3, r2
   1825c:	ldr	r2, [sp, #20]
   18260:	ldr	r3, [r3, #4]
   18264:	add	r2, r2, #2
   18268:	str	r2, [r4]
   1826c:	str	r3, [r4, #12]
   18270:	b	180cc <__printf_chk@plt+0x6dec>
   18274:	cmp	r7, r3
   18278:	beq	1844c <__printf_chk@plt+0x716c>
   1827c:	ldr	r2, [sp, #8]
   18280:	ldr	r6, [r2, r3, lsl #2]
   18284:	add	r3, r3, #1
   18288:	str	r6, [r4, #12]
   1828c:	str	r3, [r4]
   18290:	b	17d78 <__printf_chk@plt+0x6a98>
   18294:	ldr	r1, [pc, #796]	; 185b8 <__printf_chk@plt+0x72d8>
   18298:	ldr	r2, [sp, #8]
   1829c:	ldr	r3, [sp, #32]
   182a0:	ldr	r0, [r1]
   182a4:	ldr	r2, [r2]
   182a8:	ldr	r1, [pc, #796]	; 185cc <__printf_chk@plt+0x72ec>
   182ac:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   182b0:	ldr	r3, [r4]
   182b4:	ldr	r5, [r4, #20]
   182b8:	str	r3, [sp, #20]
   182bc:	b	181fc <__printf_chk@plt+0x6f1c>
   182c0:	ldr	r3, [sp, #16]
   182c4:	cmp	r3, #0
   182c8:	beq	1830c <__printf_chk@plt+0x702c>
   182cc:	ldr	r2, [sp, #8]
   182d0:	ldr	r3, [sp, #20]
   182d4:	ldr	r1, [r2, r3, lsl #2]
   182d8:	ldr	r3, [pc, #728]	; 185b8 <__printf_chk@plt+0x72d8>
   182dc:	ldr	r2, [r2]
   182e0:	ldrb	ip, [r1, #1]
   182e4:	ldr	r0, [r3]
   182e8:	ldr	r3, [r6]
   182ec:	cmp	ip, #45	; 0x2d
   182f0:	beq	184a8 <__printf_chk@plt+0x71c8>
   182f4:	ldrb	r1, [r1]
   182f8:	str	r3, [sp]
   182fc:	mov	r3, r1
   18300:	ldr	r1, [pc, #712]	; 185d0 <__printf_chk@plt+0x72f0>
   18304:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   18308:	ldr	r5, [r4, #20]
   1830c:	mov	r0, r5
   18310:	bl	111c0 <strlen@plt>
   18314:	ldr	r2, [r6, #12]
   18318:	mov	r3, #63	; 0x3f
   1831c:	str	r2, [r4, #8]
   18320:	add	r0, r5, r0
   18324:	str	r0, [r4, #20]
   18328:	b	17b34 <__printf_chk@plt+0x6854>
   1832c:	ldr	r3, [sp, #16]
   18330:	cmp	r3, #0
   18334:	beq	18184 <__printf_chk@plt+0x6ea4>
   18338:	ldr	r3, [sp, #28]
   1833c:	cmp	r3, #45	; 0x2d
   18340:	bne	18158 <__printf_chk@plt+0x6e78>
   18344:	ldr	r1, [pc, #620]	; 185b8 <__printf_chk@plt+0x72d8>
   18348:	ldr	r2, [sp, #8]
   1834c:	mov	r3, r5
   18350:	ldr	r0, [r1]
   18354:	ldr	r2, [r2]
   18358:	ldr	r1, [pc, #628]	; 185d4 <__printf_chk@plt+0x72f4>
   1835c:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   18360:	ldr	r3, [r4]
   18364:	str	r3, [sp, #20]
   18368:	b	18184 <__printf_chk@plt+0x6ea4>
   1836c:	cmp	r3, #1
   18370:	bne	17e68 <__printf_chk@plt+0x6b88>
   18374:	ldr	r3, [r4]
   18378:	cmp	r3, r7
   1837c:	bge	1852c <__printf_chk@plt+0x724c>
   18380:	ldr	r2, [sp, #8]
   18384:	ldr	r2, [r2, r3, lsl #2]
   18388:	add	r3, r3, #1
   1838c:	str	r2, [r4, #12]
   18390:	str	r3, [r4]
   18394:	b	17e68 <__printf_chk@plt+0x6b88>
   18398:	ldr	r3, [sp, #16]
   1839c:	cmp	r3, #0
   183a0:	bne	18478 <__printf_chk@plt+0x7198>
   183a4:	str	r8, [r4, #8]
   183a8:	ldrb	r3, [r9]
   183ac:	cmp	r3, #58	; 0x3a
   183b0:	moveq	r3, #58	; 0x3a
   183b4:	movne	r3, #63	; 0x3f
   183b8:	b	17f08 <__printf_chk@plt+0x6c28>
   183bc:	str	r8, [sp, #12]
   183c0:	ldr	r5, [sp, #24]
   183c4:	ldr	r7, [sp, #28]
   183c8:	ldr	r4, [sp, #108]	; 0x6c
   183cc:	mov	r8, sl
   183d0:	b	17e48 <__printf_chk@plt+0x6b68>
   183d4:	ldr	r3, [sp, #16]
   183d8:	cmp	r3, #0
   183dc:	bne	184dc <__printf_chk@plt+0x71fc>
   183e0:	mov	r0, r5
   183e4:	bl	111c0 <strlen@plt>
   183e8:	ldr	r3, [r6, #12]
   183ec:	str	r3, [r4, #8]
   183f0:	add	r0, r5, r0
   183f4:	str	r0, [r4, #20]
   183f8:	ldrb	r3, [r9]
   183fc:	cmp	r3, #58	; 0x3a
   18400:	moveq	r3, #58	; 0x3a
   18404:	bne	1808c <__printf_chk@plt+0x6dac>
   18408:	b	17b34 <__printf_chk@plt+0x6854>
   1840c:	ldr	r3, [sp, #16]
   18410:	ldr	r5, [r4]
   18414:	cmp	r3, #0
   18418:	bne	18504 <__printf_chk@plt+0x7224>
   1841c:	mov	r0, r6
   18420:	bl	111c0 <strlen@plt>
   18424:	add	r5, r5, #1
   18428:	str	r5, [r4]
   1842c:	mov	r3, #63	; 0x3f
   18430:	add	r0, r6, r0
   18434:	str	r0, [r4, #20]
   18438:	b	17b34 <__printf_chk@plt+0x6854>
   1843c:	ldr	r3, [sp, #16]
   18440:	cmp	r3, #0
   18444:	bne	18344 <__printf_chk@plt+0x7064>
   18448:	b	18184 <__printf_chk@plt+0x6ea4>
   1844c:	ldr	r3, [sp, #16]
   18450:	cmp	r3, #0
   18454:	bne	18548 <__printf_chk@plt+0x7268>
   18458:	str	r8, [r4, #8]
   1845c:	ldrb	r3, [r9]
   18460:	cmp	r3, #58	; 0x3a
   18464:	moveq	r3, #58	; 0x3a
   18468:	movne	r3, #63	; 0x3f
   1846c:	b	17b34 <__printf_chk@plt+0x6854>
   18470:	str	r6, [sp, #20]
   18474:	b	17da4 <__printf_chk@plt+0x6ac4>
   18478:	ldr	r3, [sp, #8]
   1847c:	ldr	r1, [pc, #308]	; 185b8 <__printf_chk@plt+0x72d8>
   18480:	ldr	r2, [r3]
   18484:	ldr	r0, [r1]
   18488:	mov	r3, r8
   1848c:	ldr	r1, [pc, #324]	; 185d8 <__printf_chk@plt+0x72f8>
   18490:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   18494:	b	183a4 <__printf_chk@plt+0x70c4>
   18498:	mov	r3, #0
   1849c:	str	r3, [r4, #20]
   184a0:	mov	r3, #87	; 0x57
   184a4:	b	17b34 <__printf_chk@plt+0x6854>
   184a8:	ldr	r1, [pc, #300]	; 185dc <__printf_chk@plt+0x72fc>
   184ac:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   184b0:	ldr	r5, [r4, #20]
   184b4:	b	1830c <__printf_chk@plt+0x702c>
   184b8:	ldr	r3, [sp, #16]
   184bc:	cmp	r3, #0
   184c0:	bne	18568 <__printf_chk@plt+0x7288>
   184c4:	mov	r0, r6
   184c8:	bl	111c0 <strlen@plt>
   184cc:	mov	r3, #63	; 0x3f
   184d0:	add	r0, r6, r0
   184d4:	str	r0, [r4, #20]
   184d8:	b	17b34 <__printf_chk@plt+0x6854>
   184dc:	ldr	r2, [sp, #8]
   184e0:	ldr	r0, [sp, #20]
   184e4:	ldr	r1, [pc, #204]	; 185b8 <__printf_chk@plt+0x72d8>
   184e8:	ldr	r3, [r2, r0, lsl #2]
   184ec:	ldr	r0, [r1]
   184f0:	ldr	r2, [r2]
   184f4:	ldr	r1, [pc, #228]	; 185e0 <__printf_chk@plt+0x7300>
   184f8:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   184fc:	ldr	r5, [r4, #20]
   18500:	b	183e0 <__printf_chk@plt+0x7100>
   18504:	ldr	r2, [sp, #8]
   18508:	ldr	r1, [pc, #168]	; 185b8 <__printf_chk@plt+0x72d8>
   1850c:	ldr	r3, [r2, r5, lsl #2]
   18510:	ldr	r0, [r1]
   18514:	ldr	r2, [r2]
   18518:	ldr	r1, [pc, #196]	; 185e4 <__printf_chk@plt+0x7304>
   1851c:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   18520:	ldr	r6, [r4, #20]
   18524:	ldr	r5, [r4]
   18528:	b	1841c <__printf_chk@plt+0x713c>
   1852c:	ldr	r2, [sp, #16]
   18530:	cmp	r2, #0
   18534:	bne	1858c <__printf_chk@plt+0x72ac>
   18538:	ldr	r5, [r4, #20]
   1853c:	mov	r0, r5
   18540:	bl	111c0 <strlen@plt>
   18544:	b	183f0 <__printf_chk@plt+0x7110>
   18548:	ldr	r3, [sp, #8]
   1854c:	ldr	r1, [pc, #100]	; 185b8 <__printf_chk@plt+0x72d8>
   18550:	ldr	r2, [r3]
   18554:	ldr	r0, [r1]
   18558:	mov	r3, r8
   1855c:	ldr	r1, [pc, #116]	; 185d8 <__printf_chk@plt+0x72f8>
   18560:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   18564:	b	18458 <__printf_chk@plt+0x7178>
   18568:	ldr	r1, [pc, #72]	; 185b8 <__printf_chk@plt+0x72d8>
   1856c:	ldr	r2, [sp, #8]
   18570:	ldr	r3, [r8]
   18574:	ldr	r0, [r1]
   18578:	ldr	r2, [r2]
   1857c:	ldr	r1, [pc, #100]	; 185e8 <__printf_chk@plt+0x7308>
   18580:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   18584:	ldr	r6, [r4, #20]
   18588:	b	184c4 <__printf_chk@plt+0x71e4>
   1858c:	ldr	r0, [sp, #8]
   18590:	ldr	r1, [pc, #32]	; 185b8 <__printf_chk@plt+0x72d8>
   18594:	sub	r3, r3, #-1073741823	; 0xc0000001
   18598:	ldr	r2, [r0]
   1859c:	ldr	r3, [r0, r3, lsl #2]
   185a0:	ldr	r0, [r1]
   185a4:	ldr	r1, [pc, #52]	; 185e0 <__printf_chk@plt+0x7300>
   185a8:	bl	1b314 <_ZdlPv@@Base+0x1a88>
   185ac:	b	18538 <__printf_chk@plt+0x7258>
   185b0:	ldrdeq	sp, [r1], -ip
   185b4:	andeq	lr, r1, ip, lsl #10
   185b8:			; <UNDEFINED> instruction: 0x00031eb8
   185bc:	andeq	lr, r1, r4, ror #11
   185c0:	strdeq	sp, [r1], -r8
   185c4:	andeq	lr, r1, r4, lsl #12
   185c8:	andeq	lr, r1, r0, lsr #12
   185cc:	andeq	lr, r1, ip, lsl r5
   185d0:	andeq	lr, r1, ip, ror #10
   185d4:	andeq	lr, r1, r4, asr #11
   185d8:	andeq	lr, r1, ip, lsr r6
   185dc:	andeq	lr, r1, ip, lsr r5
   185e0:	muleq	r1, ip, r5
   185e4:	andeq	lr, r1, r4, ror #12
   185e8:	andeq	lr, r1, r8, lsl #13
   185ec:	push	{r4, r5, r6, lr}
   185f0:	sub	sp, sp, #16
   185f4:	ldr	r5, [pc, #80]	; 1864c <__printf_chk@plt+0x736c>
   185f8:	ldr	ip, [sp, #32]
   185fc:	ldr	r6, [sp, #36]	; 0x24
   18600:	str	ip, [sp]
   18604:	ldr	ip, [sp, #40]	; 0x28
   18608:	ldr	r4, [pc, #64]	; 18650 <__printf_chk@plt+0x7370>
   1860c:	ldr	lr, [r5]
   18610:	stmib	sp, {r6, ip}
   18614:	ldr	ip, [r5, #4]
   18618:	str	r4, [sp, #12]
   1861c:	str	ip, [r4, #4]
   18620:	str	lr, [r4]
   18624:	bl	17a0c <__printf_chk@plt+0x672c>
   18628:	ldr	r3, [pc, #36]	; 18654 <__printf_chk@plt+0x7374>
   1862c:	ldr	ip, [r4]
   18630:	ldr	r1, [r4, #8]
   18634:	ldr	r2, [r4, #12]
   18638:	str	ip, [r5]
   1863c:	str	r1, [r5, #8]
   18640:	str	r2, [r3]
   18644:	add	sp, sp, #16
   18648:	pop	{r4, r5, r6, pc}
   1864c:	andeq	r1, r3, r8, lsl r0
   18650:	andeq	r4, r3, r0, ror fp
   18654:	strdeq	r5, [r3], -r0
   18658:	push	{lr}		; (str lr, [sp, #-4]!)
   1865c:	mov	r3, #0
   18660:	sub	sp, sp, #20
   18664:	mov	ip, #1
   18668:	str	r3, [sp]
   1866c:	stmib	sp, {r3, ip}
   18670:	bl	185ec <__printf_chk@plt+0x730c>
   18674:	add	sp, sp, #20
   18678:	pop	{pc}		; (ldr pc, [sp], #4)
   1867c:	push	{lr}		; (str lr, [sp, #-4]!)
   18680:	sub	sp, sp, #20
   18684:	mov	ip, #0
   18688:	ldr	lr, [sp, #24]
   1868c:	str	ip, [sp, #8]
   18690:	str	lr, [sp]
   18694:	str	ip, [sp, #4]
   18698:	bl	185ec <__printf_chk@plt+0x730c>
   1869c:	add	sp, sp, #20
   186a0:	pop	{pc}		; (ldr pc, [sp], #4)
   186a4:	push	{lr}		; (str lr, [sp, #-4]!)
   186a8:	sub	sp, sp, #20
   186ac:	ldr	ip, [sp, #24]
   186b0:	ldr	lr, [sp, #28]
   186b4:	str	ip, [sp]
   186b8:	mov	ip, #0
   186bc:	str	lr, [sp, #12]
   186c0:	str	ip, [sp, #8]
   186c4:	str	ip, [sp, #4]
   186c8:	bl	17a0c <__printf_chk@plt+0x672c>
   186cc:	add	sp, sp, #20
   186d0:	pop	{pc}		; (ldr pc, [sp], #4)
   186d4:	push	{lr}		; (str lr, [sp, #-4]!)
   186d8:	sub	sp, sp, #20
   186dc:	mov	lr, #0
   186e0:	ldr	ip, [sp, #24]
   186e4:	str	ip, [sp]
   186e8:	mov	ip, #1
   186ec:	stmib	sp, {ip, lr}
   186f0:	bl	185ec <__printf_chk@plt+0x730c>
   186f4:	add	sp, sp, #20
   186f8:	pop	{pc}		; (ldr pc, [sp], #4)
   186fc:	push	{lr}		; (str lr, [sp, #-4]!)
   18700:	sub	sp, sp, #20
   18704:	ldr	lr, [sp, #24]
   18708:	ldr	ip, [sp, #28]
   1870c:	str	lr, [sp]
   18710:	str	ip, [sp, #12]
   18714:	mov	lr, #0
   18718:	mov	ip, #1
   1871c:	stmib	sp, {ip, lr}
   18720:	bl	17a0c <__printf_chk@plt+0x672c>
   18724:	add	sp, sp, #20
   18728:	pop	{pc}		; (ldr pc, [sp], #4)
   1872c:	ldr	r3, [r0, #4]
   18730:	push	{r4, r5, r6, lr}
   18734:	cmp	r3, #0
   18738:	mov	r5, r0
   1873c:	beq	18760 <__printf_chk@plt+0x7480>
   18740:	mov	r4, #0
   18744:	ldr	r3, [r5]
   18748:	ldr	r0, [r3, r4, lsl #3]
   1874c:	bl	11004 <free@plt>
   18750:	ldr	r3, [r5, #4]
   18754:	add	r4, r4, #1
   18758:	cmp	r3, r4
   1875c:	bhi	18744 <__printf_chk@plt+0x7464>
   18760:	ldr	r0, [r5]
   18764:	cmp	r0, #0
   18768:	beq	18770 <__printf_chk@plt+0x7490>
   1876c:	bl	1113c <_ZdaPv@plt>
   18770:	mov	r0, r5
   18774:	pop	{r4, r5, r6, pc}
   18778:	mov	r2, #0
   1877c:	str	r2, [r0]
   18780:	str	r2, [r0, #4]
   18784:	bx	lr
   18788:	mov	r3, #17
   1878c:	push	{r4, lr}
   18790:	mov	r4, r0
   18794:	str	r3, [r0, #4]
   18798:	mov	r0, #136	; 0x88
   1879c:	bl	11088 <_Znaj@plt>
   187a0:	mov	r2, #0
   187a4:	mov	r3, r0
   187a8:	add	r1, r0, #136	; 0x88
   187ac:	str	r2, [r3]
   187b0:	str	r2, [r3, #4]
   187b4:	add	r3, r3, #8
   187b8:	cmp	r1, r3
   187bc:	bne	187ac <__printf_chk@plt+0x74cc>
   187c0:	str	r0, [r4]
   187c4:	str	r2, [r4, #8]
   187c8:	mov	r0, r4
   187cc:	pop	{r4, pc}
   187d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187d4:	subs	r7, r1, #0
   187d8:	sub	sp, sp, #12
   187dc:	mov	r9, r0
   187e0:	mov	sl, r2
   187e4:	beq	1889c <__printf_chk@plt+0x75bc>
   187e8:	mov	r0, r7
   187ec:	bl	19b9c <_ZdlPv@@Base+0x310>
   187f0:	ldr	r8, [r9, #4]
   187f4:	mov	r1, r8
   187f8:	str	r0, [sp, #4]
   187fc:	bl	1101c <__aeabi_uidivmod@plt>
   18800:	ldr	r5, [r9]
   18804:	mov	r4, r1
   18808:	b	18824 <__printf_chk@plt+0x7544>
   1880c:	bl	11208 <strcmp@plt>
   18810:	cmp	r0, #0
   18814:	beq	1888c <__printf_chk@plt+0x75ac>
   18818:	cmp	r4, #0
   1881c:	subeq	r4, r8, #1
   18820:	subne	r4, r4, #1
   18824:	ldr	fp, [r5, r4, lsl #3]
   18828:	mov	r1, r7
   1882c:	subs	r0, fp, #0
   18830:	add	r6, r5, r4, lsl #3
   18834:	bne	1880c <__printf_chk@plt+0x752c>
   18838:	cmp	sl, #0
   1883c:	beq	18880 <__printf_chk@plt+0x75a0>
   18840:	ldr	r4, [r9, #8]
   18844:	cmp	r8, r4, lsl #2
   18848:	bls	188ac <__printf_chk@plt+0x75cc>
   1884c:	mov	r0, r7
   18850:	bl	111c0 <strlen@plt>
   18854:	add	r4, r4, #1
   18858:	add	r5, r0, #1
   1885c:	mov	r0, r5
   18860:	bl	111b4 <malloc@plt>
   18864:	mov	r2, r5
   18868:	mov	r1, r7
   1886c:	mov	fp, r0
   18870:	bl	1119c <memcpy@plt>
   18874:	str	fp, [r6]
   18878:	str	sl, [r6, #4]
   1887c:	str	r4, [r9, #8]
   18880:	mov	r0, fp
   18884:	add	sp, sp, #12
   18888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1888c:	mov	r0, fp
   18890:	str	sl, [r6, #4]
   18894:	add	sp, sp, #12
   18898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1889c:	ldr	r1, [pc, #320]	; 189e4 <__printf_chk@plt+0x7704>
   188a0:	mov	r0, #31
   188a4:	bl	13db0 <__printf_chk@plt+0x2ad0>
   188a8:	b	187e8 <__printf_chk@plt+0x7508>
   188ac:	mov	r0, r8
   188b0:	bl	19be4 <_ZdlPv@@Base+0x358>
   188b4:	cmn	r0, #-268435455	; 0xf0000001
   188b8:	mov	r6, r0
   188bc:	str	r0, [r9, #4]
   188c0:	lslls	r0, r0, #3
   188c4:	mvnhi	r0, #0
   188c8:	bl	11088 <_Znaj@plt>
   188cc:	subs	r2, r6, #1
   188d0:	movpl	r1, #0
   188d4:	mov	r4, r0
   188d8:	movpl	r3, r0
   188dc:	bmi	188f8 <__printf_chk@plt+0x7618>
   188e0:	sub	r2, r2, #1
   188e4:	cmn	r2, #1
   188e8:	str	r1, [r3]
   188ec:	str	r1, [r3, #4]
   188f0:	add	r3, r3, #8
   188f4:	bne	188e0 <__printf_chk@plt+0x7600>
   188f8:	cmp	r8, #0
   188fc:	str	r4, [r9]
   18900:	addne	r4, r5, r8, lsl #3
   18904:	addne	r4, r4, #4
   18908:	addne	r6, r5, #4
   1890c:	bne	18924 <__printf_chk@plt+0x7644>
   18910:	b	18988 <__printf_chk@plt+0x76a8>
   18914:	bl	11004 <free@plt>
   18918:	add	r6, r6, #8
   1891c:	cmp	r4, r6
   18920:	beq	18984 <__printf_chk@plt+0x76a4>
   18924:	ldr	r0, [r6, #-4]
   18928:	cmp	r0, #0
   1892c:	beq	18918 <__printf_chk@plt+0x7638>
   18930:	ldr	r3, [r6]
   18934:	cmp	r3, #0
   18938:	beq	18914 <__printf_chk@plt+0x7634>
   1893c:	bl	19b9c <_ZdlPv@@Base+0x310>
   18940:	ldr	r8, [r9, #4]
   18944:	mov	r1, r8
   18948:	bl	1101c <__aeabi_uidivmod@plt>
   1894c:	ldr	r3, [r9]
   18950:	b	18960 <__printf_chk@plt+0x7680>
   18954:	cmp	r1, #0
   18958:	subeq	r1, r8, #1
   1895c:	subne	r1, r1, #1
   18960:	ldr	r2, [r3, r1, lsl #3]
   18964:	add	r0, r3, r1, lsl #3
   18968:	cmp	r2, #0
   1896c:	bne	18954 <__printf_chk@plt+0x7674>
   18970:	ldrd	r2, [r6, #-4]
   18974:	add	r6, r6, #8
   18978:	cmp	r4, r6
   1897c:	strd	r2, [r0]
   18980:	bne	18924 <__printf_chk@plt+0x7644>
   18984:	ldr	r4, [r9]
   18988:	ldr	fp, [r9, #4]
   1898c:	ldr	r0, [sp, #4]
   18990:	mov	r1, fp
   18994:	bl	1101c <__aeabi_uidivmod@plt>
   18998:	b	189a8 <__printf_chk@plt+0x76c8>
   1899c:	cmp	r1, #0
   189a0:	subeq	r1, fp, #1
   189a4:	subne	r1, r1, #1
   189a8:	ldr	r2, [r4, r1, lsl #3]
   189ac:	lsl	r8, r1, #3
   189b0:	cmp	r2, #0
   189b4:	add	r6, r4, r8
   189b8:	bne	1899c <__printf_chk@plt+0x76bc>
   189bc:	cmp	r5, #0
   189c0:	beq	189dc <__printf_chk@plt+0x76fc>
   189c4:	mov	r0, r5
   189c8:	bl	1113c <_ZdaPv@plt>
   189cc:	ldr	r6, [r9]
   189d0:	ldr	r4, [r9, #8]
   189d4:	add	r6, r6, r8
   189d8:	b	1884c <__printf_chk@plt+0x756c>
   189dc:	ldr	r4, [r9, #8]
   189e0:	b	1884c <__printf_chk@plt+0x756c>
   189e4:			; <UNDEFINED> instruction: 0x0001e6b8
   189e8:	push	{r4, r5, r6, r7, r8, lr}
   189ec:	subs	r6, r1, #0
   189f0:	mov	r5, r0
   189f4:	beq	18a58 <__printf_chk@plt+0x7778>
   189f8:	mov	r0, r6
   189fc:	bl	19b9c <_ZdlPv@@Base+0x310>
   18a00:	ldr	r8, [r5, #4]
   18a04:	mov	r1, r8
   18a08:	bl	1101c <__aeabi_uidivmod@plt>
   18a0c:	ldr	r5, [r5]
   18a10:	mov	r4, r1
   18a14:	b	18a30 <__printf_chk@plt+0x7750>
   18a18:	bl	11208 <strcmp@plt>
   18a1c:	cmp	r0, #0
   18a20:	beq	18a4c <__printf_chk@plt+0x776c>
   18a24:	cmp	r4, #0
   18a28:	subeq	r4, r8, #1
   18a2c:	subne	r4, r4, #1
   18a30:	ldr	r3, [r5, r4, lsl #3]
   18a34:	mov	r1, r6
   18a38:	subs	r0, r3, #0
   18a3c:	add	r7, r5, r4, lsl #3
   18a40:	bne	18a18 <__printf_chk@plt+0x7738>
   18a44:	mov	r0, r3
   18a48:	pop	{r4, r5, r6, r7, r8, pc}
   18a4c:	ldr	r3, [r7, #4]
   18a50:	mov	r0, r3
   18a54:	pop	{r4, r5, r6, r7, r8, pc}
   18a58:	ldr	r1, [pc, #8]	; 18a68 <__printf_chk@plt+0x7788>
   18a5c:	mov	r0, #31
   18a60:	bl	13db0 <__printf_chk@plt+0x2ad0>
   18a64:	b	189f8 <__printf_chk@plt+0x7718>
   18a68:			; <UNDEFINED> instruction: 0x0001e6b8
   18a6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18a70:	mov	sl, r1
   18a74:	ldr	r7, [r1]
   18a78:	mov	r5, r0
   18a7c:	cmp	r7, #0
   18a80:	beq	18ae8 <__printf_chk@plt+0x7808>
   18a84:	mov	r0, r7
   18a88:	bl	19b9c <_ZdlPv@@Base+0x310>
   18a8c:	ldr	r9, [r5, #4]
   18a90:	mov	r1, r9
   18a94:	bl	1101c <__aeabi_uidivmod@plt>
   18a98:	ldr	r6, [r5]
   18a9c:	mov	r4, r1
   18aa0:	b	18abc <__printf_chk@plt+0x77dc>
   18aa4:	bl	11208 <strcmp@plt>
   18aa8:	cmp	r0, #0
   18aac:	beq	18ad8 <__printf_chk@plt+0x77f8>
   18ab0:	cmp	r4, #0
   18ab4:	subeq	r4, r9, #1
   18ab8:	subne	r4, r4, #1
   18abc:	ldr	r5, [r6, r4, lsl #3]
   18ac0:	mov	r1, r7
   18ac4:	subs	r0, r5, #0
   18ac8:	add	r8, r6, r4, lsl #3
   18acc:	bne	18aa4 <__printf_chk@plt+0x77c4>
   18ad0:	mov	r0, r5
   18ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18ad8:	str	r5, [sl]
   18adc:	ldr	r5, [r8, #4]
   18ae0:	mov	r0, r5
   18ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18ae8:	ldr	r1, [pc, #8]	; 18af8 <__printf_chk@plt+0x7818>
   18aec:	mov	r0, #31
   18af0:	bl	13db0 <__printf_chk@plt+0x2ad0>
   18af4:	b	18a84 <__printf_chk@plt+0x77a4>
   18af8:			; <UNDEFINED> instruction: 0x0001e6b8
   18afc:	mov	r2, #0
   18b00:	stm	r0, {r1, r2}
   18b04:	bx	lr
   18b08:	ldr	ip, [r0]
   18b0c:	push	{r4, r5, r6, r7, lr}
   18b10:	ldrd	r4, [ip]
   18b14:	ldr	r3, [r0, #4]
   18b18:	cmp	r3, r5
   18b1c:	bcs	18b8c <__printf_chk@plt+0x78ac>
   18b20:	ldr	lr, [r4, r3, lsl #3]
   18b24:	add	r6, r4, r3, lsl #3
   18b28:	cmp	lr, #0
   18b2c:	addne	ip, r3, #1
   18b30:	bne	18b70 <__printf_chk@plt+0x7890>
   18b34:	add	r3, r3, #1
   18b38:	sub	r7, r4, #8
   18b3c:	b	18b54 <__printf_chk@plt+0x7874>
   18b40:	ldr	lr, [r7, ip, lsl #3]
   18b44:	add	r6, r4, r3, lsl #3
   18b48:	cmp	lr, #0
   18b4c:	mov	r3, ip
   18b50:	bne	18b70 <__printf_chk@plt+0x7890>
   18b54:	cmp	r5, r3
   18b58:	add	ip, r3, #1
   18b5c:	bne	18b40 <__printf_chk@plt+0x7860>
   18b60:	mov	r3, #0
   18b64:	str	r5, [r0, #4]
   18b68:	mov	r0, r3
   18b6c:	pop	{r4, r5, r6, r7, pc}
   18b70:	ldr	r4, [r6, #4]
   18b74:	mov	r3, #1
   18b78:	str	lr, [r1]
   18b7c:	str	r4, [r2]
   18b80:	str	ip, [r0, #4]
   18b84:	mov	r0, r3
   18b88:	pop	{r4, r5, r6, r7, pc}
   18b8c:	mov	r3, #0
   18b90:	b	18b68 <__printf_chk@plt+0x7888>
   18b94:	push	{r4, r5, r6, r7, r8, lr}
   18b98:	mov	r7, r0
   18b9c:	ldr	r4, [pc, #56]	; 18bdc <__printf_chk@plt+0x78fc>
   18ba0:	ldr	r6, [pc, #56]	; 18be0 <__printf_chk@plt+0x7900>
   18ba4:	add	r5, r4, #3456	; 0xd80
   18ba8:	mov	r0, #4
   18bac:	bl	11088 <_Znaj@plt>
   18bb0:	ldr	ip, [r4, #4]
   18bb4:	ldr	r1, [r4], #8
   18bb8:	mov	r3, r0
   18bbc:	mov	r2, r0
   18bc0:	str	ip, [r3]
   18bc4:	mov	r0, r6
   18bc8:	bl	187d0 <__printf_chk@plt+0x74f0>
   18bcc:	cmp	r4, r5
   18bd0:	bne	18ba8 <__printf_chk@plt+0x78c8>
   18bd4:	mov	r0, r7
   18bd8:	pop	{r4, r5, r6, r7, r8, pc}
   18bdc:	andeq	r1, r3, r4, lsr #32
   18be0:	muleq	r3, r8, fp
   18be4:	mov	r1, r0
   18be8:	push	{r4, lr}
   18bec:	ldr	r0, [pc, #12]	; 18c00 <__printf_chk@plt+0x7920>
   18bf0:	bl	189e8 <__printf_chk@plt+0x7708>
   18bf4:	cmp	r0, #0
   18bf8:	ldrne	r0, [r0]
   18bfc:	pop	{r4, pc}
   18c00:	muleq	r3, r8, fp
   18c04:	subs	r2, r0, #0
   18c08:	bge	18c58 <__printf_chk@plt+0x7978>
   18c0c:	push	{lr}		; (str lr, [sp, #-4]!)
   18c10:	ldr	r1, [pc, #108]	; 18c84 <__printf_chk@plt+0x79a4>
   18c14:	ldr	lr, [pc, #108]	; 18c88 <__printf_chk@plt+0x79a8>
   18c18:	b	18c20 <__printf_chk@plt+0x7940>
   18c1c:	mov	r1, ip
   18c20:	smull	r3, r0, lr, r2
   18c24:	asr	r3, r2, #31
   18c28:	rsb	r3, r3, r0, asr #2
   18c2c:	sub	ip, r1, #1
   18c30:	add	r0, r3, r3, lsl #2
   18c34:	sub	r0, r2, r0, lsl #1
   18c38:	rsb	r0, r0, #48	; 0x30
   18c3c:	subs	r2, r3, #0
   18c40:	strb	r0, [r1, #-1]
   18c44:	bne	18c1c <__printf_chk@plt+0x793c>
   18c48:	mov	r3, #45	; 0x2d
   18c4c:	sub	r0, r1, #2
   18c50:	strb	r3, [ip, #-1]
   18c54:	pop	{pc}		; (ldr pc, [sp], #4)
   18c58:	ldr	r0, [pc, #36]	; 18c84 <__printf_chk@plt+0x79a4>
   18c5c:	ldr	ip, [pc, #40]	; 18c8c <__printf_chk@plt+0x79ac>
   18c60:	umull	r1, r3, ip, r2
   18c64:	lsr	r3, r3, #3
   18c68:	add	r1, r3, r3, lsl #2
   18c6c:	sub	r1, r2, r1, lsl #1
   18c70:	add	r1, r1, #48	; 0x30
   18c74:	subs	r2, r3, #0
   18c78:	strb	r1, [r0, #-1]!
   18c7c:	bne	18c60 <__printf_chk@plt+0x7980>
   18c80:	bx	lr
   18c84:			; <UNDEFINED> instruction: 0x00034bbc
   18c88:	strbtvs	r6, [r6], -r7, ror #12
   18c8c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   18c90:	mov	r1, r0
   18c94:	ldr	ip, [pc, #40]	; 18cc4 <__printf_chk@plt+0x79e4>
   18c98:	ldr	r0, [pc, #40]	; 18cc8 <__printf_chk@plt+0x79e8>
   18c9c:	umull	r3, r2, ip, r1
   18ca0:	cmp	r1, #9
   18ca4:	lsr	r2, r2, #3
   18ca8:	add	r3, r2, r2, lsl #2
   18cac:	sub	r3, r1, r3, lsl #1
   18cb0:	add	r3, r3, #48	; 0x30
   18cb4:	mov	r1, r2
   18cb8:	strb	r3, [r0, #-1]!
   18cbc:	bhi	18c9c <__printf_chk@plt+0x79bc>
   18cc0:	bx	lr
   18cc4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   18cc8:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   18ccc:	mov	r2, #0
   18cd0:	str	r2, [r0]
   18cd4:	str	r2, [r0, #4]
   18cd8:	bx	lr
   18cdc:	mov	r3, #17
   18ce0:	push	{r4, lr}
   18ce4:	mov	r4, r0
   18ce8:	str	r3, [r0, #4]
   18cec:	mov	r0, #136	; 0x88
   18cf0:	bl	11088 <_Znaj@plt>
   18cf4:	mov	r2, #0
   18cf8:	mov	r3, r0
   18cfc:	add	r1, r0, #136	; 0x88
   18d00:	str	r2, [r3]
   18d04:	str	r2, [r3, #4]
   18d08:	add	r3, r3, #8
   18d0c:	cmp	r1, r3
   18d10:	bne	18d00 <__printf_chk@plt+0x7a20>
   18d14:	str	r0, [r4]
   18d18:	str	r2, [r4, #8]
   18d1c:	mov	r0, r4
   18d20:	pop	{r4, pc}
   18d24:	ldr	r3, [r0, #4]
   18d28:	push	{r4, r5, r6, lr}
   18d2c:	cmp	r3, #0
   18d30:	mov	r5, r0
   18d34:	beq	18d58 <__printf_chk@plt+0x7a78>
   18d38:	mov	r4, #0
   18d3c:	ldr	r3, [r5]
   18d40:	ldr	r0, [r3, r4, lsl #3]
   18d44:	bl	11004 <free@plt>
   18d48:	ldr	r3, [r5, #4]
   18d4c:	add	r4, r4, #1
   18d50:	cmp	r3, r4
   18d54:	bhi	18d3c <__printf_chk@plt+0x7a5c>
   18d58:	ldr	r0, [r5]
   18d5c:	cmp	r0, #0
   18d60:	beq	18d68 <__printf_chk@plt+0x7a88>
   18d64:	bl	1113c <_ZdaPv@plt>
   18d68:	mov	r0, r5
   18d6c:	pop	{r4, r5, r6, pc}
   18d70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d74:	subs	r7, r1, #0
   18d78:	sub	sp, sp, #12
   18d7c:	mov	r9, r0
   18d80:	mov	sl, r2
   18d84:	beq	18e3c <__printf_chk@plt+0x7b5c>
   18d88:	mov	r0, r7
   18d8c:	bl	19b9c <_ZdlPv@@Base+0x310>
   18d90:	ldr	r8, [r9, #4]
   18d94:	mov	r1, r8
   18d98:	str	r0, [sp, #4]
   18d9c:	bl	1101c <__aeabi_uidivmod@plt>
   18da0:	ldr	r5, [r9]
   18da4:	mov	r4, r1
   18da8:	b	18dc4 <__printf_chk@plt+0x7ae4>
   18dac:	bl	11208 <strcmp@plt>
   18db0:	cmp	r0, #0
   18db4:	beq	18e2c <__printf_chk@plt+0x7b4c>
   18db8:	cmp	r4, #0
   18dbc:	subeq	r4, r8, #1
   18dc0:	subne	r4, r4, #1
   18dc4:	ldr	fp, [r5, r4, lsl #3]
   18dc8:	mov	r1, r7
   18dcc:	subs	r0, fp, #0
   18dd0:	add	r6, r5, r4, lsl #3
   18dd4:	bne	18dac <__printf_chk@plt+0x7acc>
   18dd8:	cmp	sl, #0
   18ddc:	beq	18e20 <__printf_chk@plt+0x7b40>
   18de0:	ldr	r4, [r9, #8]
   18de4:	cmp	r8, r4, lsl #2
   18de8:	bls	18e4c <__printf_chk@plt+0x7b6c>
   18dec:	mov	r0, r7
   18df0:	bl	111c0 <strlen@plt>
   18df4:	add	r4, r4, #1
   18df8:	add	r5, r0, #1
   18dfc:	mov	r0, r5
   18e00:	bl	111b4 <malloc@plt>
   18e04:	mov	r2, r5
   18e08:	mov	r1, r7
   18e0c:	mov	fp, r0
   18e10:	bl	1119c <memcpy@plt>
   18e14:	str	fp, [r6]
   18e18:	str	sl, [r6, #4]
   18e1c:	str	r4, [r9, #8]
   18e20:	mov	r0, fp
   18e24:	add	sp, sp, #12
   18e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e2c:	mov	r0, fp
   18e30:	str	sl, [r6, #4]
   18e34:	add	sp, sp, #12
   18e38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e3c:	ldr	r1, [pc, #320]	; 18f84 <__printf_chk@plt+0x7ca4>
   18e40:	mov	r0, #40	; 0x28
   18e44:	bl	13db0 <__printf_chk@plt+0x2ad0>
   18e48:	b	18d88 <__printf_chk@plt+0x7aa8>
   18e4c:	mov	r0, r8
   18e50:	bl	19be4 <_ZdlPv@@Base+0x358>
   18e54:	cmn	r0, #-268435455	; 0xf0000001
   18e58:	mov	r6, r0
   18e5c:	str	r0, [r9, #4]
   18e60:	lslls	r0, r0, #3
   18e64:	mvnhi	r0, #0
   18e68:	bl	11088 <_Znaj@plt>
   18e6c:	subs	r2, r6, #1
   18e70:	movpl	r1, #0
   18e74:	mov	r4, r0
   18e78:	movpl	r3, r0
   18e7c:	bmi	18e98 <__printf_chk@plt+0x7bb8>
   18e80:	sub	r2, r2, #1
   18e84:	cmn	r2, #1
   18e88:	str	r1, [r3]
   18e8c:	str	r1, [r3, #4]
   18e90:	add	r3, r3, #8
   18e94:	bne	18e80 <__printf_chk@plt+0x7ba0>
   18e98:	cmp	r8, #0
   18e9c:	str	r4, [r9]
   18ea0:	addne	r4, r5, r8, lsl #3
   18ea4:	addne	r4, r4, #4
   18ea8:	addne	r6, r5, #4
   18eac:	bne	18ec4 <__printf_chk@plt+0x7be4>
   18eb0:	b	18f28 <__printf_chk@plt+0x7c48>
   18eb4:	bl	11004 <free@plt>
   18eb8:	add	r6, r6, #8
   18ebc:	cmp	r4, r6
   18ec0:	beq	18f24 <__printf_chk@plt+0x7c44>
   18ec4:	ldr	r0, [r6, #-4]
   18ec8:	cmp	r0, #0
   18ecc:	beq	18eb8 <__printf_chk@plt+0x7bd8>
   18ed0:	ldr	r3, [r6]
   18ed4:	cmp	r3, #0
   18ed8:	beq	18eb4 <__printf_chk@plt+0x7bd4>
   18edc:	bl	19b9c <_ZdlPv@@Base+0x310>
   18ee0:	ldr	r8, [r9, #4]
   18ee4:	mov	r1, r8
   18ee8:	bl	1101c <__aeabi_uidivmod@plt>
   18eec:	ldr	r3, [r9]
   18ef0:	b	18f00 <__printf_chk@plt+0x7c20>
   18ef4:	cmp	r1, #0
   18ef8:	subeq	r1, r8, #1
   18efc:	subne	r1, r1, #1
   18f00:	ldr	r2, [r3, r1, lsl #3]
   18f04:	add	r0, r3, r1, lsl #3
   18f08:	cmp	r2, #0
   18f0c:	bne	18ef4 <__printf_chk@plt+0x7c14>
   18f10:	ldrd	r2, [r6, #-4]
   18f14:	add	r6, r6, #8
   18f18:	cmp	r4, r6
   18f1c:	strd	r2, [r0]
   18f20:	bne	18ec4 <__printf_chk@plt+0x7be4>
   18f24:	ldr	r4, [r9]
   18f28:	ldr	fp, [r9, #4]
   18f2c:	ldr	r0, [sp, #4]
   18f30:	mov	r1, fp
   18f34:	bl	1101c <__aeabi_uidivmod@plt>
   18f38:	b	18f48 <__printf_chk@plt+0x7c68>
   18f3c:	cmp	r1, #0
   18f40:	subeq	r1, fp, #1
   18f44:	subne	r1, r1, #1
   18f48:	ldr	r2, [r4, r1, lsl #3]
   18f4c:	lsl	r8, r1, #3
   18f50:	cmp	r2, #0
   18f54:	add	r6, r4, r8
   18f58:	bne	18f3c <__printf_chk@plt+0x7c5c>
   18f5c:	cmp	r5, #0
   18f60:	beq	18f7c <__printf_chk@plt+0x7c9c>
   18f64:	mov	r0, r5
   18f68:	bl	1113c <_ZdaPv@plt>
   18f6c:	ldr	r6, [r9]
   18f70:	ldr	r4, [r9, #8]
   18f74:	add	r6, r6, r8
   18f78:	b	18dec <__printf_chk@plt+0x7b0c>
   18f7c:	ldr	r4, [r9, #8]
   18f80:	b	18dec <__printf_chk@plt+0x7b0c>
   18f84:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   18f88:	push	{r4, r5, r6, r7, r8, lr}
   18f8c:	subs	r6, r1, #0
   18f90:	mov	r5, r0
   18f94:	beq	18ff8 <__printf_chk@plt+0x7d18>
   18f98:	mov	r0, r6
   18f9c:	bl	19b9c <_ZdlPv@@Base+0x310>
   18fa0:	ldr	r8, [r5, #4]
   18fa4:	mov	r1, r8
   18fa8:	bl	1101c <__aeabi_uidivmod@plt>
   18fac:	ldr	r5, [r5]
   18fb0:	mov	r4, r1
   18fb4:	b	18fd0 <__printf_chk@plt+0x7cf0>
   18fb8:	bl	11208 <strcmp@plt>
   18fbc:	cmp	r0, #0
   18fc0:	beq	18fec <__printf_chk@plt+0x7d0c>
   18fc4:	cmp	r4, #0
   18fc8:	subeq	r4, r8, #1
   18fcc:	subne	r4, r4, #1
   18fd0:	ldr	r3, [r5, r4, lsl #3]
   18fd4:	mov	r1, r6
   18fd8:	subs	r0, r3, #0
   18fdc:	add	r7, r5, r4, lsl #3
   18fe0:	bne	18fb8 <__printf_chk@plt+0x7cd8>
   18fe4:	mov	r0, r3
   18fe8:	pop	{r4, r5, r6, r7, r8, pc}
   18fec:	ldr	r3, [r7, #4]
   18ff0:	mov	r0, r3
   18ff4:	pop	{r4, r5, r6, r7, r8, pc}
   18ff8:	ldr	r1, [pc, #8]	; 19008 <__printf_chk@plt+0x7d28>
   18ffc:	mov	r0, #40	; 0x28
   19000:	bl	13db0 <__printf_chk@plt+0x2ad0>
   19004:	b	18f98 <__printf_chk@plt+0x7cb8>
   19008:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   1900c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19010:	mov	sl, r1
   19014:	ldr	r7, [r1]
   19018:	mov	r5, r0
   1901c:	cmp	r7, #0
   19020:	beq	19088 <__printf_chk@plt+0x7da8>
   19024:	mov	r0, r7
   19028:	bl	19b9c <_ZdlPv@@Base+0x310>
   1902c:	ldr	r9, [r5, #4]
   19030:	mov	r1, r9
   19034:	bl	1101c <__aeabi_uidivmod@plt>
   19038:	ldr	r6, [r5]
   1903c:	mov	r4, r1
   19040:	b	1905c <__printf_chk@plt+0x7d7c>
   19044:	bl	11208 <strcmp@plt>
   19048:	cmp	r0, #0
   1904c:	beq	19078 <__printf_chk@plt+0x7d98>
   19050:	cmp	r4, #0
   19054:	subeq	r4, r9, #1
   19058:	subne	r4, r4, #1
   1905c:	ldr	r5, [r6, r4, lsl #3]
   19060:	mov	r1, r7
   19064:	subs	r0, r5, #0
   19068:	add	r8, r6, r4, lsl #3
   1906c:	bne	19044 <__printf_chk@plt+0x7d64>
   19070:	mov	r0, r5
   19074:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19078:	str	r5, [sl]
   1907c:	ldr	r5, [r8, #4]
   19080:	mov	r0, r5
   19084:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19088:	ldr	r1, [pc, #8]	; 19098 <__printf_chk@plt+0x7db8>
   1908c:	mov	r0, #40	; 0x28
   19090:	bl	13db0 <__printf_chk@plt+0x2ad0>
   19094:	b	19024 <__printf_chk@plt+0x7d44>
   19098:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   1909c:	mov	r2, #0
   190a0:	stm	r0, {r1, r2}
   190a4:	bx	lr
   190a8:	ldr	ip, [r0]
   190ac:	push	{r4, r5, r6, r7, lr}
   190b0:	ldrd	r4, [ip]
   190b4:	ldr	r3, [r0, #4]
   190b8:	cmp	r3, r5
   190bc:	bcs	1912c <__printf_chk@plt+0x7e4c>
   190c0:	ldr	lr, [r4, r3, lsl #3]
   190c4:	add	r6, r4, r3, lsl #3
   190c8:	cmp	lr, #0
   190cc:	addne	ip, r3, #1
   190d0:	bne	19110 <__printf_chk@plt+0x7e30>
   190d4:	add	r3, r3, #1
   190d8:	sub	r7, r4, #8
   190dc:	b	190f4 <__printf_chk@plt+0x7e14>
   190e0:	ldr	lr, [r7, ip, lsl #3]
   190e4:	add	r6, r4, r3, lsl #3
   190e8:	cmp	lr, #0
   190ec:	mov	r3, ip
   190f0:	bne	19110 <__printf_chk@plt+0x7e30>
   190f4:	cmp	r5, r3
   190f8:	add	ip, r3, #1
   190fc:	bne	190e0 <__printf_chk@plt+0x7e00>
   19100:	mov	r3, #0
   19104:	str	r5, [r0, #4]
   19108:	mov	r0, r3
   1910c:	pop	{r4, r5, r6, r7, pc}
   19110:	ldr	r4, [r6, #4]
   19114:	mov	r3, #1
   19118:	str	lr, [r1]
   1911c:	str	r4, [r2]
   19120:	str	ip, [r0, #4]
   19124:	mov	r0, r3
   19128:	pop	{r4, r5, r6, r7, pc}
   1912c:	mov	r3, #0
   19130:	b	19108 <__printf_chk@plt+0x7e28>
   19134:	mvn	r1, #0
   19138:	mov	r2, #0
   1913c:	stm	r0, {r1, r2}
   19140:	bx	lr
   19144:	mov	r3, #17
   19148:	push	{r4, lr}
   1914c:	mov	r4, r0
   19150:	str	r3, [r0, #4]
   19154:	mov	r0, #136	; 0x88
   19158:	bl	11088 <_Znaj@plt>
   1915c:	mvn	r1, #0
   19160:	mov	r2, #0
   19164:	mov	r3, r0
   19168:	add	ip, r0, #136	; 0x88
   1916c:	stm	r3, {r1, r2}
   19170:	add	r3, r3, #8
   19174:	cmp	ip, r3
   19178:	bne	1916c <__printf_chk@plt+0x7e8c>
   1917c:	str	r0, [r4]
   19180:	str	r2, [r4, #8]
   19184:	mov	r0, r4
   19188:	pop	{r4, pc}
   1918c:	ldr	r1, [r0, #4]
   19190:	push	{r4, r5, r6, lr}
   19194:	cmp	r1, #0
   19198:	mov	r5, r0
   1919c:	ldr	r2, [r0]
   191a0:	beq	191d0 <__printf_chk@plt+0x7ef0>
   191a4:	mov	r4, #0
   191a8:	add	r3, r2, r4, lsl #3
   191ac:	add	r4, r4, #1
   191b0:	ldr	r3, [r3, #4]
   191b4:	subs	r0, r3, #0
   191b8:	beq	191c8 <__printf_chk@plt+0x7ee8>
   191bc:	bl	1113c <_ZdaPv@plt>
   191c0:	ldr	r2, [r5]
   191c4:	ldr	r1, [r5, #4]
   191c8:	cmp	r1, r4
   191cc:	bhi	191a8 <__printf_chk@plt+0x7ec8>
   191d0:	cmp	r2, #0
   191d4:	beq	191e0 <__printf_chk@plt+0x7f00>
   191d8:	mov	r0, r2
   191dc:	bl	1113c <_ZdaPv@plt>
   191e0:	mov	r0, r5
   191e4:	pop	{r4, r5, r6, pc}
   191e8:	push	{r4, lr}
   191ec:	mov	r4, r0
   191f0:	add	r0, r0, #1040	; 0x410
   191f4:	bl	1918c <__printf_chk@plt+0x7eac>
   191f8:	add	r0, r4, #4
   191fc:	bl	18d24 <__printf_chk@plt+0x7a44>
   19200:	mov	r0, r4
   19204:	pop	{r4, pc}
   19208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1920c:	subs	r6, r1, #0
   19210:	sub	sp, sp, #12
   19214:	mov	r8, r0
   19218:	mov	r7, r2
   1921c:	blt	192b0 <__printf_chk@plt+0x7fd0>
   19220:	ldr	r9, [r8, #4]
   19224:	mov	r0, r6
   19228:	mov	r1, r9
   1922c:	bl	1101c <__aeabi_uidivmod@plt>
   19230:	ldr	r4, [r8]
   19234:	b	1924c <__printf_chk@plt+0x7f6c>
   19238:	cmp	r3, r6
   1923c:	beq	1928c <__printf_chk@plt+0x7fac>
   19240:	cmp	r1, #0
   19244:	subeq	r1, r9, #1
   19248:	subne	r1, r1, #1
   1924c:	ldr	r3, [r4, r1, lsl #3]
   19250:	lsl	r5, r1, #3
   19254:	cmp	r3, #0
   19258:	add	r2, r4, r5
   1925c:	bge	19238 <__printf_chk@plt+0x7f58>
   19260:	cmp	r7, #0
   19264:	beq	19284 <__printf_chk@plt+0x7fa4>
   19268:	ldr	r3, [r8, #8]
   1926c:	add	r1, r3, r3, lsl #1
   19270:	cmp	r1, r9, lsl #1
   19274:	bcs	192c0 <__printf_chk@plt+0x7fe0>
   19278:	add	r3, r3, #1
   1927c:	strd	r6, [r2]
   19280:	str	r3, [r8, #8]
   19284:	add	sp, sp, #12
   19288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1928c:	ldr	r0, [r2, #4]
   19290:	cmp	r0, #0
   19294:	beq	192a4 <__printf_chk@plt+0x7fc4>
   19298:	bl	1113c <_ZdaPv@plt>
   1929c:	ldr	r2, [r8]
   192a0:	add	r2, r2, r5
   192a4:	str	r7, [r2, #4]
   192a8:	add	sp, sp, #12
   192ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   192b0:	ldr	r1, [pc, #316]	; 193f4 <__printf_chk@plt+0x8114>
   192b4:	mov	r0, #44	; 0x2c
   192b8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   192bc:	b	19220 <__printf_chk@plt+0x7f40>
   192c0:	mov	r0, r9
   192c4:	bl	19be4 <_ZdlPv@@Base+0x358>
   192c8:	cmn	r0, #-268435455	; 0xf0000001
   192cc:	mov	sl, r0
   192d0:	str	r0, [r8, #4]
   192d4:	lslls	r0, r0, #3
   192d8:	mvnhi	r0, #0
   192dc:	bl	11088 <_Znaj@plt>
   192e0:	subs	r2, sl, #1
   192e4:	movpl	r1, #0
   192e8:	mov	r5, r0
   192ec:	movpl	r3, r0
   192f0:	mvnpl	r0, #0
   192f4:	bmi	1930c <__printf_chk@plt+0x802c>
   192f8:	sub	r2, r2, #1
   192fc:	cmn	r2, #1
   19300:	strd	r0, [r3]
   19304:	add	r3, r3, #8
   19308:	bne	192f8 <__printf_chk@plt+0x8018>
   1930c:	cmp	r9, #0
   19310:	addne	r9, r4, r9, lsl #3
   19314:	str	r5, [r8]
   19318:	ldr	fp, [r8, #4]
   1931c:	addne	r9, r9, #4
   19320:	addne	sl, r4, #4
   19324:	bne	19338 <__printf_chk@plt+0x8058>
   19328:	b	1939c <__printf_chk@plt+0x80bc>
   1932c:	add	sl, sl, #8
   19330:	cmp	r9, sl
   19334:	beq	1939c <__printf_chk@plt+0x80bc>
   19338:	ldr	r3, [sl, #-4]
   1933c:	cmp	r3, #0
   19340:	blt	1932c <__printf_chk@plt+0x804c>
   19344:	ldr	r2, [sl]
   19348:	cmp	r2, #0
   1934c:	str	r2, [sp]
   19350:	beq	1932c <__printf_chk@plt+0x804c>
   19354:	mov	r0, r3
   19358:	mov	r1, fp
   1935c:	str	r3, [sp, #4]
   19360:	bl	1101c <__aeabi_uidivmod@plt>
   19364:	ldrd	r2, [sp]
   19368:	b	19378 <__printf_chk@plt+0x8098>
   1936c:	cmp	r1, #0
   19370:	subeq	r1, fp, #1
   19374:	subne	r1, r1, #1
   19378:	ldr	r0, [r5, r1, lsl #3]
   1937c:	add	ip, r5, r1, lsl #3
   19380:	cmp	r0, #0
   19384:	bge	1936c <__printf_chk@plt+0x808c>
   19388:	add	sl, sl, #8
   1938c:	cmp	r9, sl
   19390:	str	r3, [ip]
   19394:	str	r2, [ip, #4]
   19398:	bne	19338 <__printf_chk@plt+0x8058>
   1939c:	mov	r1, fp
   193a0:	mov	r0, r6
   193a4:	bl	1101c <__aeabi_uidivmod@plt>
   193a8:	b	193b8 <__printf_chk@plt+0x80d8>
   193ac:	cmp	r1, #0
   193b0:	subeq	r1, fp, #1
   193b4:	subne	r1, r1, #1
   193b8:	ldr	r3, [r5, r1, lsl #3]
   193bc:	lsl	r9, r1, #3
   193c0:	cmp	r3, #0
   193c4:	add	r2, r5, r9
   193c8:	bge	193ac <__printf_chk@plt+0x80cc>
   193cc:	cmp	r4, #0
   193d0:	beq	193ec <__printf_chk@plt+0x810c>
   193d4:	mov	r0, r4
   193d8:	bl	1113c <_ZdaPv@plt>
   193dc:	ldr	r2, [r8]
   193e0:	ldr	r3, [r8, #8]
   193e4:	add	r2, r2, r9
   193e8:	b	19278 <__printf_chk@plt+0x7f98>
   193ec:	ldr	r3, [r8, #8]
   193f0:	b	19278 <__printf_chk@plt+0x7f98>
   193f4:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   193f8:	push	{r4, r5, r6, lr}
   193fc:	subs	r4, r1, #0
   19400:	mov	r6, r0
   19404:	blt	19454 <__printf_chk@plt+0x8174>
   19408:	ldr	r5, [r6, #4]
   1940c:	mov	r0, r4
   19410:	mov	r1, r5
   19414:	bl	1101c <__aeabi_uidivmod@plt>
   19418:	ldr	r2, [r6]
   1941c:	b	19434 <__printf_chk@plt+0x8154>
   19420:	cmp	r3, r4
   19424:	beq	1944c <__printf_chk@plt+0x816c>
   19428:	cmp	r1, #0
   1942c:	subeq	r1, r5, #1
   19430:	subne	r1, r1, #1
   19434:	ldr	r3, [r2, r1, lsl #3]
   19438:	add	r0, r2, r1, lsl #3
   1943c:	cmp	r3, #0
   19440:	bge	19420 <__printf_chk@plt+0x8140>
   19444:	mov	r0, #0
   19448:	pop	{r4, r5, r6, pc}
   1944c:	ldr	r0, [r0, #4]
   19450:	pop	{r4, r5, r6, pc}
   19454:	ldr	r1, [pc, #8]	; 19464 <__printf_chk@plt+0x8184>
   19458:	mov	r0, #44	; 0x2c
   1945c:	bl	13db0 <__printf_chk@plt+0x2ad0>
   19460:	b	19408 <__printf_chk@plt+0x8128>
   19464:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   19468:	mov	r2, #0
   1946c:	stm	r0, {r1, r2}
   19470:	bx	lr
   19474:	ldr	ip, [r0]
   19478:	push	{r4, r5, r6, lr}
   1947c:	ldr	r3, [r0, #4]
   19480:	ldr	r4, [ip, #4]
   19484:	ldr	r6, [ip]
   19488:	cmp	r4, r3
   1948c:	bls	19500 <__printf_chk@plt+0x8220>
   19490:	ldr	lr, [r6, r3, lsl #3]
   19494:	cmp	lr, #0
   19498:	addlt	r3, r3, #1
   1949c:	sublt	r5, r6, #8
   194a0:	blt	194b8 <__printf_chk@plt+0x81d8>
   194a4:	b	194d8 <__printf_chk@plt+0x81f8>
   194a8:	ldr	lr, [r5, ip, lsl #3]
   194ac:	cmp	lr, #0
   194b0:	bge	194d4 <__printf_chk@plt+0x81f4>
   194b4:	mov	r3, ip
   194b8:	cmp	r4, r3
   194bc:	add	ip, r3, #1
   194c0:	bne	194a8 <__printf_chk@plt+0x81c8>
   194c4:	mov	r3, #0
   194c8:	str	r4, [r0, #4]
   194cc:	mov	r0, r3
   194d0:	pop	{r4, r5, r6, pc}
   194d4:	str	r3, [r0, #4]
   194d8:	str	lr, [r1]
   194dc:	ldr	r1, [r0, #4]
   194e0:	mov	r3, #1
   194e4:	add	ip, r1, r3
   194e8:	add	r6, r6, r1, lsl #3
   194ec:	ldr	r1, [r6, #4]
   194f0:	str	r1, [r2]
   194f4:	str	ip, [r0, #4]
   194f8:	mov	r0, r3
   194fc:	pop	{r4, r5, r6, pc}
   19500:	mov	r3, #0
   19504:	b	194cc <__printf_chk@plt+0x81ec>
   19508:	push	{r4, r5, r6, lr}
   1950c:	mov	r6, r0
   19510:	mov	r3, #0
   19514:	str	r3, [r6], #4
   19518:	add	r4, r0, #1040	; 0x410
   1951c:	mov	r5, r0
   19520:	mov	r0, r6
   19524:	bl	18cdc <__printf_chk@plt+0x79fc>
   19528:	mov	r0, r4
   1952c:	bl	19144 <__printf_chk@plt+0x7e64>
   19530:	add	r2, r5, #1024	; 0x400
   19534:	add	r2, r2, #12
   19538:	add	r3, r5, #12
   1953c:	mov	r1, #0
   19540:	str	r1, [r3, #4]!
   19544:	cmp	r3, r2
   19548:	bne	19540 <__printf_chk@plt+0x8260>
   1954c:	add	r2, r5, #2064	; 0x810
   19550:	add	r3, r4, #8
   19554:	add	r2, r2, #8
   19558:	mov	r1, #0
   1955c:	str	r1, [r3, #4]!
   19560:	cmp	r3, r2
   19564:	bne	1955c <__printf_chk@plt+0x827c>
   19568:	mov	r0, r5
   1956c:	pop	{r4, r5, r6, pc}
   19570:	mov	r0, r6
   19574:	bl	18d24 <__printf_chk@plt+0x7a44>
   19578:	bl	110f4 <__cxa_end_cleanup@plt>
   1957c:	push	{r4, r5, r6, r7, lr}
   19580:	add	r7, r0, r1, lsl #2
   19584:	ldr	r5, [pc, #144]	; 1961c <__printf_chk@plt+0x833c>
   19588:	ldr	r4, [r7, #16]
   1958c:	sub	sp, sp, #20
   19590:	ldr	r3, [r5]
   19594:	cmp	r4, #0
   19598:	str	r3, [sp, #12]
   1959c:	beq	195bc <__printf_chk@plt+0x82dc>
   195a0:	ldr	r2, [sp, #12]
   195a4:	ldr	r3, [r5]
   195a8:	mov	r0, r4
   195ac:	cmp	r2, r3
   195b0:	bne	19618 <__printf_chk@plt+0x8338>
   195b4:	add	sp, sp, #20
   195b8:	pop	{r4, r5, r6, r7, pc}
   195bc:	ldr	r3, [pc, #92]	; 19620 <__printf_chk@plt+0x8340>
   195c0:	mov	r6, r0
   195c4:	mov	r0, r1
   195c8:	str	r3, [sp, #4]
   195cc:	bl	18c04 <__printf_chk@plt+0x7924>
   195d0:	mov	r2, #4
   195d4:	mov	r1, r0
   195d8:	add	r0, sp, #8
   195dc:	bl	11124 <__strcpy_chk@plt>
   195e0:	mov	r0, #12
   195e4:	bl	1983c <_Znwj@@Base>
   195e8:	ldr	r3, [r6]
   195ec:	mvn	r2, #0
   195f0:	str	r2, [r0, #4]
   195f4:	add	r2, r3, #1
   195f8:	mov	r4, r0
   195fc:	str	r3, [r0]
   19600:	str	r2, [r6]
   19604:	add	r0, sp, #4
   19608:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1960c:	str	r4, [r7, #16]
   19610:	str	r0, [r4, #8]
   19614:	b	195a0 <__printf_chk@plt+0x82c0>
   19618:	bl	110e8 <__stack_chk_fail@plt>
   1961c:	andeq	r0, r3, r0, lsr #27
   19620:	rsbvc	r6, r1, #6488064	; 0x630000
   19624:	cmp	r0, #255	; 0xff
   19628:	push	{r4, r5, r6, r7, r8, lr}
   1962c:	mov	r5, r0
   19630:	bhi	19658 <__printf_chk@plt+0x8378>
   19634:	add	r3, r0, #260	; 0x104
   19638:	add	r3, r3, #2
   1963c:	ldr	r7, [pc, #152]	; 196dc <__printf_chk@plt+0x83fc>
   19640:	add	r6, r7, r3, lsl #2
   19644:	ldr	r4, [r6, #4]
   19648:	cmp	r4, #0
   1964c:	beq	196ac <__printf_chk@plt+0x83cc>
   19650:	mov	r0, r4
   19654:	pop	{r4, r5, r6, r7, r8, pc}
   19658:	ldr	r6, [pc, #124]	; 196dc <__printf_chk@plt+0x83fc>
   1965c:	mov	r1, r0
   19660:	add	r0, r6, #1040	; 0x410
   19664:	bl	193f8 <__printf_chk@plt+0x8118>
   19668:	subs	r4, r0, #0
   1966c:	bne	19650 <__printf_chk@plt+0x8370>
   19670:	mov	r0, #12
   19674:	bl	11088 <_Znaj@plt>
   19678:	ldr	r3, [r6]
   1967c:	mov	ip, #0
   19680:	add	r2, r3, #1
   19684:	mov	r1, r5
   19688:	mov	r4, r0
   1968c:	mov	r0, r6
   19690:	str	r5, [r4, #4]
   19694:	str	r2, [r0], #1040	; 0x410
   19698:	str	ip, [r4, #8]
   1969c:	str	r3, [r4]
   196a0:	mov	r2, r4
   196a4:	bl	19208 <__printf_chk@plt+0x7f28>
   196a8:	b	19650 <__printf_chk@plt+0x8370>
   196ac:	mov	r0, #12
   196b0:	bl	1983c <_Znwj@@Base>
   196b4:	ldr	r3, [r7]
   196b8:	mov	r1, #0
   196bc:	add	r2, r3, #1
   196c0:	str	r2, [r7]
   196c4:	mov	r4, r0
   196c8:	str	r5, [r0, #4]
   196cc:	str	r0, [r6, #4]
   196d0:	str	r1, [r0, #8]
   196d4:	str	r3, [r0]
   196d8:	b	19650 <__printf_chk@plt+0x8370>
   196dc:	ldrdeq	r4, [r3], -ip
   196e0:	push	{r4, r5, r6, lr}
   196e4:	sub	sp, sp, #16
   196e8:	ldr	r5, [pc, #280]	; 19808 <__printf_chk@plt+0x8528>
   196ec:	subs	r4, r0, #0
   196f0:	ldr	r3, [r5]
   196f4:	str	r3, [sp, #12]
   196f8:	beq	19708 <__printf_chk@plt+0x8428>
   196fc:	ldrb	r1, [r4]
   19700:	tst	r1, #223	; 0xdf
   19704:	bne	19718 <__printf_chk@plt+0x8438>
   19708:	ldr	r1, [pc, #252]	; 1980c <__printf_chk@plt+0x852c>
   1970c:	mov	r0, #150	; 0x96
   19710:	bl	13db0 <__printf_chk@plt+0x2ad0>
   19714:	ldrb	r1, [r4]
   19718:	ldrb	r3, [r4, #1]
   1971c:	cmp	r3, #0
   19720:	beq	197dc <__printf_chk@plt+0x84fc>
   19724:	cmp	r3, #104	; 0x68
   19728:	cmpeq	r1, #99	; 0x63
   1972c:	str	r4, [sp, #4]
   19730:	beq	19788 <__printf_chk@plt+0x84a8>
   19734:	ldr	r6, [pc, #212]	; 19810 <__printf_chk@plt+0x8530>
   19738:	add	r1, sp, #4
   1973c:	add	r0, r6, #4
   19740:	bl	1900c <__printf_chk@plt+0x7d2c>
   19744:	subs	r4, r0, #0
   19748:	bne	197e8 <__printf_chk@plt+0x8508>
   1974c:	mov	r0, #12
   19750:	bl	11088 <_Znaj@plt>
   19754:	ldr	r3, [r6]
   19758:	mvn	r1, #0
   1975c:	add	r2, r3, #1
   19760:	mov	r4, r0
   19764:	mov	r0, r6
   19768:	str	r1, [r4, #4]
   1976c:	str	r2, [r0], #4
   19770:	str	r3, [r4]
   19774:	mov	r2, r4
   19778:	ldr	r1, [sp, #4]
   1977c:	bl	18d70 <__printf_chk@plt+0x7a90>
   19780:	str	r0, [r4, #8]
   19784:	b	197e8 <__printf_chk@plt+0x8508>
   19788:	ldrb	r3, [r4, #2]
   1978c:	cmp	r3, #97	; 0x61
   19790:	bne	19734 <__printf_chk@plt+0x8454>
   19794:	ldrb	r3, [r4, #3]
   19798:	cmp	r3, #114	; 0x72
   1979c:	bne	19734 <__printf_chk@plt+0x8454>
   197a0:	mov	r2, #10
   197a4:	add	r0, r4, #4
   197a8:	add	r1, sp, #8
   197ac:	bl	10ff8 <strtol@plt>
   197b0:	ldr	r3, [sp, #4]
   197b4:	ldr	r2, [sp, #8]
   197b8:	add	r3, r3, #4
   197bc:	cmp	r2, r3
   197c0:	beq	19734 <__printf_chk@plt+0x8454>
   197c4:	ldrb	r3, [r2]
   197c8:	cmp	r3, #0
   197cc:	bne	19734 <__printf_chk@plt+0x8454>
   197d0:	cmp	r0, #255	; 0xff
   197d4:	bhi	19734 <__printf_chk@plt+0x8454>
   197d8:	uxtb	r1, r0
   197dc:	ldr	r0, [pc, #44]	; 19810 <__printf_chk@plt+0x8530>
   197e0:	bl	1957c <__printf_chk@plt+0x829c>
   197e4:	mov	r4, r0
   197e8:	ldr	r2, [sp, #12]
   197ec:	ldr	r3, [r5]
   197f0:	mov	r0, r4
   197f4:	cmp	r2, r3
   197f8:	bne	19804 <__printf_chk@plt+0x8524>
   197fc:	add	sp, sp, #16
   19800:	pop	{r4, r5, r6, pc}
   19804:	bl	110e8 <__stack_chk_fail@plt>
   19808:	andeq	r0, r3, r0, lsr #27
   1980c:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   19810:	ldrdeq	r4, [r3], -ip
   19814:	ldr	r0, [r0, #8]
   19818:	bx	lr
   1981c:	push	{r4, lr}
   19820:	mov	r4, r0
   19824:	bl	111c0 <strlen@plt>
   19828:	mov	r1, r4
   1982c:	pop	{r4, lr}
   19830:	mov	r2, r0
   19834:	mov	r0, #2
   19838:	b	111e4 <write@plt>

0001983c <_Znwj@@Base>:
   1983c:	cmp	r0, #0
   19840:	moveq	r0, #1
   19844:	push	{r4, lr}
   19848:	bl	111b4 <malloc@plt>
   1984c:	cmp	r0, #0
   19850:	popne	{r4, pc}
   19854:	ldr	r3, [pc, #36]	; 19880 <_Znwj@@Base+0x44>
   19858:	ldr	r0, [r3]
   1985c:	cmp	r0, #0
   19860:	beq	19870 <_Znwj@@Base+0x34>
   19864:	bl	1981c <__printf_chk@plt+0x853c>
   19868:	ldr	r0, [pc, #20]	; 19884 <_Znwj@@Base+0x48>
   1986c:	bl	1981c <__printf_chk@plt+0x853c>
   19870:	ldr	r0, [pc, #16]	; 19888 <_Znwj@@Base+0x4c>
   19874:	bl	1981c <__printf_chk@plt+0x853c>
   19878:	mvn	r0, #0
   1987c:	bl	111fc <_exit@plt>
   19880:	ldrdeq	r5, [r3], -r4
   19884:	andeq	pc, r1, r4, lsr #21
   19888:	andeq	pc, r1, r8, lsr #21

0001988c <_ZdlPv@@Base>:
   1988c:	cmp	r0, #0
   19890:	bxeq	lr
   19894:	b	11004 <free@plt>
   19898:	cmp	r0, #0
   1989c:	bxeq	lr
   198a0:	b	11004 <free@plt>
   198a4:	andeq	r0, r0, r0
   198a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   198ac:	add	r1, r1, r1, lsl #1
   198b0:	vpush	{d8}
   198b4:	ldr	r4, [pc, #132]	; 19940 <_ZdlPv@@Base+0xb4>
   198b8:	vldr	d8, [pc, #120]	; 19938 <_ZdlPv@@Base+0xac>
   198bc:	mov	r8, r0
   198c0:	mov	r6, r2
   198c4:	mov	r7, r3
   198c8:	add	r4, r4, r1, lsl #3
   198cc:	mov	r5, #48	; 0x30
   198d0:	mov	r9, #0
   198d4:	mov	r0, #3
   198d8:	bl	11088 <_Znaj@plt>
   198dc:	vmov	s13, r7
   198e0:	vmov	s15, r6
   198e4:	add	r2, r5, #1
   198e8:	add	r3, r6, r6, lsr #31
   198ec:	vcvt.f64.s32	d5, s13
   198f0:	vcvt.f64.s32	d7, s15
   198f4:	mov	r6, r7
   198f8:	add	r4, r4, #24
   198fc:	asr	r7, r3, #1
   19900:	vdiv.f64	d6, d7, d8
   19904:	strb	r5, [r0, #1]
   19908:	uxtb	r5, r2
   1990c:	cmp	r5, #56	; 0x38
   19910:	str	r0, [r4, #-24]	; 0xffffffe8
   19914:	strb	r8, [r0]
   19918:	strb	r9, [r0, #2]
   1991c:	vdiv.f64	d7, d5, d8
   19920:	vstr	d6, [r4, #-16]
   19924:	vstr	d7, [r4, #-8]
   19928:	bne	198d4 <_ZdlPv@@Base+0x48>
   1992c:	vpop	{d8}
   19930:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19934:	nop			; (mov r0, r0)
   19938:	strbtvs	r6, [r6], -r6, ror #12
   1993c:	eorsmi	r6, r9, r6, ror #12
   19940:	strdeq	r5, [r3], -r8
   19944:	push	{r4, r5, r6, lr}
   19948:	vpush	{d8-d9}
   1994c:	mov	r4, r1
   19950:	vmov.f64	d9, d0
   19954:	vmov.f64	d8, d1
   19958:	mov	r6, r0
   1995c:	bl	111c0 <strlen@plt>
   19960:	add	r4, r4, r4, lsl #1
   19964:	lsl	r4, r4, #3
   19968:	add	r0, r0, #1
   1996c:	bl	11088 <_Znaj@plt>
   19970:	mov	r1, r6
   19974:	mov	r5, r0
   19978:	bl	110d0 <strcpy@plt>
   1997c:	ldr	r2, [pc, #20]	; 19998 <_ZdlPv@@Base+0x10c>
   19980:	add	r3, r2, r4
   19984:	str	r5, [r2, r4]
   19988:	vstr	d9, [r3, #8]
   1998c:	vstr	d8, [r3, #16]
   19990:	vpop	{d8-d9}
   19994:	pop	{r4, r5, r6, pc}
   19998:	strdeq	r5, [r3], -r8
   1999c:	ldr	ip, [pc, #396]	; 19b30 <_ZdlPv@@Base+0x2a4>
   199a0:	push	{r4, lr}
   199a4:	mov	r1, #0
   199a8:	vpush	{d8-d11}
   199ac:	mov	lr, #1
   199b0:	vldr	d8, [pc, #280]	; 19ad0 <_ZdlPv@@Base+0x244>
   199b4:	vldr	d9, [pc, #284]	; 19ad8 <_ZdlPv@@Base+0x24c>
   199b8:	ldr	r3, [pc, #372]	; 19b34 <_ZdlPv@@Base+0x2a8>
   199bc:	ldr	r2, [pc, #372]	; 19b38 <_ZdlPv@@Base+0x2ac>
   199c0:	mov	r0, #97	; 0x61
   199c4:	str	lr, [ip, #984]	; 0x3d8
   199c8:	bl	198a8 <_ZdlPv@@Base+0x1c>
   199cc:	mov	r3, #1000	; 0x3e8
   199d0:	ldr	r2, [pc, #356]	; 19b3c <_ZdlPv@@Base+0x2b0>
   199d4:	mov	r1, #8
   199d8:	mov	r0, #98	; 0x62
   199dc:	bl	198a8 <_ZdlPv@@Base+0x1c>
   199e0:	vldr	d11, [pc, #248]	; 19ae0 <_ZdlPv@@Base+0x254>
   199e4:	ldr	r3, [pc, #340]	; 19b40 <_ZdlPv@@Base+0x2b4>
   199e8:	ldr	r2, [pc, #340]	; 19b44 <_ZdlPv@@Base+0x2b8>
   199ec:	mov	r1, #16
   199f0:	mov	r0, #99	; 0x63
   199f4:	bl	198a8 <_ZdlPv@@Base+0x1c>
   199f8:	ldr	r3, [pc, #328]	; 19b48 <_ZdlPv@@Base+0x2bc>
   199fc:	ldr	r2, [pc, #328]	; 19b4c <_ZdlPv@@Base+0x2c0>
   19a00:	mov	r1, #24
   19a04:	mov	r0, #100	; 0x64
   19a08:	bl	198a8 <_ZdlPv@@Base+0x1c>
   19a0c:	vmov.f64	d1, d8
   19a10:	vmov.f64	d0, d9
   19a14:	mov	r1, #32
   19a18:	ldr	r0, [pc, #304]	; 19b50 <_ZdlPv@@Base+0x2c4>
   19a1c:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a20:	vldr	d10, [pc, #192]	; 19ae8 <_ZdlPv@@Base+0x25c>
   19a24:	vmov.f64	d1, d8
   19a28:	vldr	d0, [pc, #192]	; 19af0 <_ZdlPv@@Base+0x264>
   19a2c:	mov	r1, #33	; 0x21
   19a30:	ldr	r0, [pc, #284]	; 19b54 <_ZdlPv@@Base+0x2c8>
   19a34:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a38:	vmov.f64	d1, d9
   19a3c:	vmov.f64	d0, d11
   19a40:	mov	r1, #34	; 0x22
   19a44:	ldr	r0, [pc, #268]	; 19b58 <_ZdlPv@@Base+0x2cc>
   19a48:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a4c:	vmov.f64	d1, d11
   19a50:	vmov.f64	d0, d9
   19a54:	mov	r1, #35	; 0x23
   19a58:	ldr	r0, [pc, #252]	; 19b5c <_ZdlPv@@Base+0x2d0>
   19a5c:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a60:	vmov.f64	d0, d8
   19a64:	vldr	d1, [pc, #140]	; 19af8 <_ZdlPv@@Base+0x26c>
   19a68:	mov	r1, #36	; 0x24
   19a6c:	ldr	r0, [pc, #236]	; 19b60 <_ZdlPv@@Base+0x2d4>
   19a70:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a74:	vmov.f64	d1, d10
   19a78:	vldr	d0, [pc, #128]	; 19b00 <_ZdlPv@@Base+0x274>
   19a7c:	mov	r1, #37	; 0x25
   19a80:	ldr	r0, [pc, #220]	; 19b64 <_ZdlPv@@Base+0x2d8>
   19a84:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a88:	vldr	d1, [pc, #120]	; 19b08 <_ZdlPv@@Base+0x27c>
   19a8c:	vldr	d0, [pc, #124]	; 19b10 <_ZdlPv@@Base+0x284>
   19a90:	mov	r1, #38	; 0x26
   19a94:	ldr	r0, [pc, #204]	; 19b68 <_ZdlPv@@Base+0x2dc>
   19a98:	bl	19944 <_ZdlPv@@Base+0xb8>
   19a9c:	vmov.f64	d0, d10
   19aa0:	vldr	d1, [pc, #112]	; 19b18 <_ZdlPv@@Base+0x28c>
   19aa4:	mov	r1, #39	; 0x27
   19aa8:	ldr	r0, [pc, #188]	; 19b6c <_ZdlPv@@Base+0x2e0>
   19aac:	bl	19944 <_ZdlPv@@Base+0xb8>
   19ab0:	vpop	{d8-d11}
   19ab4:	vldr	d1, [pc, #100]	; 19b20 <_ZdlPv@@Base+0x294>
   19ab8:	vldr	d0, [pc, #104]	; 19b28 <_ZdlPv@@Base+0x29c>
   19abc:	mov	r1, #40	; 0x28
   19ac0:	ldr	r0, [pc, #168]	; 19b70 <_ZdlPv@@Base+0x2e4>
   19ac4:	pop	{r4, lr}
   19ac8:	b	19944 <_ZdlPv@@Base+0xb8>
   19acc:	nop			; (mov r0, r0)
   19ad0:	andeq	r0, r0, r0
   19ad4:	eormi	r0, r1, r0
   19ad8:	andeq	r0, r0, r0
   19adc:	eormi	r0, r6, r0
   19ae0:	andeq	r0, r0, r0
   19ae4:	eorsmi	r0, r1, r0
   19ae8:	andeq	r0, r0, r0
   19aec:	andsmi	r0, lr, r0
   19af0:	andeq	r0, r0, r0
   19af4:	eormi	r0, ip, r0
   19af8:	andeq	r0, r0, r0
   19afc:	andsmi	r0, r6, r0
   19b00:	andeq	r0, r0, r0
   19b04:	eormi	r0, r4, r0
   19b08:	andeq	r0, r0, r0
   19b0c:	andsmi	r8, r0, r0
   19b10:	andeq	r0, r0, r0
   19b14:	eormi	r0, r3, r0
   19b18:	andeq	r0, r0, r0
   19b1c:	andmi	r0, pc, r0
   19b20:	bmi	fe56447c <stdout@@GLIBC_2.4+0xfe5325c0>
   19b24:	andsmi	r5, r1, r5, lsr #5
   19b28:	bmi	fe564484 <stdout@@GLIBC_2.4+0xfe5325c8>
   19b2c:	eormi	r5, r1, r5, lsr #5
   19b30:	strdeq	r5, [r3], -r8
   19b34:	andeq	r0, r0, r9, asr #6
   19b38:	andeq	r0, r0, r5, lsr #9
   19b3c:	andeq	r0, r0, r6, lsl #11
   19b40:	muleq	r0, r5, r3
   19b44:	andeq	r0, r0, r1, lsl r5
   19b48:	andeq	r0, r0, r3, lsl #6
   19b4c:	andeq	r0, r0, r2, asr #8
   19b50:			; <UNDEFINED> instruction: 0x0001fab8
   19b54:	andeq	pc, r1, r0, asr #21
   19b58:	andeq	pc, r1, r8, asr #21
   19b5c:	ldrdeq	pc, [r1], -r0
   19b60:	ldrdeq	pc, [r1], -r8
   19b64:	andeq	pc, r1, r4, ror #21
   19b68:	strdeq	pc, [r1], -r0
   19b6c:	strdeq	pc, [r1], -r8
   19b70:	andeq	pc, r1, r0, lsl #22
   19b74:	ldr	r3, [pc, #28]	; 19b98 <_ZdlPv@@Base+0x30c>
   19b78:	push	{r4, lr}
   19b7c:	mov	r4, r0
   19b80:	ldr	r3, [r3, #984]	; 0x3d8
   19b84:	cmp	r3, #0
   19b88:	bne	19b90 <_ZdlPv@@Base+0x304>
   19b8c:	bl	1999c <_ZdlPv@@Base+0x110>
   19b90:	mov	r0, r4
   19b94:	pop	{r4, pc}
   19b98:	strdeq	r5, [r3], -r8
   19b9c:	push	{r4, lr}
   19ba0:	subs	r4, r0, #0
   19ba4:	beq	19bd0 <_ZdlPv@@Base+0x344>
   19ba8:	sub	r2, r4, #1
   19bac:	mov	r0, #0
   19bb0:	ldrb	r3, [r2, #1]!
   19bb4:	cmp	r3, #0
   19bb8:	popeq	{r4, pc}
   19bbc:	add	r0, r3, r0, lsl #4
   19bc0:	ands	r1, r0, #-268435456	; 0xf0000000
   19bc4:	bic	r3, r0, #-268435456	; 0xf0000000
   19bc8:	eorne	r0, r3, r1, lsr #24
   19bcc:	b	19bb0 <_ZdlPv@@Base+0x324>
   19bd0:	ldr	r1, [pc, #8]	; 19be0 <_ZdlPv@@Base+0x354>
   19bd4:	mov	r0, #27
   19bd8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   19bdc:	b	19ba8 <_ZdlPv@@Base+0x31c>
   19be0:	andeq	pc, r1, ip, asr fp	; <UNPREDICTABLE>
   19be4:	cmp	r0, #100	; 0x64
   19be8:	bls	19c38 <_ZdlPv@@Base+0x3ac>
   19bec:	push	{r4, r5, r6, r7, r8, lr}
   19bf0:	mov	r5, r0
   19bf4:	ldr	r0, [pc, #68]	; 19c40 <_ZdlPv@@Base+0x3b4>
   19bf8:	ldr	r4, [pc, #68]	; 19c44 <_ZdlPv@@Base+0x3b8>
   19bfc:	cmp	r5, r0
   19c00:	ldr	r7, [pc, #64]	; 19c48 <_ZdlPv@@Base+0x3bc>
   19c04:	ldr	r6, [pc, #64]	; 19c4c <_ZdlPv@@Base+0x3c0>
   19c08:	popcc	{r4, r5, r6, r7, r8, pc}
   19c0c:	cmp	r0, #0
   19c10:	bne	19c28 <_ZdlPv@@Base+0x39c>
   19c14:	ldr	r2, [pc, #44]	; 19c48 <_ZdlPv@@Base+0x3bc>
   19c18:	mov	r3, r7
   19c1c:	mov	r1, r2
   19c20:	mov	r0, r6
   19c24:	bl	14620 <__printf_chk@plt+0x3340>
   19c28:	ldr	r0, [r4], #4
   19c2c:	cmp	r5, r0
   19c30:	bcs	19c0c <_ZdlPv@@Base+0x380>
   19c34:	pop	{r4, r5, r6, r7, r8, pc}
   19c38:	mov	r0, #101	; 0x65
   19c3c:	bx	lr
   19c40:	strdeq	r0, [r0], -r7
   19c44:	andeq	pc, r1, ip, lsl #22
   19c48:	andeq	r4, r3, r0, lsl #22
   19c4c:	andeq	pc, r1, r0, lsl #23
   19c50:	subs	r3, r0, #0
   19c54:	beq	19c88 <_ZdlPv@@Base+0x3fc>
   19c58:	push	{r4, lr}
   19c5c:	mov	r1, #47	; 0x2f
   19c60:	mov	r4, r3
   19c64:	bl	11274 <strrchr@plt>
   19c68:	subs	r3, r0, #0
   19c6c:	beq	19c80 <_ZdlPv@@Base+0x3f4>
   19c70:	mov	r2, #0
   19c74:	mov	r0, r4
   19c78:	strb	r2, [r3]
   19c7c:	pop	{r4, pc}
   19c80:	ldr	r0, [pc, #8]	; 19c90 <_ZdlPv@@Base+0x404>
   19c84:	pop	{r4, pc}
   19c88:	mov	r0, r3
   19c8c:	bx	lr
   19c90:	muleq	r1, r4, fp
   19c94:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19c98:	subs	r8, r0, #0
   19c9c:	beq	19d94 <_ZdlPv@@Base+0x508>
   19ca0:	ldrb	r3, [r8]
   19ca4:	cmp	r3, #0
   19ca8:	beq	19d94 <_ZdlPv@@Base+0x508>
   19cac:	mov	r4, r1
   19cb0:	mov	r1, #0
   19cb4:	bl	1110c <access@plt>
   19cb8:	cmp	r0, #0
   19cbc:	beq	19da0 <_ZdlPv@@Base+0x514>
   19cc0:	mov	r0, r8
   19cc4:	bl	111c0 <strlen@plt>
   19cc8:	ldr	sl, [pc, #232]	; 19db8 <_ZdlPv@@Base+0x52c>
   19ccc:	add	r9, r0, #1
   19cd0:	b	19d44 <_ZdlPv@@Base+0x4b8>
   19cd4:	cmp	r4, r5
   19cd8:	mov	r0, sl
   19cdc:	sub	r6, r5, r4
   19ce0:	bcs	19cf4 <_ZdlPv@@Base+0x468>
   19ce4:	ldrb	r1, [r5, #-1]
   19ce8:	bl	112c8 <strchr@plt>
   19cec:	cmp	r0, #0
   19cf0:	beq	19d68 <_ZdlPv@@Base+0x4dc>
   19cf4:	add	r0, r9, r6
   19cf8:	bl	11088 <_Znaj@plt>
   19cfc:	mov	r2, r6
   19d00:	mov	r1, r4
   19d04:	mov	r7, r0
   19d08:	bl	1119c <memcpy@plt>
   19d0c:	mov	r1, r8
   19d10:	add	r0, r7, r6
   19d14:	bl	110d0 <strcpy@plt>
   19d18:	mov	r1, #0
   19d1c:	mov	r0, r7
   19d20:	bl	1110c <access@plt>
   19d24:	add	r4, r5, #1
   19d28:	cmp	r0, #0
   19d2c:	mov	r0, r7
   19d30:	beq	19d98 <_ZdlPv@@Base+0x50c>
   19d34:	bl	1113c <_ZdaPv@plt>
   19d38:	ldrb	r3, [r5]
   19d3c:	cmp	r3, #0
   19d40:	beq	19d94 <_ZdlPv@@Base+0x508>
   19d44:	mov	r1, #58	; 0x3a
   19d48:	mov	r0, r4
   19d4c:	bl	112c8 <strchr@plt>
   19d50:	subs	r5, r0, #0
   19d54:	bne	19cd4 <_ZdlPv@@Base+0x448>
   19d58:	mov	r0, r4
   19d5c:	bl	111c0 <strlen@plt>
   19d60:	add	r5, r4, r0
   19d64:	b	19cd4 <_ZdlPv@@Base+0x448>
   19d68:	add	fp, r6, #1
   19d6c:	add	r0, fp, r9
   19d70:	bl	11088 <_Znaj@plt>
   19d74:	mov	r2, r6
   19d78:	mov	r1, r4
   19d7c:	mov	r7, r0
   19d80:	bl	1119c <memcpy@plt>
   19d84:	mov	r3, #47	; 0x2f
   19d88:	strb	r3, [r7, r6]
   19d8c:	mov	r6, fp
   19d90:	b	19d0c <_ZdlPv@@Base+0x480>
   19d94:	mov	r7, #0
   19d98:	mov	r0, r7
   19d9c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19da0:	bl	1b2e0 <_ZdlPv@@Base+0x1a54>
   19da4:	bl	11088 <_Znaj@plt>
   19da8:	mov	r1, r0
   19dac:	mov	r0, r8
   19db0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19db4:	b	11064 <realpath@plt>
   19db8:	andeq	lr, r1, r8, lsl #15
   19dbc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19dc0:	mov	r6, r0
   19dc4:	mov	r0, r1
   19dc8:	mov	r7, r2
   19dcc:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   19dd0:	ldr	r1, [pc, #152]	; 19e70 <_ZdlPv@@Base+0x5e4>
   19dd4:	mov	r9, r0
   19dd8:	bl	11070 <strtok@plt>
   19ddc:	subs	r5, r0, #0
   19de0:	beq	19e68 <_ZdlPv@@Base+0x5dc>
   19de4:	ldr	r8, [pc, #132]	; 19e70 <_ZdlPv@@Base+0x5e4>
   19de8:	b	19df8 <_ZdlPv@@Base+0x56c>
   19dec:	bl	11070 <strtok@plt>
   19df0:	subs	r5, r0, #0
   19df4:	beq	19e68 <_ZdlPv@@Base+0x5dc>
   19df8:	mov	r0, r6
   19dfc:	bl	111c0 <strlen@plt>
   19e00:	mov	r4, r0
   19e04:	mov	r0, r5
   19e08:	bl	111c0 <strlen@plt>
   19e0c:	add	r0, r4, r0
   19e10:	add	r0, r0, #1
   19e14:	bl	11088 <_Znaj@plt>
   19e18:	mov	r1, r6
   19e1c:	mov	sl, r0
   19e20:	bl	1104c <stpcpy@plt>
   19e24:	mov	r1, r5
   19e28:	bl	110d0 <strcpy@plt>
   19e2c:	mov	r1, r7
   19e30:	mov	r0, sl
   19e34:	bl	19c94 <_ZdlPv@@Base+0x408>
   19e38:	mov	r4, r0
   19e3c:	mov	r0, sl
   19e40:	bl	1113c <_ZdaPv@plt>
   19e44:	subs	r0, r4, #0
   19e48:	mov	r1, r8
   19e4c:	beq	19dec <_ZdlPv@@Base+0x560>
   19e50:	cmp	r9, #0
   19e54:	beq	19e60 <_ZdlPv@@Base+0x5d4>
   19e58:	mov	r0, r9
   19e5c:	bl	1113c <_ZdaPv@plt>
   19e60:	mov	r0, r4
   19e64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19e68:	mov	r4, #0
   19e6c:	b	19e50 <_ZdlPv@@Base+0x5c4>
   19e70:	andeq	lr, r1, r0, lsl #16
   19e74:	ldrb	r3, [r0]
   19e78:	cmp	r3, #0
   19e7c:	bxeq	lr
   19e80:	mov	r2, r0
   19e84:	mov	r1, #47	; 0x2f
   19e88:	cmp	r3, #92	; 0x5c
   19e8c:	strbeq	r1, [r2]
   19e90:	ldrb	r3, [r2, #1]!
   19e94:	cmp	r3, #0
   19e98:	bne	19e88 <_ZdlPv@@Base+0x5fc>
   19e9c:	bx	lr
   19ea0:	push	{r4, r5, r6, lr}
   19ea4:	bl	1b2e0 <_ZdlPv@@Base+0x1a54>
   19ea8:	bl	11088 <_Znaj@plt>
   19eac:	ldr	r4, [pc, #332]	; 1a000 <_ZdlPv@@Base+0x774>
   19eb0:	ldr	r5, [pc, #332]	; 1a004 <_ZdlPv@@Base+0x778>
   19eb4:	ldr	r6, [r5]
   19eb8:	str	r0, [r4]
   19ebc:	ldr	r0, [pc, #324]	; 1a008 <_ZdlPv@@Base+0x77c>
   19ec0:	bl	1128c <getenv@plt>
   19ec4:	mov	r1, r0
   19ec8:	mov	r0, r6
   19ecc:	bl	19c94 <_ZdlPv@@Base+0x408>
   19ed0:	cmp	r0, #0
   19ed4:	str	r0, [r4]
   19ed8:	beq	19f58 <_ZdlPv@@Base+0x6cc>
   19edc:	ldrb	r3, [r0]
   19ee0:	cmp	r3, #0
   19ee4:	beq	19fc0 <_ZdlPv@@Base+0x734>
   19ee8:	mov	r2, #47	; 0x2f
   19eec:	cmp	r3, #92	; 0x5c
   19ef0:	strbeq	r2, [r0]
   19ef4:	ldrb	r3, [r0, #1]!
   19ef8:	cmp	r3, #0
   19efc:	bne	19eec <_ZdlPv@@Base+0x660>
   19f00:	ldr	r5, [r4]
   19f04:	cmp	r5, #0
   19f08:	beq	19f44 <_ZdlPv@@Base+0x6b8>
   19f0c:	mov	r1, #47	; 0x2f
   19f10:	mov	r0, r5
   19f14:	bl	11274 <strrchr@plt>
   19f18:	cmp	r0, #0
   19f1c:	beq	19fb8 <_ZdlPv@@Base+0x72c>
   19f20:	mov	r6, #0
   19f24:	strb	r6, [r0]
   19f28:	mov	r1, #47	; 0x2f
   19f2c:	mov	r0, r5
   19f30:	str	r5, [r4]
   19f34:	bl	11274 <strrchr@plt>
   19f38:	cmp	r0, #0
   19f3c:	beq	19fb8 <_ZdlPv@@Base+0x72c>
   19f40:	strb	r6, [r0]
   19f44:	mov	r0, r5
   19f48:	str	r5, [r4]
   19f4c:	bl	111c0 <strlen@plt>
   19f50:	str	r0, [r4, #4]
   19f54:	pop	{r4, r5, r6, pc}
   19f58:	mov	r1, #46	; 0x2e
   19f5c:	ldr	r0, [r5]
   19f60:	bl	112c8 <strchr@plt>
   19f64:	cmp	r0, #0
   19f68:	popne	{r4, r5, r6, pc}
   19f6c:	ldr	r0, [pc, #152]	; 1a00c <_ZdlPv@@Base+0x780>
   19f70:	bl	1128c <getenv@plt>
   19f74:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   19f78:	subs	r6, r0, #0
   19f7c:	beq	19fc8 <_ZdlPv@@Base+0x73c>
   19f80:	ldr	r0, [pc, #128]	; 1a008 <_ZdlPv@@Base+0x77c>
   19f84:	ldr	r5, [r5]
   19f88:	bl	1128c <getenv@plt>
   19f8c:	mov	r1, r6
   19f90:	mov	r2, r0
   19f94:	mov	r0, r5
   19f98:	bl	19dbc <_ZdlPv@@Base+0x530>
   19f9c:	str	r0, [r4]
   19fa0:	mov	r0, r6
   19fa4:	bl	1113c <_ZdaPv@plt>
   19fa8:	ldr	r0, [r4]
   19fac:	cmp	r0, #0
   19fb0:	bne	19edc <_ZdlPv@@Base+0x650>
   19fb4:	pop	{r4, r5, r6, pc}
   19fb8:	ldr	r5, [pc, #80]	; 1a010 <_ZdlPv@@Base+0x784>
   19fbc:	b	19f44 <_ZdlPv@@Base+0x6b8>
   19fc0:	ldr	r5, [r4]
   19fc4:	b	19f0c <_ZdlPv@@Base+0x680>
   19fc8:	ldr	r0, [pc, #68]	; 1a014 <_ZdlPv@@Base+0x788>
   19fcc:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   19fd0:	ldr	r5, [r5]
   19fd4:	mov	r6, r0
   19fd8:	ldr	r0, [pc, #40]	; 1a008 <_ZdlPv@@Base+0x77c>
   19fdc:	bl	1128c <getenv@plt>
   19fe0:	mov	r1, r6
   19fe4:	mov	r2, r0
   19fe8:	mov	r0, r5
   19fec:	bl	19dbc <_ZdlPv@@Base+0x530>
   19ff0:	cmp	r6, #0
   19ff4:	str	r0, [r4]
   19ff8:	beq	19fac <_ZdlPv@@Base+0x720>
   19ffc:	b	19fa0 <_ZdlPv@@Base+0x714>
   1a000:	ldrdeq	r5, [r3], -r8
   1a004:	ldrdeq	r5, [r3], -r4
   1a008:	andeq	sp, r1, r0, lsl #24
   1a00c:	muleq	r1, r8, fp
   1a010:	muleq	r1, r4, fp
   1a014:	strdeq	sp, [r1], -r8
   1a018:	push	{r4, r5, r6, lr}
   1a01c:	mov	r4, r0
   1a020:	ldr	r5, [pc, #108]	; 1a094 <_ZdlPv@@Base+0x808>
   1a024:	ldr	r3, [r5]
   1a028:	cmp	r3, #0
   1a02c:	beq	1a08c <_ZdlPv@@Base+0x800>
   1a030:	mov	r2, #4
   1a034:	mov	r1, r4
   1a038:	ldr	r0, [pc, #88]	; 1a098 <_ZdlPv@@Base+0x80c>
   1a03c:	bl	11010 <strncmp@plt>
   1a040:	cmp	r0, #0
   1a044:	beq	1a054 <_ZdlPv@@Base+0x7c8>
   1a048:	mov	r0, r4
   1a04c:	pop	{r4, r5, r6, lr}
   1a050:	b	1b1a0 <_ZdlPv@@Base+0x1914>
   1a054:	add	r4, r4, #4
   1a058:	mov	r0, r4
   1a05c:	bl	111c0 <strlen@plt>
   1a060:	ldr	r3, [r5, #4]
   1a064:	add	r3, r3, #1
   1a068:	add	r0, r3, r0
   1a06c:	bl	11088 <_Znaj@plt>
   1a070:	ldr	r1, [r5]
   1a074:	mov	r6, r0
   1a078:	bl	1104c <stpcpy@plt>
   1a07c:	mov	r1, r4
   1a080:	bl	110d0 <strcpy@plt>
   1a084:	mov	r0, r6
   1a088:	pop	{r4, r5, r6, pc}
   1a08c:	bl	19ea0 <_ZdlPv@@Base+0x614>
   1a090:	b	1a030 <_ZdlPv@@Base+0x7a4>
   1a094:	ldrdeq	r5, [r3], -r8
   1a098:	andeq	pc, r1, r0, lsr #23
   1a09c:	push	{r4, lr}
   1a0a0:	mov	r1, #0
   1a0a4:	mov	r4, r0
   1a0a8:	bl	1110c <access@plt>
   1a0ac:	cmp	r0, #0
   1a0b0:	mov	r0, r4
   1a0b4:	beq	1a0c0 <_ZdlPv@@Base+0x834>
   1a0b8:	pop	{r4, lr}
   1a0bc:	b	1a018 <_ZdlPv@@Base+0x78c>
   1a0c0:	pop	{r4, lr}
   1a0c4:	b	1b1a0 <_ZdlPv@@Base+0x1914>
   1a0c8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0cc:	subs	r4, r3, #0
   1a0d0:	mov	r7, r0
   1a0d4:	mov	r5, r1
   1a0d8:	mov	r6, r2
   1a0dc:	ldr	r9, [sp, #40]	; 0x28
   1a0e0:	bne	1a264 <_ZdlPv@@Base+0x9d8>
   1a0e4:	cmp	r5, #0
   1a0e8:	beq	1a118 <_ZdlPv@@Base+0x88c>
   1a0ec:	mov	r0, r5
   1a0f0:	bl	1128c <getenv@plt>
   1a0f4:	subs	r8, r0, #0
   1a0f8:	beq	1a118 <_ZdlPv@@Base+0x88c>
   1a0fc:	ldrb	r3, [r8]
   1a100:	cmp	r3, #0
   1a104:	moveq	sl, #1
   1a108:	beq	1a120 <_ZdlPv@@Base+0x894>
   1a10c:	bl	111c0 <strlen@plt>
   1a110:	add	sl, r0, #2
   1a114:	b	1a120 <_ZdlPv@@Base+0x894>
   1a118:	mov	sl, #1
   1a11c:	mov	r8, #0
   1a120:	cmp	r9, #0
   1a124:	movne	fp, #2
   1a128:	moveq	fp, #0
   1a12c:	cmp	r4, #0
   1a130:	moveq	r5, r4
   1a134:	beq	1a144 <_ZdlPv@@Base+0x8b8>
   1a138:	ldrb	r5, [r4]
   1a13c:	cmp	r5, #0
   1a140:	bne	1a1e0 <_ZdlPv@@Base+0x954>
   1a144:	cmp	r6, #0
   1a148:	add	sl, sl, fp
   1a14c:	moveq	r0, r6
   1a150:	beq	1a160 <_ZdlPv@@Base+0x8d4>
   1a154:	ldrb	r0, [r6]
   1a158:	cmp	r0, #0
   1a15c:	bne	1a1d4 <_ZdlPv@@Base+0x948>
   1a160:	add	r5, r5, sl
   1a164:	add	r0, r5, r0
   1a168:	bl	11088 <_Znaj@plt>
   1a16c:	mov	r3, #0
   1a170:	cmp	r8, #0
   1a174:	mov	r5, r0
   1a178:	str	r0, [r7]
   1a17c:	strb	r3, [r0]
   1a180:	beq	1a190 <_ZdlPv@@Base+0x904>
   1a184:	ldrb	r3, [r8]
   1a188:	cmp	r3, #0
   1a18c:	bne	1a224 <_ZdlPv@@Base+0x998>
   1a190:	cmp	r9, #0
   1a194:	bne	1a240 <_ZdlPv@@Base+0x9b4>
   1a198:	cmp	r4, #0
   1a19c:	beq	1a1ac <_ZdlPv@@Base+0x920>
   1a1a0:	ldrb	r3, [r4]
   1a1a4:	cmp	r3, #0
   1a1a8:	bne	1a200 <_ZdlPv@@Base+0x974>
   1a1ac:	cmp	r6, #0
   1a1b0:	beq	1a1c0 <_ZdlPv@@Base+0x934>
   1a1b4:	ldrb	r3, [r6]
   1a1b8:	cmp	r3, #0
   1a1bc:	bne	1a1f0 <_ZdlPv@@Base+0x964>
   1a1c0:	mov	r0, r5
   1a1c4:	bl	111c0 <strlen@plt>
   1a1c8:	str	r0, [r7, #4]
   1a1cc:	mov	r0, r7
   1a1d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a1d4:	mov	r0, r6
   1a1d8:	bl	111c0 <strlen@plt>
   1a1dc:	b	1a160 <_ZdlPv@@Base+0x8d4>
   1a1e0:	mov	r0, r4
   1a1e4:	bl	111c0 <strlen@plt>
   1a1e8:	add	r5, r0, #1
   1a1ec:	b	1a144 <_ZdlPv@@Base+0x8b8>
   1a1f0:	mov	r1, r6
   1a1f4:	mov	r0, r5
   1a1f8:	bl	110dc <strcat@plt>
   1a1fc:	b	1a1c0 <_ZdlPv@@Base+0x934>
   1a200:	mov	r0, r5
   1a204:	bl	111c0 <strlen@plt>
   1a208:	mov	r1, r4
   1a20c:	add	r0, r5, r0
   1a210:	bl	1104c <stpcpy@plt>
   1a214:	ldr	r3, [pc, #88]	; 1a274 <_ZdlPv@@Base+0x9e8>
   1a218:	ldrh	r3, [r3]
   1a21c:	strh	r3, [r0]
   1a220:	b	1a1ac <_ZdlPv@@Base+0x920>
   1a224:	mov	r1, r8
   1a228:	bl	1104c <stpcpy@plt>
   1a22c:	ldr	r3, [pc, #64]	; 1a274 <_ZdlPv@@Base+0x9e8>
   1a230:	cmp	r9, #0
   1a234:	ldrh	r3, [r3]
   1a238:	strh	r3, [r0]
   1a23c:	beq	1a198 <_ZdlPv@@Base+0x90c>
   1a240:	mov	r0, r5
   1a244:	bl	111c0 <strlen@plt>
   1a248:	ldr	r3, [pc, #36]	; 1a274 <_ZdlPv@@Base+0x9e8>
   1a24c:	mov	r2, #46	; 0x2e
   1a250:	ldrh	r3, [r3]
   1a254:	strb	r2, [r5, r0]
   1a258:	add	r0, r0, #1
   1a25c:	strh	r3, [r5, r0]
   1a260:	b	1a198 <_ZdlPv@@Base+0x90c>
   1a264:	ldr	r0, [pc, #12]	; 1a278 <_ZdlPv@@Base+0x9ec>
   1a268:	bl	1128c <getenv@plt>
   1a26c:	mov	r4, r0
   1a270:	b	1a0e4 <_ZdlPv@@Base+0x858>
   1a274:	andeq	lr, r1, r0, lsl #16
   1a278:	andeq	pc, r1, r8, lsr #23
   1a27c:	push	{r4, lr}
   1a280:	mov	r4, r0
   1a284:	ldr	r0, [r0]
   1a288:	cmp	r0, #0
   1a28c:	beq	1a294 <_ZdlPv@@Base+0xa08>
   1a290:	bl	1113c <_ZdaPv@plt>
   1a294:	mov	r0, r4
   1a298:	pop	{r4, pc}
   1a29c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a2a0:	mov	r5, r0
   1a2a4:	ldr	r6, [r0]
   1a2a8:	mov	r9, r1
   1a2ac:	mov	r0, r6
   1a2b0:	bl	111c0 <strlen@plt>
   1a2b4:	mov	r4, r0
   1a2b8:	mov	r0, r9
   1a2bc:	bl	111c0 <strlen@plt>
   1a2c0:	mov	r7, r0
   1a2c4:	add	r0, r4, r0
   1a2c8:	add	r0, r0, #2
   1a2cc:	bl	11088 <_Znaj@plt>
   1a2d0:	ldr	r8, [r5, #4]
   1a2d4:	mov	r1, r6
   1a2d8:	sub	r4, r4, r8
   1a2dc:	mov	r2, r4
   1a2e0:	str	r0, [r5]
   1a2e4:	mov	sl, r0
   1a2e8:	bl	1119c <memcpy@plt>
   1a2ec:	cmp	r8, #0
   1a2f0:	add	r3, sl, r4
   1a2f4:	beq	1a344 <_ZdlPv@@Base+0xab8>
   1a2f8:	mov	r1, r9
   1a2fc:	mov	r2, r7
   1a300:	mov	r0, r3
   1a304:	bl	1119c <memcpy@plt>
   1a308:	mov	ip, #58	; 0x3a
   1a30c:	add	r1, r6, r4
   1a310:	mov	r3, r0
   1a314:	add	r2, r0, r7
   1a318:	add	r5, r2, #1
   1a31c:	mov	r0, r5
   1a320:	mov	r2, r8
   1a324:	strb	ip, [r3, r7]
   1a328:	bl	1119c <memcpy@plt>
   1a32c:	add	r2, r5, r8
   1a330:	mov	r3, #0
   1a334:	mov	r0, r6
   1a338:	strb	r3, [r2]
   1a33c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a340:	b	1113c <_ZdaPv@plt>
   1a344:	add	r3, r3, #1
   1a348:	mov	ip, #58	; 0x3a
   1a34c:	mov	r2, r7
   1a350:	mov	r1, r9
   1a354:	mov	r0, r3
   1a358:	strb	ip, [sl, r4]
   1a35c:	bl	1119c <memcpy@plt>
   1a360:	add	r2, r0, r7
   1a364:	b	1a330 <_ZdlPv@@Base+0xaa4>
   1a368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a36c:	sub	sp, sp, #12
   1a370:	subs	r8, r1, #0
   1a374:	mov	r4, r0
   1a378:	str	r2, [sp, #4]
   1a37c:	beq	1a4c8 <_ZdlPv@@Base+0xc3c>
   1a380:	ldrb	r3, [r8]
   1a384:	cmp	r3, #47	; 0x2f
   1a388:	beq	1a45c <_ZdlPv@@Base+0xbd0>
   1a38c:	ldr	r4, [r4]
   1a390:	ldrb	r3, [r4]
   1a394:	cmp	r3, #0
   1a398:	beq	1a45c <_ZdlPv@@Base+0xbd0>
   1a39c:	mov	r0, r8
   1a3a0:	bl	111c0 <strlen@plt>
   1a3a4:	ldr	fp, [pc, #340]	; 1a500 <_ZdlPv@@Base+0xc74>
   1a3a8:	ldr	sl, [pc, #340]	; 1a504 <_ZdlPv@@Base+0xc78>
   1a3ac:	add	r9, r0, #1
   1a3b0:	b	1a438 <_ZdlPv@@Base+0xbac>
   1a3b4:	cmp	r4, r5
   1a3b8:	mov	r0, fp
   1a3bc:	sub	r6, r5, r4
   1a3c0:	bcs	1a3d4 <_ZdlPv@@Base+0xb48>
   1a3c4:	ldrb	r1, [r5, #-1]
   1a3c8:	bl	112c8 <strchr@plt>
   1a3cc:	cmp	r0, #0
   1a3d0:	beq	1a494 <_ZdlPv@@Base+0xc08>
   1a3d4:	add	r0, r9, r6
   1a3d8:	bl	11088 <_Znaj@plt>
   1a3dc:	mov	r2, r6
   1a3e0:	mov	r1, r4
   1a3e4:	mov	r7, r0
   1a3e8:	bl	1119c <memcpy@plt>
   1a3ec:	mov	r1, r8
   1a3f0:	add	r0, r7, r6
   1a3f4:	bl	110d0 <strcpy@plt>
   1a3f8:	mov	r0, r7
   1a3fc:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1a400:	add	r4, r5, #1
   1a404:	mov	r6, r0
   1a408:	mov	r0, r7
   1a40c:	bl	1113c <_ZdaPv@plt>
   1a410:	mov	r1, sl
   1a414:	mov	r0, r6
   1a418:	bl	11250 <fopen64@plt>
   1a41c:	subs	r7, r0, #0
   1a420:	mov	r0, r6
   1a424:	bne	1a4e8 <_ZdlPv@@Base+0xc5c>
   1a428:	bl	11004 <free@plt>
   1a42c:	ldrb	r3, [r5]
   1a430:	cmp	r3, #0
   1a434:	beq	1a4d8 <_ZdlPv@@Base+0xc4c>
   1a438:	mov	r1, #58	; 0x3a
   1a43c:	mov	r0, r4
   1a440:	bl	112c8 <strchr@plt>
   1a444:	subs	r5, r0, #0
   1a448:	bne	1a3b4 <_ZdlPv@@Base+0xb28>
   1a44c:	mov	r0, r4
   1a450:	bl	111c0 <strlen@plt>
   1a454:	add	r5, r4, r0
   1a458:	b	1a3b4 <_ZdlPv@@Base+0xb28>
   1a45c:	ldr	r1, [pc, #160]	; 1a504 <_ZdlPv@@Base+0xc78>
   1a460:	mov	r0, r8
   1a464:	bl	11250 <fopen64@plt>
   1a468:	subs	r7, r0, #0
   1a46c:	beq	1a4d8 <_ZdlPv@@Base+0xc4c>
   1a470:	ldr	r4, [sp, #4]
   1a474:	cmp	r4, #0
   1a478:	beq	1a488 <_ZdlPv@@Base+0xbfc>
   1a47c:	mov	r0, r8
   1a480:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1a484:	str	r0, [r4]
   1a488:	mov	r0, r7
   1a48c:	add	sp, sp, #12
   1a490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a494:	add	r3, r6, #1
   1a498:	add	r0, r3, r9
   1a49c:	str	r3, [sp]
   1a4a0:	bl	11088 <_Znaj@plt>
   1a4a4:	mov	r2, r6
   1a4a8:	mov	r1, r4
   1a4ac:	mov	r7, r0
   1a4b0:	bl	1119c <memcpy@plt>
   1a4b4:	ldr	r3, [sp]
   1a4b8:	mov	r2, #47	; 0x2f
   1a4bc:	strb	r2, [r7, r6]
   1a4c0:	mov	r6, r3
   1a4c4:	b	1a3ec <_ZdlPv@@Base+0xb60>
   1a4c8:	ldr	r1, [pc, #56]	; 1a508 <_ZdlPv@@Base+0xc7c>
   1a4cc:	mov	r0, #97	; 0x61
   1a4d0:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1a4d4:	b	1a380 <_ZdlPv@@Base+0xaf4>
   1a4d8:	mov	r7, #0
   1a4dc:	mov	r0, r7
   1a4e0:	add	sp, sp, #12
   1a4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4e8:	ldr	r3, [sp, #4]
   1a4ec:	cmp	r3, #0
   1a4f0:	strne	r6, [r3]
   1a4f4:	bne	1a488 <_ZdlPv@@Base+0xbfc>
   1a4f8:	bl	11004 <free@plt>
   1a4fc:	b	1a488 <_ZdlPv@@Base+0xbfc>
   1a500:	andeq	lr, r1, r8, lsl #15
   1a504:	andeq	sp, r1, r0, lsr #17
   1a508:			; <UNDEFINED> instruction: 0x0001fbb0
   1a50c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a510:	cmp	r3, #0
   1a514:	ldr	r8, [pc, #496]	; 1a70c <_ZdlPv@@Base+0xe80>
   1a518:	movne	r8, r3
   1a51c:	mov	r9, r1
   1a520:	sub	sp, sp, #12
   1a524:	mov	r5, r0
   1a528:	mov	r1, #114	; 0x72
   1a52c:	mov	r0, r8
   1a530:	mov	sl, r2
   1a534:	bl	112c8 <strchr@plt>
   1a538:	cmp	r9, #0
   1a53c:	mov	r4, r0
   1a540:	beq	1a680 <_ZdlPv@@Base+0xdf4>
   1a544:	ldr	r1, [pc, #452]	; 1a710 <_ZdlPv@@Base+0xe84>
   1a548:	mov	r0, r9
   1a54c:	bl	11208 <strcmp@plt>
   1a550:	cmp	r0, #0
   1a554:	beq	1a680 <_ZdlPv@@Base+0xdf4>
   1a558:	cmp	r4, #0
   1a55c:	beq	1a64c <_ZdlPv@@Base+0xdc0>
   1a560:	ldrb	r3, [r9]
   1a564:	cmp	r3, #47	; 0x2f
   1a568:	beq	1a64c <_ZdlPv@@Base+0xdc0>
   1a56c:	ldr	r4, [r5]
   1a570:	ldrb	r3, [r4]
   1a574:	cmp	r3, #0
   1a578:	beq	1a64c <_ZdlPv@@Base+0xdc0>
   1a57c:	mov	r0, r9
   1a580:	bl	111c0 <strlen@plt>
   1a584:	str	sl, [sp, #4]
   1a588:	add	fp, r0, #1
   1a58c:	b	1a628 <_ZdlPv@@Base+0xd9c>
   1a590:	cmp	r4, r5
   1a594:	sub	r6, r5, r4
   1a598:	bcs	1a5b0 <_ZdlPv@@Base+0xd24>
   1a59c:	ldrb	r1, [r5, #-1]
   1a5a0:	ldr	r0, [pc, #364]	; 1a714 <_ZdlPv@@Base+0xe88>
   1a5a4:	bl	112c8 <strchr@plt>
   1a5a8:	cmp	r0, #0
   1a5ac:	beq	1a6bc <_ZdlPv@@Base+0xe30>
   1a5b0:	add	r0, fp, r6
   1a5b4:	bl	11088 <_Znaj@plt>
   1a5b8:	mov	r2, r6
   1a5bc:	mov	r1, r4
   1a5c0:	mov	r7, r0
   1a5c4:	bl	1119c <memcpy@plt>
   1a5c8:	mov	r1, r9
   1a5cc:	add	r0, r7, r6
   1a5d0:	bl	110d0 <strcpy@plt>
   1a5d4:	mov	r0, r7
   1a5d8:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1a5dc:	mov	r4, r0
   1a5e0:	mov	r0, r7
   1a5e4:	bl	1113c <_ZdaPv@plt>
   1a5e8:	mov	r1, r8
   1a5ec:	mov	r0, r4
   1a5f0:	bl	11250 <fopen64@plt>
   1a5f4:	subs	r6, r0, #0
   1a5f8:	bne	1a6f0 <_ZdlPv@@Base+0xe64>
   1a5fc:	bl	11214 <__errno_location@plt>
   1a600:	mov	r7, r0
   1a604:	mov	r0, r4
   1a608:	ldr	r4, [r7]
   1a60c:	bl	11004 <free@plt>
   1a610:	cmp	r4, #2
   1a614:	bne	1a6e8 <_ZdlPv@@Base+0xe5c>
   1a618:	ldrb	r3, [r5]
   1a61c:	cmp	r3, #0
   1a620:	beq	1a6e8 <_ZdlPv@@Base+0xe5c>
   1a624:	add	r4, r5, #1
   1a628:	mov	r1, #58	; 0x3a
   1a62c:	mov	r0, r4
   1a630:	bl	112c8 <strchr@plt>
   1a634:	subs	r5, r0, #0
   1a638:	bne	1a590 <_ZdlPv@@Base+0xd04>
   1a63c:	mov	r0, r4
   1a640:	bl	111c0 <strlen@plt>
   1a644:	add	r5, r4, r0
   1a648:	b	1a590 <_ZdlPv@@Base+0xd04>
   1a64c:	mov	r1, r8
   1a650:	mov	r0, r9
   1a654:	bl	11250 <fopen64@plt>
   1a658:	subs	r6, r0, #0
   1a65c:	beq	1a674 <_ZdlPv@@Base+0xde8>
   1a660:	cmp	sl, #0
   1a664:	beq	1a674 <_ZdlPv@@Base+0xde8>
   1a668:	mov	r0, r9
   1a66c:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1a670:	str	r0, [sl]
   1a674:	mov	r0, r6
   1a678:	add	sp, sp, #12
   1a67c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a680:	cmp	sl, #0
   1a684:	beq	1a6a0 <_ZdlPv@@Base+0xe14>
   1a688:	ldr	r3, [pc, #136]	; 1a718 <_ZdlPv@@Base+0xe8c>
   1a68c:	cmp	r4, #0
   1a690:	ldr	r0, [pc, #132]	; 1a71c <_ZdlPv@@Base+0xe90>
   1a694:	moveq	r0, r3
   1a698:	bl	1b1a0 <_ZdlPv@@Base+0x1914>
   1a69c:	str	r0, [sl]
   1a6a0:	cmp	r4, #0
   1a6a4:	ldrne	r3, [pc, #116]	; 1a720 <_ZdlPv@@Base+0xe94>
   1a6a8:	ldreq	r3, [pc, #116]	; 1a724 <_ZdlPv@@Base+0xe98>
   1a6ac:	ldr	r6, [r3]
   1a6b0:	mov	r0, r6
   1a6b4:	add	sp, sp, #12
   1a6b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6bc:	add	sl, r6, #1
   1a6c0:	add	r0, sl, fp
   1a6c4:	bl	11088 <_Znaj@plt>
   1a6c8:	mov	r2, r6
   1a6cc:	mov	r1, r4
   1a6d0:	mov	r7, r0
   1a6d4:	bl	1119c <memcpy@plt>
   1a6d8:	mov	r3, #47	; 0x2f
   1a6dc:	strb	r3, [r7, r6]
   1a6e0:	mov	r6, sl
   1a6e4:	b	1a5c8 <_ZdlPv@@Base+0xd3c>
   1a6e8:	str	r4, [r7]
   1a6ec:	b	1a674 <_ZdlPv@@Base+0xde8>
   1a6f0:	ldr	sl, [sp, #4]
   1a6f4:	cmp	sl, #0
   1a6f8:	strne	r4, [sl]
   1a6fc:	bne	1a674 <_ZdlPv@@Base+0xde8>
   1a700:	mov	r0, r4
   1a704:	bl	11004 <free@plt>
   1a708:	b	1a674 <_ZdlPv@@Base+0xde8>
   1a70c:	andeq	sp, r1, r0, lsr #17
   1a710:	andeq	sp, r1, r0, asr fp
   1a714:	andeq	lr, r1, r8, lsl #15
   1a718:	andeq	pc, r1, r0, ror #23
   1a71c:	ldrdeq	pc, [r1], -r8
   1a720:			; <UNDEFINED> instruction: 0x00031eb0
   1a724:			; <UNDEFINED> instruction: 0x00031ebc
   1a728:	cmp	r1, r2
   1a72c:	push	{r4, r5, r6, lr}
   1a730:	mov	r4, r0
   1a734:	bge	1a764 <_ZdlPv@@Base+0xed8>
   1a738:	cmp	r0, #0
   1a73c:	mov	r5, r3
   1a740:	mov	r4, r2
   1a744:	beq	1a74c <_ZdlPv@@Base+0xec0>
   1a748:	bl	1113c <_ZdaPv@plt>
   1a74c:	cmp	r4, #0
   1a750:	beq	1a76c <_ZdlPv@@Base+0xee0>
   1a754:	lsl	r0, r4, #1
   1a758:	str	r0, [r5]
   1a75c:	pop	{r4, r5, r6, lr}
   1a760:	b	11088 <_Znaj@plt>
   1a764:	str	r1, [r3]
   1a768:	pop	{r4, r5, r6, pc}
   1a76c:	str	r4, [r5]
   1a770:	mov	r0, r4
   1a774:	pop	{r4, r5, r6, pc}
   1a778:	cmp	r1, r3
   1a77c:	push	{r4, r5, r6, r7, r8, lr}
   1a780:	mov	r5, r0
   1a784:	bge	1a7ec <_ZdlPv@@Base+0xf60>
   1a788:	cmp	r3, #0
   1a78c:	mov	r6, r2
   1a790:	mov	r4, r3
   1a794:	beq	1a7c8 <_ZdlPv@@Base+0xf3c>
   1a798:	lsl	r0, r3, #1
   1a79c:	ldr	r3, [sp, #24]
   1a7a0:	str	r0, [r3]
   1a7a4:	bl	11088 <_Znaj@plt>
   1a7a8:	cmp	r6, #0
   1a7ac:	cmpne	r4, r6
   1a7b0:	mov	r7, r0
   1a7b4:	bgt	1a800 <_ZdlPv@@Base+0xf74>
   1a7b8:	cmp	r5, #0
   1a7bc:	bne	1a80c <_ZdlPv@@Base+0xf80>
   1a7c0:	mov	r0, r7
   1a7c4:	pop	{r4, r5, r6, r7, r8, pc}
   1a7c8:	cmp	r0, #0
   1a7cc:	beq	1a7d4 <_ZdlPv@@Base+0xf48>
   1a7d0:	bl	1113c <_ZdaPv@plt>
   1a7d4:	ldr	r3, [sp, #24]
   1a7d8:	mov	ip, #0
   1a7dc:	mov	r7, ip
   1a7e0:	str	ip, [r3]
   1a7e4:	mov	r0, r7
   1a7e8:	pop	{r4, r5, r6, r7, r8, pc}
   1a7ec:	ldr	r3, [sp, #24]
   1a7f0:	mov	r7, r0
   1a7f4:	mov	r0, r7
   1a7f8:	str	r1, [r3]
   1a7fc:	pop	{r4, r5, r6, r7, r8, pc}
   1a800:	mov	r2, r6
   1a804:	mov	r1, r5
   1a808:	bl	1119c <memcpy@plt>
   1a80c:	mov	r0, r5
   1a810:	bl	1113c <_ZdaPv@plt>
   1a814:	mov	r0, r7
   1a818:	pop	{r4, r5, r6, r7, r8, pc}
   1a81c:	mov	r2, #0
   1a820:	str	r2, [r0]
   1a824:	str	r2, [r0, #4]
   1a828:	str	r2, [r0, #8]
   1a82c:	bx	lr
   1a830:	push	{r4, r5, r6, lr}
   1a834:	subs	r5, r2, #0
   1a838:	mov	r4, r0
   1a83c:	str	r2, [r0, #4]
   1a840:	mov	r6, r1
   1a844:	blt	1a878 <_ZdlPv@@Base+0xfec>
   1a848:	streq	r5, [r0, #8]
   1a84c:	streq	r5, [r0]
   1a850:	beq	1a870 <_ZdlPv@@Base+0xfe4>
   1a854:	lsl	r0, r5, #1
   1a858:	str	r0, [r4, #8]
   1a85c:	bl	11088 <_Znaj@plt>
   1a860:	mov	r2, r5
   1a864:	mov	r1, r6
   1a868:	str	r0, [r4]
   1a86c:	bl	1119c <memcpy@plt>
   1a870:	mov	r0, r4
   1a874:	pop	{r4, r5, r6, pc}
   1a878:	ldr	r1, [pc, #8]	; 1a888 <_ZdlPv@@Base+0xffc>
   1a87c:	mov	r0, #87	; 0x57
   1a880:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1a884:	b	1a854 <_ZdlPv@@Base+0xfc8>
   1a888:	andeq	pc, r1, r8, ror #23
   1a88c:	push	{r4, r5, r6, lr}
   1a890:	subs	r5, r1, #0
   1a894:	mov	r4, r0
   1a898:	streq	r5, [r0, #4]
   1a89c:	streq	r5, [r0]
   1a8a0:	streq	r5, [r0, #8]
   1a8a4:	beq	1a8e8 <_ZdlPv@@Base+0x105c>
   1a8a8:	mov	r0, r5
   1a8ac:	bl	111c0 <strlen@plt>
   1a8b0:	cmp	r0, #0
   1a8b4:	str	r0, [r4, #4]
   1a8b8:	streq	r0, [r4, #8]
   1a8bc:	streq	r0, [r4]
   1a8c0:	beq	1a8e8 <_ZdlPv@@Base+0x105c>
   1a8c4:	lsl	r0, r0, #1
   1a8c8:	str	r0, [r4, #8]
   1a8cc:	bl	11088 <_Znaj@plt>
   1a8d0:	ldr	r2, [r4, #4]
   1a8d4:	cmp	r2, #0
   1a8d8:	str	r0, [r4]
   1a8dc:	beq	1a8e8 <_ZdlPv@@Base+0x105c>
   1a8e0:	mov	r1, r5
   1a8e4:	bl	1119c <memcpy@plt>
   1a8e8:	mov	r0, r4
   1a8ec:	pop	{r4, r5, r6, pc}
   1a8f0:	push	{r4, r5, r6, lr}
   1a8f4:	mov	r4, r0
   1a8f8:	mov	r3, #1
   1a8fc:	mov	r0, #2
   1a900:	str	r3, [r4, #4]
   1a904:	str	r0, [r4, #8]
   1a908:	mov	r5, r1
   1a90c:	bl	11088 <_Znaj@plt>
   1a910:	str	r0, [r4]
   1a914:	strb	r5, [r0]
   1a918:	mov	r0, r4
   1a91c:	pop	{r4, r5, r6, pc}
   1a920:	push	{r4, r5, r6, lr}
   1a924:	mov	r4, r0
   1a928:	ldr	r0, [r1, #4]
   1a92c:	cmp	r0, #0
   1a930:	str	r0, [r4, #4]
   1a934:	streq	r0, [r4, #8]
   1a938:	streq	r0, [r4]
   1a93c:	beq	1a960 <_ZdlPv@@Base+0x10d4>
   1a940:	lsl	r0, r0, #1
   1a944:	str	r0, [r4, #8]
   1a948:	mov	r5, r1
   1a94c:	bl	11088 <_Znaj@plt>
   1a950:	ldr	r2, [r4, #4]
   1a954:	cmp	r2, #0
   1a958:	str	r0, [r4]
   1a95c:	bne	1a968 <_ZdlPv@@Base+0x10dc>
   1a960:	mov	r0, r4
   1a964:	pop	{r4, r5, r6, pc}
   1a968:	ldr	r1, [r5]
   1a96c:	bl	1119c <memcpy@plt>
   1a970:	mov	r0, r4
   1a974:	pop	{r4, r5, r6, pc}
   1a978:	push	{r4, lr}
   1a97c:	mov	r4, r0
   1a980:	ldr	r0, [r0]
   1a984:	cmp	r0, #0
   1a988:	beq	1a990 <_ZdlPv@@Base+0x1104>
   1a98c:	bl	1113c <_ZdaPv@plt>
   1a990:	mov	r0, r4
   1a994:	pop	{r4, pc}
   1a998:	push	{r4, r5, r6, lr}
   1a99c:	add	r3, r0, #8
   1a9a0:	ldr	r2, [r1, #4]
   1a9a4:	mov	r4, r0
   1a9a8:	mov	r5, r1
   1a9ac:	ldr	r1, [r0, #8]
   1a9b0:	ldr	r0, [r0]
   1a9b4:	bl	1a728 <_ZdlPv@@Base+0xe9c>
   1a9b8:	ldr	r2, [r5, #4]
   1a9bc:	cmp	r2, #0
   1a9c0:	stm	r4, {r0, r2}
   1a9c4:	bne	1a9d0 <_ZdlPv@@Base+0x1144>
   1a9c8:	mov	r0, r4
   1a9cc:	pop	{r4, r5, r6, pc}
   1a9d0:	ldr	r1, [r5]
   1a9d4:	bl	1119c <memcpy@plt>
   1a9d8:	mov	r0, r4
   1a9dc:	pop	{r4, r5, r6, pc}
   1a9e0:	push	{r4, r5, r6, r7, r8, lr}
   1a9e4:	subs	r7, r1, #0
   1a9e8:	mov	r4, r0
   1a9ec:	ldr	r6, [r0]
   1a9f0:	beq	1aa28 <_ZdlPv@@Base+0x119c>
   1a9f4:	mov	r0, r7
   1a9f8:	bl	111c0 <strlen@plt>
   1a9fc:	add	r3, r4, #8
   1aa00:	ldr	r1, [r4, #8]
   1aa04:	mov	r5, r0
   1aa08:	mov	r2, r0
   1aa0c:	mov	r0, r6
   1aa10:	bl	1a728 <_ZdlPv@@Base+0xe9c>
   1aa14:	cmp	r5, #0
   1aa18:	stm	r4, {r0, r5}
   1aa1c:	bne	1aa50 <_ZdlPv@@Base+0x11c4>
   1aa20:	mov	r0, r4
   1aa24:	pop	{r4, r5, r6, r7, r8, pc}
   1aa28:	cmp	r6, #0
   1aa2c:	beq	1aa38 <_ZdlPv@@Base+0x11ac>
   1aa30:	mov	r0, r6
   1aa34:	bl	1113c <_ZdaPv@plt>
   1aa38:	mov	r3, #0
   1aa3c:	str	r3, [r4, #4]
   1aa40:	str	r3, [r4]
   1aa44:	str	r3, [r4, #8]
   1aa48:	mov	r0, r4
   1aa4c:	pop	{r4, r5, r6, r7, r8, pc}
   1aa50:	mov	r2, r5
   1aa54:	mov	r1, r7
   1aa58:	bl	1119c <memcpy@plt>
   1aa5c:	mov	r0, r4
   1aa60:	pop	{r4, r5, r6, r7, r8, pc}
   1aa64:	push	{r4, r5, r6, lr}
   1aa68:	add	r3, r0, #8
   1aa6c:	mov	r4, r0
   1aa70:	mov	r5, r1
   1aa74:	mov	r2, #1
   1aa78:	ldr	r1, [r0, #8]
   1aa7c:	ldr	r0, [r0]
   1aa80:	bl	1a728 <_ZdlPv@@Base+0xe9c>
   1aa84:	mov	r2, #1
   1aa88:	str	r2, [r4, #4]
   1aa8c:	mov	r3, r0
   1aa90:	str	r0, [r4]
   1aa94:	mov	r0, r4
   1aa98:	strb	r5, [r3]
   1aa9c:	pop	{r4, r5, r6, pc}
   1aaa0:	push	{r4, r5, r6, lr}
   1aaa4:	mov	r5, r0
   1aaa8:	ldr	r0, [r0]
   1aaac:	mov	r4, r1
   1aab0:	cmp	r0, #0
   1aab4:	beq	1aabc <_ZdlPv@@Base+0x1230>
   1aab8:	bl	1113c <_ZdaPv@plt>
   1aabc:	ldrd	r0, [r4]
   1aac0:	ldr	r2, [r4, #8]
   1aac4:	mov	r3, #0
   1aac8:	strd	r0, [r5]
   1aacc:	str	r2, [r5, #8]
   1aad0:	str	r3, [r4]
   1aad4:	str	r3, [r4, #4]
   1aad8:	str	r3, [r4, #8]
   1aadc:	pop	{r4, r5, r6, pc}
   1aae0:	mov	r1, r0
   1aae4:	push	{r4, lr}
   1aae8:	mov	r4, r0
   1aaec:	sub	sp, sp, #8
   1aaf0:	ldr	r2, [r0, #4]
   1aaf4:	ldr	r0, [r1], #8
   1aaf8:	add	r3, r2, #1
   1aafc:	str	r1, [sp]
   1ab00:	ldr	r1, [r4, #8]
   1ab04:	bl	1a778 <_ZdlPv@@Base+0xeec>
   1ab08:	str	r0, [r4]
   1ab0c:	add	sp, sp, #8
   1ab10:	pop	{r4, pc}
   1ab14:	push	{r4, r5, r6, r7, lr}
   1ab18:	subs	r5, r1, #0
   1ab1c:	sub	sp, sp, #12
   1ab20:	mov	r4, r0
   1ab24:	beq	1ab60 <_ZdlPv@@Base+0x12d4>
   1ab28:	mov	r0, r5
   1ab2c:	bl	111c0 <strlen@plt>
   1ab30:	ldr	r3, [r4, #4]
   1ab34:	ldr	r1, [r4, #8]
   1ab38:	add	r6, r0, r3
   1ab3c:	cmp	r1, r6
   1ab40:	mov	r7, r0
   1ab44:	ldr	r0, [r4]
   1ab48:	blt	1ab6c <_ZdlPv@@Base+0x12e0>
   1ab4c:	mov	r2, r7
   1ab50:	mov	r1, r5
   1ab54:	add	r0, r0, r3
   1ab58:	bl	1119c <memcpy@plt>
   1ab5c:	str	r6, [r4, #4]
   1ab60:	mov	r0, r4
   1ab64:	add	sp, sp, #12
   1ab68:	pop	{r4, r5, r6, r7, pc}
   1ab6c:	add	ip, r4, #8
   1ab70:	mov	r2, r3
   1ab74:	str	ip, [sp]
   1ab78:	mov	r3, r6
   1ab7c:	bl	1a778 <_ZdlPv@@Base+0xeec>
   1ab80:	ldr	r3, [r4, #4]
   1ab84:	str	r0, [r4]
   1ab88:	b	1ab4c <_ZdlPv@@Base+0x12c0>
   1ab8c:	ldr	r2, [r1, #4]
   1ab90:	push	{r4, r5, r6, lr}
   1ab94:	cmp	r2, #0
   1ab98:	sub	sp, sp, #8
   1ab9c:	mov	r4, r0
   1aba0:	beq	1abd0 <_ZdlPv@@Base+0x1344>
   1aba4:	ldr	r3, [r0, #4]
   1aba8:	mov	r5, r1
   1abac:	ldr	r1, [r0, #8]
   1abb0:	add	r6, r2, r3
   1abb4:	cmp	r1, r6
   1abb8:	ldr	r0, [r0]
   1abbc:	blt	1abdc <_ZdlPv@@Base+0x1350>
   1abc0:	ldr	r1, [r5]
   1abc4:	add	r0, r0, r3
   1abc8:	bl	1119c <memcpy@plt>
   1abcc:	str	r6, [r4, #4]
   1abd0:	mov	r0, r4
   1abd4:	add	sp, sp, #8
   1abd8:	pop	{r4, r5, r6, pc}
   1abdc:	add	ip, r4, #8
   1abe0:	mov	r2, r3
   1abe4:	str	ip, [sp]
   1abe8:	mov	r3, r6
   1abec:	bl	1a778 <_ZdlPv@@Base+0xeec>
   1abf0:	ldr	r3, [r4, #4]
   1abf4:	ldr	r2, [r5, #4]
   1abf8:	str	r0, [r4]
   1abfc:	add	r0, r0, r3
   1ac00:	ldr	r1, [r5]
   1ac04:	bl	1119c <memcpy@plt>
   1ac08:	str	r6, [r4, #4]
   1ac0c:	b	1abd0 <_ZdlPv@@Base+0x1344>
   1ac10:	push	{r4, r5, r6, r7, lr}
   1ac14:	subs	r5, r2, #0
   1ac18:	sub	sp, sp, #12
   1ac1c:	ble	1ac54 <_ZdlPv@@Base+0x13c8>
   1ac20:	ldr	r3, [r0, #4]
   1ac24:	mov	r7, r1
   1ac28:	ldr	r1, [r0, #8]
   1ac2c:	add	r6, r3, r5
   1ac30:	cmp	r1, r6
   1ac34:	mov	r4, r0
   1ac38:	ldr	r0, [r0]
   1ac3c:	blt	1ac5c <_ZdlPv@@Base+0x13d0>
   1ac40:	mov	r2, r5
   1ac44:	mov	r1, r7
   1ac48:	add	r0, r0, r3
   1ac4c:	bl	1119c <memcpy@plt>
   1ac50:	str	r6, [r4, #4]
   1ac54:	add	sp, sp, #12
   1ac58:	pop	{r4, r5, r6, r7, pc}
   1ac5c:	add	ip, r4, #8
   1ac60:	mov	r2, r3
   1ac64:	str	ip, [sp]
   1ac68:	mov	r3, r6
   1ac6c:	bl	1a778 <_ZdlPv@@Base+0xeec>
   1ac70:	ldr	r3, [r4, #4]
   1ac74:	str	r0, [r4]
   1ac78:	b	1ac40 <_ZdlPv@@Base+0x13b4>
   1ac7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ac80:	mov	r5, r2
   1ac84:	ldr	r6, [sp, #32]
   1ac88:	mov	r4, r0
   1ac8c:	cmp	r2, #0
   1ac90:	cmpge	r6, #0
   1ac94:	mov	r8, r1
   1ac98:	mov	r7, r3
   1ac9c:	blt	1acc0 <_ZdlPv@@Base+0x1434>
   1aca0:	add	r0, r5, r6
   1aca4:	cmp	r0, #0
   1aca8:	str	r0, [r4, #4]
   1acac:	bne	1acdc <_ZdlPv@@Base+0x1450>
   1acb0:	str	r0, [r4, #8]
   1acb4:	str	r0, [r4]
   1acb8:	mov	r0, r4
   1acbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1acc0:	mov	r0, #215	; 0xd7
   1acc4:	ldr	r1, [pc, #104]	; 1ad34 <_ZdlPv@@Base+0x14a8>
   1acc8:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1accc:	add	r0, r5, r6
   1acd0:	cmp	r0, #0
   1acd4:	str	r0, [r4, #4]
   1acd8:	beq	1acb0 <_ZdlPv@@Base+0x1424>
   1acdc:	lsl	r0, r0, #1
   1ace0:	str	r0, [r4, #8]
   1ace4:	bl	11088 <_Znaj@plt>
   1ace8:	cmp	r5, #0
   1acec:	mov	r9, r0
   1acf0:	str	r0, [r4]
   1acf4:	beq	1ad20 <_ZdlPv@@Base+0x1494>
   1acf8:	mov	r1, r8
   1acfc:	mov	r2, r5
   1ad00:	bl	1119c <memcpy@plt>
   1ad04:	cmp	r6, #0
   1ad08:	beq	1acb8 <_ZdlPv@@Base+0x142c>
   1ad0c:	mov	r2, r6
   1ad10:	mov	r1, r7
   1ad14:	add	r0, r9, r5
   1ad18:	bl	1119c <memcpy@plt>
   1ad1c:	b	1acb8 <_ZdlPv@@Base+0x142c>
   1ad20:	mov	r2, r6
   1ad24:	mov	r1, r7
   1ad28:	bl	1119c <memcpy@plt>
   1ad2c:	mov	r0, r4
   1ad30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ad34:	andeq	pc, r1, r8, ror #23
   1ad38:	ldr	r2, [r0, #4]
   1ad3c:	mov	r3, r0
   1ad40:	ldr	r0, [r1, #4]
   1ad44:	push	{r4, lr}
   1ad48:	cmp	r2, r0
   1ad4c:	bgt	1ad7c <_ZdlPv@@Base+0x14f0>
   1ad50:	cmp	r2, #0
   1ad54:	bne	1ad60 <_ZdlPv@@Base+0x14d4>
   1ad58:	mov	r0, #1
   1ad5c:	pop	{r4, pc}
   1ad60:	ldr	r1, [r1]
   1ad64:	ldr	r0, [r3]
   1ad68:	bl	1125c <memcmp@plt>
   1ad6c:	cmp	r0, #0
   1ad70:	movgt	r0, #0
   1ad74:	movle	r0, #1
   1ad78:	pop	{r4, pc}
   1ad7c:	cmp	r0, #0
   1ad80:	popeq	{r4, pc}
   1ad84:	mov	r2, r0
   1ad88:	ldr	r1, [r1]
   1ad8c:	ldr	r0, [r3]
   1ad90:	bl	1125c <memcmp@plt>
   1ad94:	lsr	r0, r0, #31
   1ad98:	pop	{r4, pc}
   1ad9c:	ldr	r2, [r0, #4]
   1ada0:	mov	r3, r0
   1ada4:	ldr	r0, [r1, #4]
   1ada8:	push	{r4, lr}
   1adac:	cmp	r2, r0
   1adb0:	bge	1ade0 <_ZdlPv@@Base+0x1554>
   1adb4:	cmp	r2, #0
   1adb8:	bne	1adc4 <_ZdlPv@@Base+0x1538>
   1adbc:	mov	r0, #1
   1adc0:	pop	{r4, pc}
   1adc4:	ldr	r1, [r1]
   1adc8:	ldr	r0, [r3]
   1adcc:	bl	1125c <memcmp@plt>
   1add0:	cmp	r0, #0
   1add4:	movgt	r0, #0
   1add8:	movle	r0, #1
   1addc:	pop	{r4, pc}
   1ade0:	cmp	r0, #0
   1ade4:	popeq	{r4, pc}
   1ade8:	mov	r2, r0
   1adec:	ldr	r1, [r1]
   1adf0:	ldr	r0, [r3]
   1adf4:	bl	1125c <memcmp@plt>
   1adf8:	lsr	r0, r0, #31
   1adfc:	pop	{r4, pc}
   1ae00:	mov	r3, r0
   1ae04:	ldr	r2, [r1, #4]
   1ae08:	ldr	r0, [r0, #4]
   1ae0c:	push	{r4, lr}
   1ae10:	cmp	r0, r2
   1ae14:	blt	1ae40 <_ZdlPv@@Base+0x15b4>
   1ae18:	cmp	r2, #0
   1ae1c:	bne	1ae28 <_ZdlPv@@Base+0x159c>
   1ae20:	mov	r0, #1
   1ae24:	pop	{r4, pc}
   1ae28:	ldr	r1, [r1]
   1ae2c:	ldr	r0, [r3]
   1ae30:	bl	1125c <memcmp@plt>
   1ae34:	mvn	r0, r0
   1ae38:	lsr	r0, r0, #31
   1ae3c:	pop	{r4, pc}
   1ae40:	cmp	r0, #0
   1ae44:	popeq	{r4, pc}
   1ae48:	mov	r2, r0
   1ae4c:	ldr	r1, [r1]
   1ae50:	ldr	r0, [r3]
   1ae54:	bl	1125c <memcmp@plt>
   1ae58:	cmp	r0, #0
   1ae5c:	movle	r0, #0
   1ae60:	movgt	r0, #1
   1ae64:	pop	{r4, pc}
   1ae68:	mov	r3, r0
   1ae6c:	ldr	r2, [r1, #4]
   1ae70:	ldr	r0, [r0, #4]
   1ae74:	push	{r4, lr}
   1ae78:	cmp	r0, r2
   1ae7c:	ble	1aea8 <_ZdlPv@@Base+0x161c>
   1ae80:	cmp	r2, #0
   1ae84:	bne	1ae90 <_ZdlPv@@Base+0x1604>
   1ae88:	mov	r0, #1
   1ae8c:	pop	{r4, pc}
   1ae90:	ldr	r1, [r1]
   1ae94:	ldr	r0, [r3]
   1ae98:	bl	1125c <memcmp@plt>
   1ae9c:	mvn	r0, r0
   1aea0:	lsr	r0, r0, #31
   1aea4:	pop	{r4, pc}
   1aea8:	cmp	r0, #0
   1aeac:	popeq	{r4, pc}
   1aeb0:	mov	r2, r0
   1aeb4:	ldr	r1, [r1]
   1aeb8:	ldr	r0, [r3]
   1aebc:	bl	1125c <memcmp@plt>
   1aec0:	cmp	r0, #0
   1aec4:	movle	r0, #0
   1aec8:	movgt	r0, #1
   1aecc:	pop	{r4, pc}
   1aed0:	push	{r4, r5, lr}
   1aed4:	subs	r5, r1, #0
   1aed8:	sub	sp, sp, #12
   1aedc:	mov	r4, r0
   1aee0:	blt	1aefc <_ZdlPv@@Base+0x1670>
   1aee4:	ldr	r1, [r4, #8]
   1aee8:	cmp	r1, r5
   1aeec:	blt	1af14 <_ZdlPv@@Base+0x1688>
   1aef0:	str	r5, [r4, #4]
   1aef4:	add	sp, sp, #12
   1aef8:	pop	{r4, r5, pc}
   1aefc:	ldr	r1, [pc, #56]	; 1af3c <_ZdlPv@@Base+0x16b0>
   1af00:	ldr	r0, [pc, #56]	; 1af40 <_ZdlPv@@Base+0x16b4>
   1af04:	bl	13db0 <__printf_chk@plt+0x2ad0>
   1af08:	ldr	r1, [r4, #8]
   1af0c:	cmp	r1, r5
   1af10:	bge	1aef0 <_ZdlPv@@Base+0x1664>
   1af14:	mov	r2, r4
   1af18:	mov	r3, r5
   1af1c:	ldr	r0, [r2], #8
   1af20:	str	r2, [sp]
   1af24:	ldr	r2, [r4, #4]
   1af28:	bl	1a778 <_ZdlPv@@Base+0xeec>
   1af2c:	str	r5, [r4, #4]
   1af30:	str	r0, [r4]
   1af34:	add	sp, sp, #12
   1af38:	pop	{r4, r5, pc}
   1af3c:	andeq	pc, r1, r8, ror #23
   1af40:	andeq	r0, r0, r7, lsl #2
   1af44:	mov	r3, #0
   1af48:	str	r3, [r0, #4]
   1af4c:	bx	lr
   1af50:	push	{r4, lr}
   1af54:	ldr	r4, [r0]
   1af58:	cmp	r4, #0
   1af5c:	beq	1af7c <_ZdlPv@@Base+0x16f0>
   1af60:	ldr	r2, [r0, #4]
   1af64:	mov	r0, r4
   1af68:	bl	1122c <memchr@plt>
   1af6c:	cmp	r0, #0
   1af70:	beq	1af7c <_ZdlPv@@Base+0x16f0>
   1af74:	sub	r0, r0, r4
   1af78:	pop	{r4, pc}
   1af7c:	mvn	r0, #0
   1af80:	pop	{r4, pc}
   1af84:	push	{r4, r5, r6, lr}
   1af88:	ldrd	r4, [r0]
   1af8c:	cmp	r5, #0
   1af90:	add	r0, r5, #1
   1af94:	ble	1aff4 <_ZdlPv@@Base+0x1768>
   1af98:	add	r5, r4, r5
   1af9c:	sub	r4, r4, #1
   1afa0:	sub	r5, r5, #1
   1afa4:	mov	r3, r4
   1afa8:	mov	r1, #0
   1afac:	ldrb	r2, [r3, #1]!
   1afb0:	cmp	r2, #0
   1afb4:	addeq	r1, r1, #1
   1afb8:	cmp	r3, r5
   1afbc:	bne	1afac <_ZdlPv@@Base+0x1720>
   1afc0:	sub	r0, r0, r1
   1afc4:	bl	111b4 <malloc@plt>
   1afc8:	mov	r1, r0
   1afcc:	ldrb	r2, [r4, #1]!
   1afd0:	mov	r3, r1
   1afd4:	cmp	r2, #0
   1afd8:	strbne	r2, [r3], #1
   1afdc:	movne	r1, r3
   1afe0:	cmp	r4, r5
   1afe4:	bne	1afcc <_ZdlPv@@Base+0x1740>
   1afe8:	mov	r3, #0
   1afec:	strb	r3, [r1]
   1aff0:	pop	{r4, r5, r6, pc}
   1aff4:	bl	111b4 <malloc@plt>
   1aff8:	mov	r1, r0
   1affc:	b	1afe8 <_ZdlPv@@Base+0x175c>
   1b000:	push	{r4, r5, r6, lr}
   1b004:	ldr	r4, [r0, #4]
   1b008:	ldr	lr, [r0]
   1b00c:	subs	r6, r4, #1
   1b010:	popmi	{r4, r5, r6, pc}
   1b014:	ldrb	r3, [lr, r6]
   1b018:	mov	r5, r0
   1b01c:	cmp	r3, #32
   1b020:	bne	1b0f8 <_ZdlPv@@Base+0x186c>
   1b024:	add	r1, lr, r6
   1b028:	mov	r2, r6
   1b02c:	b	1b040 <_ZdlPv@@Base+0x17b4>
   1b030:	ldrb	ip, [r1, #-1]!
   1b034:	cmp	ip, #32
   1b038:	bne	1b06c <_ZdlPv@@Base+0x17e0>
   1b03c:	mov	r2, r3
   1b040:	subs	r3, r2, #1
   1b044:	bcs	1b030 <_ZdlPv@@Base+0x17a4>
   1b048:	cmp	lr, #0
   1b04c:	mov	r4, #0
   1b050:	str	r4, [r5, #4]
   1b054:	popeq	{r4, r5, r6, pc}
   1b058:	mov	r0, lr
   1b05c:	bl	1113c <_ZdaPv@plt>
   1b060:	str	r4, [r5]
   1b064:	str	r4, [r5, #8]
   1b068:	pop	{r4, r5, r6, pc}
   1b06c:	cmp	r3, #0
   1b070:	beq	1b114 <_ZdlPv@@Base+0x1888>
   1b074:	ldrb	r1, [lr]
   1b078:	cmp	r1, #32
   1b07c:	bne	1b0e4 <_ZdlPv@@Base+0x1858>
   1b080:	add	r3, lr, r3
   1b084:	add	r2, lr, #1
   1b088:	mov	r4, r2
   1b08c:	sub	ip, r3, r2
   1b090:	ldrb	r1, [r2], #1
   1b094:	cmp	r1, #32
   1b098:	beq	1b088 <_ZdlPv@@Base+0x17fc>
   1b09c:	cmp	r6, ip
   1b0a0:	popeq	{r4, r5, r6, pc}
   1b0a4:	cmp	ip, #0
   1b0a8:	blt	1b048 <_ZdlPv@@Base+0x17bc>
   1b0ac:	add	r3, ip, #1
   1b0b0:	str	r3, [r5, #4]
   1b0b4:	ldr	r0, [r5, #8]
   1b0b8:	bl	11088 <_Znaj@plt>
   1b0bc:	mov	r1, r4
   1b0c0:	ldr	r2, [r5, #4]
   1b0c4:	mov	r6, r0
   1b0c8:	bl	1119c <memcpy@plt>
   1b0cc:	ldr	r0, [r5]
   1b0d0:	cmp	r0, #0
   1b0d4:	beq	1b0dc <_ZdlPv@@Base+0x1850>
   1b0d8:	bl	1113c <_ZdaPv@plt>
   1b0dc:	str	r6, [r5]
   1b0e0:	pop	{r4, r5, r6, pc}
   1b0e4:	cmp	r4, r2
   1b0e8:	popeq	{r4, r5, r6, pc}
   1b0ec:	mov	r4, lr
   1b0f0:	mov	ip, r3
   1b0f4:	b	1b0ac <_ZdlPv@@Base+0x1820>
   1b0f8:	cmp	r6, #0
   1b0fc:	popeq	{r4, r5, r6, pc}
   1b100:	ldrb	r3, [lr]
   1b104:	cmp	r3, #32
   1b108:	popne	{r4, r5, r6, pc}
   1b10c:	mov	r3, r6
   1b110:	b	1b080 <_ZdlPv@@Base+0x17f4>
   1b114:	cmp	r6, #0
   1b118:	bne	1b0ec <_ZdlPv@@Base+0x1860>
   1b11c:	pop	{r4, r5, r6, pc}
   1b120:	push	{r4, r5, r6, lr}
   1b124:	ldrd	r4, [r0]
   1b128:	cmp	r5, #0
   1b12c:	pople	{r4, r5, r6, pc}
   1b130:	add	r5, r4, r5
   1b134:	mov	r6, r1
   1b138:	sub	r5, r5, #1
   1b13c:	sub	r4, r4, #1
   1b140:	ldrb	r0, [r4, #1]!
   1b144:	mov	r1, r6
   1b148:	bl	11118 <putc@plt>
   1b14c:	cmp	r4, r5
   1b150:	bne	1b140 <_ZdlPv@@Base+0x18b4>
   1b154:	pop	{r4, r5, r6, pc}
   1b158:	push	{r4, r5, lr}
   1b15c:	sub	sp, sp, #12
   1b160:	ldr	r5, [pc, #48]	; 1b198 <_ZdlPv@@Base+0x190c>
   1b164:	mov	r4, r0
   1b168:	str	r1, [sp]
   1b16c:	ldr	r3, [pc, #40]	; 1b19c <_ZdlPv@@Base+0x1910>
   1b170:	mov	r2, #12
   1b174:	mov	r0, r5
   1b178:	mov	r1, #1
   1b17c:	bl	11268 <__sprintf_chk@plt>
   1b180:	mov	r1, r5
   1b184:	mov	r0, r4
   1b188:	bl	1a88c <_ZdlPv@@Base+0x1000>
   1b18c:	mov	r0, r4
   1b190:	add	sp, sp, #12
   1b194:	pop	{r4, r5, pc}
   1b198:	andeq	r5, r3, r0, ror #15
   1b19c:	andeq	sp, r1, r4, asr #29
   1b1a0:	subs	r1, r0, #0
   1b1a4:	beq	1b1d0 <_ZdlPv@@Base+0x1944>
   1b1a8:	push	{r4, r5, r6, lr}
   1b1ac:	mov	r4, r1
   1b1b0:	bl	111c0 <strlen@plt>
   1b1b4:	add	r5, r0, #1
   1b1b8:	mov	r0, r5
   1b1bc:	bl	111b4 <malloc@plt>
   1b1c0:	mov	r2, r5
   1b1c4:	mov	r1, r4
   1b1c8:	bl	1119c <memcpy@plt>
   1b1cc:	pop	{r4, r5, r6, pc}
   1b1d0:	mov	r0, r1
   1b1d4:	bx	lr
   1b1d8:	ldrb	r3, [r0]
   1b1dc:	cmp	r3, #117	; 0x75
   1b1e0:	bne	1b2c0 <_ZdlPv@@Base+0x1a34>
   1b1e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1e8:	add	r0, r0, #1
   1b1ec:	ldr	r6, [pc, #212]	; 1b2c8 <_ZdlPv@@Base+0x1a3c>
   1b1f0:	ldr	r7, [pc, #212]	; 1b2cc <_ZdlPv@@Base+0x1a40>
   1b1f4:	ldr	r9, [pc, #212]	; 1b2d0 <_ZdlPv@@Base+0x1a44>
   1b1f8:	ldr	r8, [pc, #212]	; 1b2d4 <_ZdlPv@@Base+0x1a48>
   1b1fc:	ldr	fp, [pc, #212]	; 1b2d8 <_ZdlPv@@Base+0x1a4c>
   1b200:	mov	ip, r0
   1b204:	ldrb	sl, [ip]
   1b208:	mov	r1, ip
   1b20c:	mov	r2, #0
   1b210:	mov	r3, sl
   1b214:	b	1b25c <_ZdlPv@@Base+0x19d0>
   1b218:	ldrb	lr, [r7, r3]
   1b21c:	cmp	lr, #0
   1b220:	addne	r2, r5, r2, lsl #4
   1b224:	bne	1b238 <_ZdlPv@@Base+0x19ac>
   1b228:	ldrb	r3, [r9, r3]
   1b22c:	add	r2, r4, r2, lsl #4
   1b230:	cmp	r3, #0
   1b234:	beq	1b270 <_ZdlPv@@Base+0x19e4>
   1b238:	cmp	r2, r8
   1b23c:	bgt	1b270 <_ZdlPv@@Base+0x19e4>
   1b240:	ldrb	r3, [r1, #1]
   1b244:	add	lr, r1, #1
   1b248:	cmp	r3, #0
   1b24c:	beq	1b278 <_ZdlPv@@Base+0x19ec>
   1b250:	cmp	r3, #95	; 0x5f
   1b254:	beq	1b278 <_ZdlPv@@Base+0x19ec>
   1b258:	mov	r1, lr
   1b25c:	ldrb	lr, [r6, r3]
   1b260:	sub	r4, r3, #55	; 0x37
   1b264:	sub	r5, r3, #48	; 0x30
   1b268:	cmp	lr, #0
   1b26c:	bne	1b218 <_ZdlPv@@Base+0x198c>
   1b270:	mov	r0, #0
   1b274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b278:	sub	r4, r2, #55296	; 0xd800
   1b27c:	cmp	r4, fp
   1b280:	bls	1b270 <_ZdlPv@@Base+0x19e4>
   1b284:	ldr	r4, [pc, #80]	; 1b2dc <_ZdlPv@@Base+0x1a50>
   1b288:	cmp	r2, r4
   1b28c:	bgt	1b2ac <_ZdlPv@@Base+0x1a20>
   1b290:	sub	ip, lr, ip
   1b294:	cmp	ip, #4
   1b298:	bne	1b270 <_ZdlPv@@Base+0x19e4>
   1b29c:	cmp	r3, #0
   1b2a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b2a4:	add	ip, r1, #2
   1b2a8:	b	1b204 <_ZdlPv@@Base+0x1978>
   1b2ac:	cmp	sl, #48	; 0x30
   1b2b0:	beq	1b270 <_ZdlPv@@Base+0x19e4>
   1b2b4:	cmp	r3, #0
   1b2b8:	bne	1b2a4 <_ZdlPv@@Base+0x1a18>
   1b2bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b2c0:	mov	r0, #0
   1b2c4:	bx	lr
   1b2c8:	strdeq	r4, [r3], -r8
   1b2cc:	strdeq	r4, [r3], -r8
   1b2d0:	strdeq	r4, [r3], -r8
   1b2d4:			; <UNDEFINED> instruction: 0x0010ffff
   1b2d8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1b2dc:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1b2e0:	push	{r4, lr}
   1b2e4:	mov	r1, #4
   1b2e8:	ldr	r0, [pc, #32]	; 1b310 <_ZdlPv@@Base+0x1a84>
   1b2ec:	bl	11190 <pathconf@plt>
   1b2f0:	cmp	r0, #0
   1b2f4:	ble	1b308 <_ZdlPv@@Base+0x1a7c>
   1b2f8:	mov	r1, #4
   1b2fc:	ldr	r0, [pc, #12]	; 1b310 <_ZdlPv@@Base+0x1a84>
   1b300:	pop	{r4, lr}
   1b304:	b	11190 <pathconf@plt>
   1b308:	mov	r0, #1024	; 0x400
   1b30c:	pop	{r4, pc}
   1b310:	andeq	lr, r1, r8, lsl #15
   1b314:	push	{r1, r2, r3}
   1b318:	push	{r4, r5, r6, r7, r8, lr}
   1b31c:	sub	sp, sp, #2016	; 0x7e0
   1b320:	ldr	r5, [pc, #228]	; 1b40c <_ZdlPv@@Base+0x1b80>
   1b324:	sub	sp, sp, #4
   1b328:	add	r2, sp, #2048	; 0x800
   1b32c:	ldr	ip, [r5]
   1b330:	add	r3, sp, #16
   1b334:	add	r6, sp, #12
   1b338:	sub	r1, r3, #12
   1b33c:	str	ip, [sp, #2012]	; 0x7dc
   1b340:	mov	r3, r2
   1b344:	mov	ip, #2000	; 0x7d0
   1b348:	str	r2, [sp, #8]
   1b34c:	mov	r8, r0
   1b350:	ldr	r2, [sp, #2044]	; 0x7fc
   1b354:	mov	r0, r6
   1b358:	str	ip, [sp, #4]
   1b35c:	bl	1b420 <_ZdlPv@@Base+0x1b94>
   1b360:	ldr	r4, [sp, #4]
   1b364:	subs	r7, r0, #0
   1b368:	beq	1b3f8 <_ZdlPv@@Base+0x1b6c>
   1b36c:	mov	r3, r8
   1b370:	mov	r2, r4
   1b374:	mov	r1, #1
   1b378:	bl	11184 <fwrite@plt>
   1b37c:	cmp	r0, r4
   1b380:	bcc	1b3c0 <_ZdlPv@@Base+0x1b34>
   1b384:	cmp	r7, r6
   1b388:	beq	1b394 <_ZdlPv@@Base+0x1b08>
   1b38c:	mov	r0, r7
   1b390:	bl	11004 <free@plt>
   1b394:	subs	r0, r4, #0
   1b398:	blt	1b3ec <_ZdlPv@@Base+0x1b60>
   1b39c:	ldr	r2, [sp, #2012]	; 0x7dc
   1b3a0:	ldr	r3, [r5]
   1b3a4:	cmp	r2, r3
   1b3a8:	bne	1b408 <_ZdlPv@@Base+0x1b7c>
   1b3ac:	add	sp, sp, #2016	; 0x7e0
   1b3b0:	add	sp, sp, #4
   1b3b4:	pop	{r4, r5, r6, r7, r8, lr}
   1b3b8:	add	sp, sp, #12
   1b3bc:	bx	lr
   1b3c0:	cmp	r7, r6
   1b3c4:	mvneq	r0, #0
   1b3c8:	beq	1b39c <_ZdlPv@@Base+0x1b10>
   1b3cc:	bl	11214 <__errno_location@plt>
   1b3d0:	mov	r4, r0
   1b3d4:	mov	r0, r7
   1b3d8:	ldr	r6, [r4]
   1b3dc:	bl	11004 <free@plt>
   1b3e0:	str	r6, [r4]
   1b3e4:	mvn	r0, #0
   1b3e8:	b	1b39c <_ZdlPv@@Base+0x1b10>
   1b3ec:	bl	11214 <__errno_location@plt>
   1b3f0:	mov	r3, #75	; 0x4b
   1b3f4:	str	r3, [r0]
   1b3f8:	mov	r0, r8
   1b3fc:	bl	1b410 <_ZdlPv@@Base+0x1b84>
   1b400:	mvn	r0, #0
   1b404:	b	1b39c <_ZdlPv@@Base+0x1b10>
   1b408:	bl	110e8 <__stack_chk_fail@plt>
   1b40c:	andeq	r0, r3, r0, lsr #27
   1b410:	ldr	r3, [r0]
   1b414:	orr	r3, r3, #32
   1b418:	str	r3, [r0]
   1b41c:	bx	lr
   1b420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b424:	mov	r9, r2
   1b428:	ldr	r2, [pc, #3592]	; 1c238 <_ZdlPv@@Base+0x29ac>
   1b42c:	add	fp, sp, #32
   1b430:	sub	sp, sp, #540	; 0x21c
   1b434:	ldr	ip, [r2]
   1b438:	str	r0, [fp, #-504]	; 0xfffffe08
   1b43c:	str	r1, [fp, #-532]	; 0xfffffdec
   1b440:	mov	r0, r9
   1b444:	sub	r2, fp, #484	; 0x1e4
   1b448:	sub	r1, fp, #364	; 0x16c
   1b44c:	mov	r4, r3
   1b450:	str	ip, [fp, #-40]	; 0xffffffd8
   1b454:	bl	1c370 <_ZdlPv@@Base+0x2ae4>
   1b458:	cmp	r0, #0
   1b45c:	blt	1ba34 <_ZdlPv@@Base+0x21a8>
   1b460:	sub	r1, fp, #484	; 0x1e4
   1b464:	mov	r0, r4
   1b468:	bl	1c23c <_ZdlPv@@Base+0x29b0>
   1b46c:	cmp	r0, #0
   1b470:	blt	1bff0 <_ZdlPv@@Base+0x2764>
   1b474:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   1b478:	ldr	r3, [fp, #-352]	; 0xfffffea0
   1b47c:	adds	r2, r2, #7
   1b480:	mvncs	r2, #0
   1b484:	adds	r3, r3, r2
   1b488:	bcs	1ba28 <_ZdlPv@@Base+0x219c>
   1b48c:	mov	r0, #6
   1b490:	adds	r0, r3, r0
   1b494:	bcs	1ba28 <_ZdlPv@@Base+0x219c>
   1b498:	cmp	r0, #4000	; 0xfa0
   1b49c:	bcc	1b6cc <_ZdlPv@@Base+0x1e40>
   1b4a0:	cmn	r0, #1
   1b4a4:	beq	1ba28 <_ZdlPv@@Base+0x219c>
   1b4a8:	bl	111b4 <malloc@plt>
   1b4ac:	subs	r3, r0, #0
   1b4b0:	str	r3, [fp, #-516]	; 0xfffffdfc
   1b4b4:	beq	1ba28 <_ZdlPv@@Base+0x219c>
   1b4b8:	str	r3, [fp, #-536]	; 0xfffffde8
   1b4bc:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1b4c0:	ldr	sl, [fp, #-360]	; 0xfffffe98
   1b4c4:	cmp	r3, #0
   1b4c8:	ldr	r5, [fp, #-504]	; 0xfffffe08
   1b4cc:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   1b4d0:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   1b4d4:	mov	r4, #0
   1b4d8:	ldrne	r6, [r3]
   1b4dc:	mov	r3, r5
   1b4e0:	ldr	r5, [sl]
   1b4e4:	str	r4, [fp, #-528]	; 0xfffffdf0
   1b4e8:	cmp	r5, r9
   1b4ec:	beq	1b944 <_ZdlPv@@Base+0x20b8>
   1b4f0:	sub	r5, r5, r9
   1b4f4:	adds	r2, r4, r5
   1b4f8:	mov	r7, r2
   1b4fc:	bcs	1b94c <_ZdlPv@@Base+0x20c0>
   1b500:	cmp	r6, r2
   1b504:	bcs	1b578 <_ZdlPv@@Base+0x1cec>
   1b508:	cmp	r6, #0
   1b50c:	bne	1ba3c <_ZdlPv@@Base+0x21b0>
   1b510:	cmp	r2, #12
   1b514:	movls	r6, #12
   1b518:	bhi	1ba4c <_ZdlPv@@Base+0x21c0>
   1b51c:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1b520:	cmp	r3, r2
   1b524:	cmpne	r3, #0
   1b528:	sub	r8, r3, r2
   1b52c:	clz	r8, r8
   1b530:	lsr	r8, r8, #5
   1b534:	bne	1b9e0 <_ZdlPv@@Base+0x2154>
   1b538:	mov	r0, r6
   1b53c:	str	r3, [fp, #-508]	; 0xfffffe04
   1b540:	bl	111b4 <malloc@plt>
   1b544:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b548:	subs	ip, r0, #0
   1b54c:	beq	1be04 <_ZdlPv@@Base+0x2578>
   1b550:	cmp	r4, #0
   1b554:	moveq	r8, #0
   1b558:	cmp	r8, #0
   1b55c:	moveq	r3, ip
   1b560:	beq	1b578 <_ZdlPv@@Base+0x1cec>
   1b564:	mov	r1, r3
   1b568:	mov	r2, r4
   1b56c:	str	ip, [fp, #-508]	; 0xfffffe04
   1b570:	bl	1119c <memcpy@plt>
   1b574:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b578:	add	r0, r3, r4
   1b57c:	mov	r2, r5
   1b580:	mov	r1, r9
   1b584:	str	r3, [fp, #-508]	; 0xfffffe04
   1b588:	bl	1119c <memcpy@plt>
   1b58c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b590:	ldr	r2, [fp, #-364]	; 0xfffffe94
   1b594:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   1b598:	cmp	r2, r1
   1b59c:	beq	1c0d8 <_ZdlPv@@Base+0x284c>
   1b5a0:	ldrb	r1, [sl, #36]	; 0x24
   1b5a4:	ldr	r2, [sl, #40]	; 0x28
   1b5a8:	cmp	r1, #37	; 0x25
   1b5ac:	beq	1b88c <_ZdlPv@@Base+0x2000>
   1b5b0:	cmn	r2, #1
   1b5b4:	beq	1c234 <_ZdlPv@@Base+0x29a8>
   1b5b8:	ldr	r9, [fp, #-480]	; 0xfffffe20
   1b5bc:	cmp	r1, #110	; 0x6e
   1b5c0:	add	r1, r9, r2, lsl #4
   1b5c4:	ldr	r5, [r9, r2, lsl #4]
   1b5c8:	beq	1ba04 <_ZdlPv@@Base+0x2178>
   1b5cc:	ldr	r2, [sl, #8]
   1b5d0:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   1b5d4:	tst	r2, #1
   1b5d8:	mov	r1, #37	; 0x25
   1b5dc:	strb	r1, [r0]
   1b5e0:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   1b5e4:	movne	r1, #39	; 0x27
   1b5e8:	addne	r4, r0, #2
   1b5ec:	strbne	r1, [r0, #1]
   1b5f0:	addeq	r4, r0, #1
   1b5f4:	tst	r2, #2
   1b5f8:	movne	r1, #45	; 0x2d
   1b5fc:	strbne	r1, [r4], #1
   1b600:	tst	r2, #4
   1b604:	movne	r1, #43	; 0x2b
   1b608:	strbne	r1, [r4], #1
   1b60c:	tst	r2, #8
   1b610:	movne	r1, #32
   1b614:	strbne	r1, [r4], #1
   1b618:	tst	r2, #16
   1b61c:	movne	r1, #35	; 0x23
   1b620:	strbne	r1, [r4], #1
   1b624:	tst	r2, #64	; 0x40
   1b628:	movne	r1, #73	; 0x49
   1b62c:	strbne	r1, [r4], #1
   1b630:	tst	r2, #32
   1b634:	movne	r2, #48	; 0x30
   1b638:	strbne	r2, [r4], #1
   1b63c:	ldr	r1, [sl, #12]
   1b640:	ldr	r8, [sl, #16]
   1b644:	cmp	r1, r8
   1b648:	beq	1b668 <_ZdlPv@@Base+0x1ddc>
   1b64c:	sub	r8, r8, r1
   1b650:	mov	r0, r4
   1b654:	mov	r2, r8
   1b658:	str	r3, [fp, #-508]	; 0xfffffe04
   1b65c:	bl	1119c <memcpy@plt>
   1b660:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b664:	add	r4, r4, r8
   1b668:	ldr	r1, [sl, #24]
   1b66c:	ldr	r8, [sl, #28]
   1b670:	cmp	r1, r8
   1b674:	beq	1b694 <_ZdlPv@@Base+0x1e08>
   1b678:	sub	r8, r8, r1
   1b67c:	mov	r0, r4
   1b680:	mov	r2, r8
   1b684:	str	r3, [fp, #-508]	; 0xfffffe04
   1b688:	bl	1119c <memcpy@plt>
   1b68c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b690:	add	r4, r4, r8
   1b694:	sub	r2, r5, #7
   1b698:	cmp	r2, #9
   1b69c:	ldrls	pc, [pc, r2, lsl #2]
   1b6a0:	b	1b6fc <_ZdlPv@@Base+0x1e70>
   1b6a4:	strdeq	fp, [r1], -r4
   1b6a8:	strdeq	fp, [r1], -r4
   1b6ac:	andeq	fp, r1, ip, ror #13
   1b6b0:	andeq	fp, r1, ip, ror #13
   1b6b4:	strdeq	fp, [r1], -ip
   1b6b8:	andeq	fp, r1, ip, asr sl
   1b6bc:	strdeq	fp, [r1], -ip
   1b6c0:	strdeq	fp, [r1], -r4
   1b6c4:	strdeq	fp, [r1], -ip
   1b6c8:	strdeq	fp, [r1], -r4
   1b6cc:	add	r3, r3, #13
   1b6d0:	bic	r3, r3, #7
   1b6d4:	sub	sp, sp, r3
   1b6d8:	add	r3, sp, #32
   1b6dc:	str	r3, [fp, #-516]	; 0xfffffdfc
   1b6e0:	mov	r3, #0
   1b6e4:	str	r3, [fp, #-536]	; 0xfffffde8
   1b6e8:	b	1b4bc <_ZdlPv@@Base+0x1c30>
   1b6ec:	mov	r2, #108	; 0x6c
   1b6f0:	strb	r2, [r4], #1
   1b6f4:	mov	r2, #108	; 0x6c
   1b6f8:	strb	r2, [r4], #1
   1b6fc:	ldrb	r2, [sl, #36]	; 0x24
   1b700:	mov	r1, #0
   1b704:	strb	r1, [r4, #1]
   1b708:	strb	r2, [r4]
   1b70c:	ldr	r2, [sl, #20]
   1b710:	cmn	r2, #1
   1b714:	beq	1beb4 <_ZdlPv@@Base+0x2628>
   1b718:	ldr	r1, [r9, r2, lsl #4]
   1b71c:	add	r2, r9, r2, lsl #4
   1b720:	cmp	r1, #5
   1b724:	bne	1c234 <_ZdlPv@@Base+0x29a8>
   1b728:	ldr	r2, [r2, #8]
   1b72c:	mov	r8, #1
   1b730:	str	r2, [fp, #-492]	; 0xfffffe14
   1b734:	ldr	r2, [sl, #32]
   1b738:	cmn	r2, #1
   1b73c:	beq	1b764 <_ZdlPv@@Base+0x1ed8>
   1b740:	ldr	r1, [r9, r2, lsl #4]
   1b744:	add	r9, r9, r2, lsl #4
   1b748:	cmp	r1, #5
   1b74c:	bne	1c234 <_ZdlPv@@Base+0x29a8>
   1b750:	sub	r2, fp, #36	; 0x24
   1b754:	add	r2, r2, r8, lsl #2
   1b758:	ldr	r1, [r9, #8]
   1b75c:	add	r8, r8, #1
   1b760:	str	r1, [r2, #-456]	; 0xfffffe38
   1b764:	mov	r2, #2
   1b768:	adds	r2, r7, r2
   1b76c:	str	r2, [fp, #-524]	; 0xfffffdf4
   1b770:	bcs	1beec <_ZdlPv@@Base+0x2660>
   1b774:	cmp	r6, r2
   1b778:	bcs	1bef4 <_ZdlPv@@Base+0x2668>
   1b77c:	cmp	r6, #0
   1b780:	bne	1bdb0 <_ZdlPv@@Base+0x2524>
   1b784:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1b788:	cmp	r2, #12
   1b78c:	movls	r6, #12
   1b790:	bhi	1bdc4 <_ZdlPv@@Base+0x2538>
   1b794:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1b798:	sub	r2, r3, r1
   1b79c:	cmp	r3, r1
   1b7a0:	cmpne	r3, #0
   1b7a4:	clz	r2, r2
   1b7a8:	lsr	r2, r2, #5
   1b7ac:	str	r2, [fp, #-508]	; 0xfffffe04
   1b7b0:	bne	1bebc <_ZdlPv@@Base+0x2630>
   1b7b4:	mov	r0, r6
   1b7b8:	str	r3, [fp, #-512]	; 0xfffffe00
   1b7bc:	bl	111b4 <malloc@plt>
   1b7c0:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1b7c4:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1b7c8:	subs	r9, r0, #0
   1b7cc:	beq	1be04 <_ZdlPv@@Base+0x2578>
   1b7d0:	cmp	r7, #0
   1b7d4:	moveq	r2, #0
   1b7d8:	cmp	r2, #0
   1b7dc:	beq	1b7ec <_ZdlPv@@Base+0x1f60>
   1b7e0:	mov	r1, r3
   1b7e4:	mov	r2, r7
   1b7e8:	bl	1119c <memcpy@plt>
   1b7ec:	mov	r3, #0
   1b7f0:	strb	r3, [r9, r7]
   1b7f4:	bl	11214 <__errno_location@plt>
   1b7f8:	sub	r3, r5, #1
   1b7fc:	str	r3, [fp, #-520]	; 0xfffffdf8
   1b800:	ldr	r3, [r0]
   1b804:	str	r0, [fp, #-508]	; 0xfffffe04
   1b808:	str	r3, [fp, #-540]	; 0xfffffde4
   1b80c:	sub	r3, r6, r7
   1b810:	str	r3, [fp, #-512]	; 0xfffffe00
   1b814:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1b818:	mvn	r2, #0
   1b81c:	cmp	r3, #0
   1b820:	str	r2, [fp, #-496]	; 0xfffffe10
   1b824:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1b828:	movge	r5, r3
   1b82c:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   1b830:	mov	r1, #0
   1b834:	str	r1, [r2]
   1b838:	mvnlt	r5, #-2147483648	; 0x80000000
   1b83c:	cmp	r3, #16
   1b840:	ldrls	pc, [pc, r3, lsl #2]
   1b844:	b	1c234 <_ZdlPv@@Base+0x29a8>
   1b848:	muleq	r1, r0, sp
   1b84c:	andeq	fp, r1, r0, ror sp
   1b850:	andeq	fp, r1, r4, lsl sp
   1b854:	andeq	fp, r1, r8, asr #25
   1b858:	andeq	fp, r1, r8, ror #20
   1b85c:	andeq	fp, r1, r8, ror #20
   1b860:	andeq	fp, r1, r8, ror #20
   1b864:	andeq	fp, r1, r8, ror #20
   1b868:	andeq	fp, r1, ip, lsl #23
   1b86c:	andeq	fp, r1, ip, lsl #23
   1b870:	andeq	fp, r1, ip, ror ip
   1b874:	andeq	fp, r1, ip, ror ip
   1b878:	andeq	fp, r1, r8, ror #20
   1b87c:	andeq	fp, r1, r8, ror #20
   1b880:	andeq	fp, r1, r8, ror #20
   1b884:	andeq	fp, r1, r8, ror #20
   1b888:	andeq	fp, r1, r8, ror #20
   1b88c:	cmn	r2, #1
   1b890:	bne	1c234 <_ZdlPv@@Base+0x29a8>
   1b894:	mov	r2, #1
   1b898:	adds	r2, r7, r2
   1b89c:	mov	r4, r2
   1b8a0:	bcs	1bedc <_ZdlPv@@Base+0x2650>
   1b8a4:	cmp	r6, r2
   1b8a8:	bcs	1b91c <_ZdlPv@@Base+0x2090>
   1b8ac:	cmp	r6, #0
   1b8b0:	bne	1be00 <_ZdlPv@@Base+0x2574>
   1b8b4:	cmp	r2, #12
   1b8b8:	movls	r6, #12
   1b8bc:	bhi	1c038 <_ZdlPv@@Base+0x27ac>
   1b8c0:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1b8c4:	cmp	r3, r2
   1b8c8:	cmpne	r3, #0
   1b8cc:	sub	r5, r3, r2
   1b8d0:	clz	r5, r5
   1b8d4:	lsr	r5, r5, #5
   1b8d8:	bne	1bfcc <_ZdlPv@@Base+0x2740>
   1b8dc:	mov	r0, r6
   1b8e0:	str	r3, [fp, #-508]	; 0xfffffe04
   1b8e4:	bl	111b4 <malloc@plt>
   1b8e8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b8ec:	subs	ip, r0, #0
   1b8f0:	beq	1be04 <_ZdlPv@@Base+0x2578>
   1b8f4:	cmp	r7, #0
   1b8f8:	moveq	r5, #0
   1b8fc:	cmp	r5, #0
   1b900:	moveq	r3, ip
   1b904:	beq	1b91c <_ZdlPv@@Base+0x2090>
   1b908:	mov	r1, r3
   1b90c:	mov	r2, r7
   1b910:	str	ip, [fp, #-508]	; 0xfffffe04
   1b914:	bl	1119c <memcpy@plt>
   1b918:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b91c:	mov	r2, #37	; 0x25
   1b920:	strb	r2, [r3, r7]
   1b924:	ldr	r9, [sl, #4]
   1b928:	add	sl, sl, #44	; 0x2c
   1b92c:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   1b930:	ldr	r5, [sl]
   1b934:	add	r2, r2, #1
   1b938:	cmp	r5, r9
   1b93c:	str	r2, [fp, #-528]	; 0xfffffdf0
   1b940:	bne	1b4f0 <_ZdlPv@@Base+0x1c64>
   1b944:	mov	r7, r4
   1b948:	b	1b590 <_ZdlPv@@Base+0x1d04>
   1b94c:	cmn	r6, #1
   1b950:	beq	1bfc4 <_ZdlPv@@Base+0x2738>
   1b954:	mov	r5, r3
   1b958:	bl	11214 <__errno_location@plt>
   1b95c:	mov	r9, r5
   1b960:	str	r0, [fp, #-508]	; 0xfffffe04
   1b964:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1b968:	cmp	r9, r3
   1b96c:	cmpne	r9, #0
   1b970:	bne	1be20 <_ZdlPv@@Base+0x2594>
   1b974:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1b978:	cmp	r3, #0
   1b97c:	beq	1b988 <_ZdlPv@@Base+0x20fc>
   1b980:	mov	r0, r3
   1b984:	bl	11004 <free@plt>
   1b988:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1b98c:	sub	r3, fp, #348	; 0x15c
   1b990:	cmp	r0, r3
   1b994:	beq	1b99c <_ZdlPv@@Base+0x2110>
   1b998:	bl	11004 <free@plt>
   1b99c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1b9a0:	sub	r3, fp, #476	; 0x1dc
   1b9a4:	cmp	r0, r3
   1b9a8:	beq	1b9b0 <_ZdlPv@@Base+0x2124>
   1b9ac:	bl	11004 <free@plt>
   1b9b0:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1b9b4:	mov	r5, #0
   1b9b8:	mov	r3, #12
   1b9bc:	str	r3, [r2]
   1b9c0:	ldr	r3, [pc, #2160]	; 1c238 <_ZdlPv@@Base+0x29ac>
   1b9c4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1b9c8:	mov	r0, r5
   1b9cc:	ldr	r3, [r3]
   1b9d0:	cmp	r2, r3
   1b9d4:	bne	1c224 <_ZdlPv@@Base+0x2998>
   1b9d8:	sub	sp, fp, #32
   1b9dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b9e0:	mov	r0, r3
   1b9e4:	mov	r1, r6
   1b9e8:	str	r3, [fp, #-508]	; 0xfffffe04
   1b9ec:	bl	110c4 <realloc@plt>
   1b9f0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1b9f4:	cmp	r0, #0
   1b9f8:	beq	1c1bc <_ZdlPv@@Base+0x2930>
   1b9fc:	mov	r3, r0
   1ba00:	b	1b578 <_ZdlPv@@Base+0x1cec>
   1ba04:	sub	r5, r5, #18
   1ba08:	cmp	r5, #4
   1ba0c:	ldrls	pc, [pc, r5, lsl #2]
   1ba10:	b	1c234 <_ZdlPv@@Base+0x29a8>
   1ba14:	andeq	fp, r1, r4, asr lr
   1ba18:	andeq	fp, r1, r4, asr #28
   1ba1c:	strdeq	fp, [r1], -r0
   1ba20:	strdeq	fp, [r1], -r0
   1ba24:	andeq	fp, r1, ip, lsr #28
   1ba28:	bl	11214 <__errno_location@plt>
   1ba2c:	str	r0, [fp, #-508]	; 0xfffffe04
   1ba30:	b	1b988 <_ZdlPv@@Base+0x20fc>
   1ba34:	mov	r5, #0
   1ba38:	b	1b9c0 <_ZdlPv@@Base+0x2134>
   1ba3c:	blt	1be04 <_ZdlPv@@Base+0x2578>
   1ba40:	lsl	r6, r6, #1
   1ba44:	cmp	r6, r2
   1ba48:	bcs	1b51c <_ZdlPv@@Base+0x1c90>
   1ba4c:	cmn	r2, #1
   1ba50:	beq	1b954 <_ZdlPv@@Base+0x20c8>
   1ba54:	mov	r6, r2
   1ba58:	b	1b51c <_ZdlPv@@Base+0x1c90>
   1ba5c:	mov	r2, #76	; 0x4c
   1ba60:	strb	r2, [r4], #1
   1ba64:	b	1b6fc <_ZdlPv@@Base+0x1e70>
   1ba68:	ldr	r2, [sl, #40]	; 0x28
   1ba6c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1ba70:	cmp	r8, #1
   1ba74:	add	r3, r3, r2, lsl #4
   1ba78:	add	r0, r9, r7
   1ba7c:	ldr	r3, [r3, #8]
   1ba80:	beq	1bce4 <_ZdlPv@@Base+0x2458>
   1ba84:	cmp	r8, #2
   1ba88:	beq	1bd38 <_ZdlPv@@Base+0x24ac>
   1ba8c:	str	r3, [sp, #4]
   1ba90:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1ba94:	sub	r2, fp, #496	; 0x1f0
   1ba98:	str	r2, [sp, #8]
   1ba9c:	str	r3, [sp]
   1baa0:	mov	r2, #1
   1baa4:	mvn	r3, #0
   1baa8:	mov	r1, r5
   1baac:	bl	111cc <__snprintf_chk@plt>
   1bab0:	ldr	r2, [fp, #-496]	; 0xfffffe10
   1bab4:	cmp	r2, #0
   1bab8:	blt	1bbe0 <_ZdlPv@@Base+0x2354>
   1babc:	cmp	r2, r5
   1bac0:	mov	r3, r2
   1bac4:	bcs	1bad8 <_ZdlPv@@Base+0x224c>
   1bac8:	add	r1, r9, r2
   1bacc:	ldrb	r1, [r1, r7]
   1bad0:	cmp	r1, #0
   1bad4:	bne	1c234 <_ZdlPv@@Base+0x29a8>
   1bad8:	cmp	r2, r0
   1badc:	bge	1bae8 <_ZdlPv@@Base+0x225c>
   1bae0:	mov	r3, r0
   1bae4:	str	r0, [fp, #-496]	; 0xfffffe10
   1bae8:	add	r2, r3, #1
   1baec:	cmp	r2, r5
   1baf0:	bcc	1c048 <_ZdlPv@@Base+0x27bc>
   1baf4:	cmn	r5, #-2147483647	; 0x80000001
   1baf8:	beq	1c060 <_ZdlPv@@Base+0x27d4>
   1bafc:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1bb00:	add	r3, r3, r2
   1bb04:	cmp	r7, r3
   1bb08:	mvnhi	r3, #0
   1bb0c:	cmp	r6, #0
   1bb10:	blt	1be64 <_ZdlPv@@Base+0x25d8>
   1bb14:	lsl	r2, r6, #1
   1bb18:	cmp	r2, r3
   1bb1c:	movcs	r3, r2
   1bb20:	cmp	r6, r3
   1bb24:	bcs	1b814 <_ZdlPv@@Base+0x1f88>
   1bb28:	cmp	r2, r3
   1bb2c:	bcc	1be70 <_ZdlPv@@Base+0x25e4>
   1bb30:	mov	r6, r2
   1bb34:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1bb38:	cmp	r9, r3
   1bb3c:	cmpne	r9, #0
   1bb40:	sub	r5, r9, r3
   1bb44:	clz	r5, r5
   1bb48:	lsr	r5, r5, #5
   1bb4c:	bne	1be80 <_ZdlPv@@Base+0x25f4>
   1bb50:	mov	r0, r6
   1bb54:	bl	111b4 <malloc@plt>
   1bb58:	subs	r3, r0, #0
   1bb5c:	beq	1b964 <_ZdlPv@@Base+0x20d8>
   1bb60:	cmp	r7, #0
   1bb64:	moveq	r5, #0
   1bb68:	cmp	r5, #0
   1bb6c:	beq	1bea4 <_ZdlPv@@Base+0x2618>
   1bb70:	mov	r1, r9
   1bb74:	mov	r2, r7
   1bb78:	mov	r9, r3
   1bb7c:	bl	1119c <memcpy@plt>
   1bb80:	sub	r3, r6, r7
   1bb84:	str	r3, [fp, #-512]	; 0xfffffe00
   1bb88:	b	1b814 <_ZdlPv@@Base+0x1f88>
   1bb8c:	ldr	r2, [sl, #40]	; 0x28
   1bb90:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1bb94:	cmp	r8, #1
   1bb98:	add	r3, r3, r2, lsl #4
   1bb9c:	add	r0, r9, r7
   1bba0:	ldrd	r2, [r3, #8]
   1bba4:	beq	1bf30 <_ZdlPv@@Base+0x26a4>
   1bba8:	cmp	r8, #2
   1bbac:	beq	1befc <_ZdlPv@@Base+0x2670>
   1bbb0:	strd	r2, [sp, #8]
   1bbb4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bbb8:	sub	r1, fp, #496	; 0x1f0
   1bbbc:	str	r1, [sp, #16]
   1bbc0:	str	r3, [sp]
   1bbc4:	mov	r2, #1
   1bbc8:	mvn	r3, #0
   1bbcc:	mov	r1, r5
   1bbd0:	bl	111cc <__snprintf_chk@plt>
   1bbd4:	ldr	r2, [fp, #-496]	; 0xfffffe10
   1bbd8:	cmp	r2, #0
   1bbdc:	bge	1babc <_ZdlPv@@Base+0x2230>
   1bbe0:	ldrb	r3, [r4, #1]
   1bbe4:	cmp	r3, #0
   1bbe8:	movne	r3, #0
   1bbec:	strbne	r3, [r4, #1]
   1bbf0:	bne	1b814 <_ZdlPv@@Base+0x1f88>
   1bbf4:	cmp	r0, #0
   1bbf8:	bge	1bae0 <_ZdlPv@@Base+0x2254>
   1bbfc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1bc00:	ldr	r4, [r3]
   1bc04:	cmp	r4, #0
   1bc08:	bne	1bc20 <_ZdlPv@@Base+0x2394>
   1bc0c:	ldrb	r3, [sl, #36]	; 0x24
   1bc10:	and	r3, r3, #239	; 0xef
   1bc14:	cmp	r3, #99	; 0x63
   1bc18:	moveq	r4, #84	; 0x54
   1bc1c:	movne	r4, #22
   1bc20:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1bc24:	cmp	r9, r3
   1bc28:	cmpne	r9, #0
   1bc2c:	bne	1c0c0 <_ZdlPv@@Base+0x2834>
   1bc30:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1bc34:	cmp	r3, #0
   1bc38:	beq	1bc44 <_ZdlPv@@Base+0x23b8>
   1bc3c:	mov	r0, r3
   1bc40:	bl	11004 <free@plt>
   1bc44:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1bc48:	sub	r3, fp, #348	; 0x15c
   1bc4c:	cmp	r0, r3
   1bc50:	beq	1bc58 <_ZdlPv@@Base+0x23cc>
   1bc54:	bl	11004 <free@plt>
   1bc58:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1bc5c:	sub	r3, fp, #476	; 0x1dc
   1bc60:	cmp	r0, r3
   1bc64:	beq	1bc6c <_ZdlPv@@Base+0x23e0>
   1bc68:	bl	11004 <free@plt>
   1bc6c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1bc70:	mov	r5, #0
   1bc74:	str	r4, [r3]
   1bc78:	b	1b9c0 <_ZdlPv@@Base+0x2134>
   1bc7c:	ldr	r2, [sl, #40]	; 0x28
   1bc80:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1bc84:	cmp	r8, #1
   1bc88:	add	r3, r3, r2, lsl #4
   1bc8c:	add	r0, r9, r7
   1bc90:	ldrd	r2, [r3, #8]
   1bc94:	beq	1bf94 <_ZdlPv@@Base+0x2708>
   1bc98:	cmp	r8, #2
   1bc9c:	beq	1bf60 <_ZdlPv@@Base+0x26d4>
   1bca0:	strd	r2, [sp, #8]
   1bca4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bca8:	sub	r1, fp, #496	; 0x1f0
   1bcac:	str	r1, [sp, #16]
   1bcb0:	str	r3, [sp]
   1bcb4:	mov	r2, #1
   1bcb8:	mvn	r3, #0
   1bcbc:	mov	r1, r5
   1bcc0:	bl	111cc <__snprintf_chk@plt>
   1bcc4:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bcc8:	ldr	r2, [sl, #40]	; 0x28
   1bccc:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1bcd0:	cmp	r8, #1
   1bcd4:	add	r3, r3, r2, lsl #4
   1bcd8:	add	r0, r9, r7
   1bcdc:	ldrh	r3, [r3, #8]
   1bce0:	bne	1ba84 <_ZdlPv@@Base+0x21f8>
   1bce4:	ldr	r2, [fp, #-492]	; 0xfffffe14
   1bce8:	str	r3, [sp, #8]
   1bcec:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bcf0:	sub	r1, fp, #496	; 0x1f0
   1bcf4:	str	r1, [sp, #12]
   1bcf8:	str	r3, [sp]
   1bcfc:	str	r2, [sp, #4]
   1bd00:	mvn	r3, #0
   1bd04:	mov	r2, r8
   1bd08:	mov	r1, r5
   1bd0c:	bl	111cc <__snprintf_chk@plt>
   1bd10:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bd14:	ldr	r2, [sl, #40]	; 0x28
   1bd18:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1bd1c:	cmp	r8, #1
   1bd20:	add	r3, r3, r2, lsl #4
   1bd24:	add	r0, r9, r7
   1bd28:	ldrsh	r3, [r3, #8]
   1bd2c:	beq	1bce4 <_ZdlPv@@Base+0x2458>
   1bd30:	cmp	r8, #2
   1bd34:	bne	1ba8c <_ZdlPv@@Base+0x2200>
   1bd38:	ldr	r1, [fp, #-488]	; 0xfffffe18
   1bd3c:	ldr	r2, [fp, #-492]	; 0xfffffe14
   1bd40:	str	r3, [sp, #12]
   1bd44:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bd48:	sub	ip, fp, #496	; 0x1f0
   1bd4c:	str	r3, [sp]
   1bd50:	str	r1, [sp, #8]
   1bd54:	str	r2, [sp, #4]
   1bd58:	str	ip, [sp, #16]
   1bd5c:	mvn	r3, #0
   1bd60:	mov	r2, #1
   1bd64:	mov	r1, r5
   1bd68:	bl	111cc <__snprintf_chk@plt>
   1bd6c:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bd70:	ldr	r2, [sl, #40]	; 0x28
   1bd74:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1bd78:	cmp	r8, #1
   1bd7c:	add	r3, r3, r2, lsl #4
   1bd80:	add	r0, r9, r7
   1bd84:	ldrb	r3, [r3, #8]
   1bd88:	bne	1ba84 <_ZdlPv@@Base+0x21f8>
   1bd8c:	b	1bce4 <_ZdlPv@@Base+0x2458>
   1bd90:	ldr	r2, [sl, #40]	; 0x28
   1bd94:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1bd98:	cmp	r8, #1
   1bd9c:	add	r3, r3, r2, lsl #4
   1bda0:	add	r0, r9, r7
   1bda4:	ldrsb	r3, [r3, #8]
   1bda8:	bne	1ba84 <_ZdlPv@@Base+0x21f8>
   1bdac:	b	1bce4 <_ZdlPv@@Base+0x2458>
   1bdb0:	blt	1be04 <_ZdlPv@@Base+0x2578>
   1bdb4:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1bdb8:	lsl	r6, r6, #1
   1bdbc:	cmp	r6, r2
   1bdc0:	bcs	1b794 <_ZdlPv@@Base+0x1f08>
   1bdc4:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1bdc8:	mov	r1, #0
   1bdcc:	cmn	r2, #1
   1bdd0:	movne	r2, #0
   1bdd4:	moveq	r2, #1
   1bdd8:	cmp	r1, r1
   1bddc:	movne	r2, #255	; 0xff
   1bde0:	cmp	r2, r1
   1bde4:	bne	1b954 <_ZdlPv@@Base+0x20c8>
   1bde8:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   1bdec:	b	1b794 <_ZdlPv@@Base+0x1f08>
   1bdf0:	ldr	r2, [r1, #8]
   1bdf4:	mov	r4, r7
   1bdf8:	str	r7, [r2]
   1bdfc:	b	1b924 <_ZdlPv@@Base+0x2098>
   1be00:	bge	1c02c <_ZdlPv@@Base+0x27a0>
   1be04:	mov	r9, r3
   1be08:	bl	11214 <__errno_location@plt>
   1be0c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1be10:	cmp	r9, r3
   1be14:	cmpne	r9, #0
   1be18:	str	r0, [fp, #-508]	; 0xfffffe04
   1be1c:	beq	1b974 <_ZdlPv@@Base+0x20e8>
   1be20:	mov	r0, r9
   1be24:	bl	11004 <free@plt>
   1be28:	b	1b974 <_ZdlPv@@Base+0x20e8>
   1be2c:	ldr	r2, [r1, #8]
   1be30:	mov	r1, #0
   1be34:	mov	r4, r7
   1be38:	str	r7, [r2]
   1be3c:	str	r1, [r2, #4]
   1be40:	b	1b924 <_ZdlPv@@Base+0x2098>
   1be44:	ldr	r2, [r1, #8]
   1be48:	mov	r4, r7
   1be4c:	strh	r7, [r2]
   1be50:	b	1b924 <_ZdlPv@@Base+0x2098>
   1be54:	ldr	r2, [r1, #8]
   1be58:	mov	r4, r7
   1be5c:	strb	r7, [r2]
   1be60:	b	1b924 <_ZdlPv@@Base+0x2098>
   1be64:	cmn	r6, #1
   1be68:	beq	1b814 <_ZdlPv@@Base+0x1f88>
   1be6c:	b	1b964 <_ZdlPv@@Base+0x20d8>
   1be70:	cmn	r3, #1
   1be74:	beq	1b964 <_ZdlPv@@Base+0x20d8>
   1be78:	mov	r6, r3
   1be7c:	b	1bb34 <_ZdlPv@@Base+0x22a8>
   1be80:	mov	r1, r6
   1be84:	mov	r0, r9
   1be88:	bl	110c4 <realloc@plt>
   1be8c:	cmp	r0, #0
   1be90:	beq	1b964 <_ZdlPv@@Base+0x20d8>
   1be94:	sub	r3, r6, r7
   1be98:	mov	r9, r0
   1be9c:	str	r3, [fp, #-512]	; 0xfffffe00
   1bea0:	b	1b814 <_ZdlPv@@Base+0x1f88>
   1bea4:	mov	r9, r3
   1bea8:	sub	r3, r6, r7
   1beac:	str	r3, [fp, #-512]	; 0xfffffe00
   1beb0:	b	1b814 <_ZdlPv@@Base+0x1f88>
   1beb4:	mov	r8, #0
   1beb8:	b	1b734 <_ZdlPv@@Base+0x1ea8>
   1bebc:	mov	r0, r3
   1bec0:	mov	r1, r6
   1bec4:	str	r3, [fp, #-508]	; 0xfffffe04
   1bec8:	bl	110c4 <realloc@plt>
   1becc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1bed0:	subs	r9, r0, #0
   1bed4:	bne	1b7ec <_ZdlPv@@Base+0x1f60>
   1bed8:	b	1be04 <_ZdlPv@@Base+0x2578>
   1bedc:	cmn	r6, #1
   1bee0:	bne	1b954 <_ZdlPv@@Base+0x20c8>
   1bee4:	mov	r4, r6
   1bee8:	b	1b91c <_ZdlPv@@Base+0x2090>
   1beec:	cmn	r6, #1
   1bef0:	bne	1b954 <_ZdlPv@@Base+0x20c8>
   1bef4:	mov	r9, r3
   1bef8:	b	1b7ec <_ZdlPv@@Base+0x1f60>
   1befc:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1bf00:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1bf04:	strd	r2, [sp, #16]
   1bf08:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bf0c:	sub	lr, fp, #496	; 0x1f0
   1bf10:	str	r3, [sp]
   1bf14:	stmib	sp, {r1, ip}
   1bf18:	str	lr, [sp, #24]
   1bf1c:	mvn	r3, #0
   1bf20:	mov	r2, #1
   1bf24:	mov	r1, r5
   1bf28:	bl	111cc <__snprintf_chk@plt>
   1bf2c:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bf30:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1bf34:	strd	r2, [sp, #8]
   1bf38:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bf3c:	sub	ip, fp, #496	; 0x1f0
   1bf40:	str	r3, [sp]
   1bf44:	str	r1, [sp, #4]
   1bf48:	str	ip, [sp, #16]
   1bf4c:	mvn	r3, #0
   1bf50:	mov	r2, r8
   1bf54:	mov	r1, r5
   1bf58:	bl	111cc <__snprintf_chk@plt>
   1bf5c:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bf60:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1bf64:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1bf68:	strd	r2, [sp, #16]
   1bf6c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bf70:	sub	lr, fp, #496	; 0x1f0
   1bf74:	str	r3, [sp]
   1bf78:	stmib	sp, {r1, ip}
   1bf7c:	str	lr, [sp, #24]
   1bf80:	mvn	r3, #0
   1bf84:	mov	r2, #1
   1bf88:	mov	r1, r5
   1bf8c:	bl	111cc <__snprintf_chk@plt>
   1bf90:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bf94:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1bf98:	strd	r2, [sp, #8]
   1bf9c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1bfa0:	sub	ip, fp, #496	; 0x1f0
   1bfa4:	str	r3, [sp]
   1bfa8:	str	r1, [sp, #4]
   1bfac:	str	ip, [sp, #16]
   1bfb0:	mvn	r3, #0
   1bfb4:	mov	r2, r8
   1bfb8:	mov	r1, r5
   1bfbc:	bl	111cc <__snprintf_chk@plt>
   1bfc0:	b	1bab0 <_ZdlPv@@Base+0x2224>
   1bfc4:	mov	r7, r6
   1bfc8:	b	1b578 <_ZdlPv@@Base+0x1cec>
   1bfcc:	mov	r0, r3
   1bfd0:	mov	r1, r6
   1bfd4:	str	r3, [fp, #-508]	; 0xfffffe04
   1bfd8:	bl	110c4 <realloc@plt>
   1bfdc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1bfe0:	cmp	r0, #0
   1bfe4:	beq	1c1bc <_ZdlPv@@Base+0x2930>
   1bfe8:	mov	r3, r0
   1bfec:	b	1b91c <_ZdlPv@@Base+0x2090>
   1bff0:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1bff4:	sub	r3, fp, #348	; 0x15c
   1bff8:	cmp	r0, r3
   1bffc:	beq	1c004 <_ZdlPv@@Base+0x2778>
   1c000:	bl	11004 <free@plt>
   1c004:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1c008:	sub	r3, fp, #476	; 0x1dc
   1c00c:	cmp	r0, r3
   1c010:	beq	1c018 <_ZdlPv@@Base+0x278c>
   1c014:	bl	11004 <free@plt>
   1c018:	bl	11214 <__errno_location@plt>
   1c01c:	mov	r3, #22
   1c020:	mov	r5, #0
   1c024:	str	r3, [r0]
   1c028:	b	1b9c0 <_ZdlPv@@Base+0x2134>
   1c02c:	lsl	r6, r6, #1
   1c030:	cmp	r6, r2
   1c034:	bcs	1b8c0 <_ZdlPv@@Base+0x2034>
   1c038:	cmn	r2, #1
   1c03c:	beq	1b954 <_ZdlPv@@Base+0x20c8>
   1c040:	mov	r6, r2
   1c044:	b	1b8c0 <_ZdlPv@@Base+0x2034>
   1c048:	add	r4, r7, r3
   1c04c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1c050:	ldr	r2, [fp, #-540]	; 0xfffffde4
   1c054:	str	r2, [r3]
   1c058:	mov	r3, r9
   1c05c:	b	1b924 <_ZdlPv@@Base+0x2098>
   1c060:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1c064:	cmp	r9, r3
   1c068:	cmpne	r9, #0
   1c06c:	bne	1c0cc <_ZdlPv@@Base+0x2840>
   1c070:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1c074:	cmp	r3, #0
   1c078:	beq	1c084 <_ZdlPv@@Base+0x27f8>
   1c07c:	mov	r0, r3
   1c080:	bl	11004 <free@plt>
   1c084:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1c088:	sub	r3, fp, #348	; 0x15c
   1c08c:	cmp	r0, r3
   1c090:	beq	1c098 <_ZdlPv@@Base+0x280c>
   1c094:	bl	11004 <free@plt>
   1c098:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1c09c:	sub	r3, fp, #476	; 0x1dc
   1c0a0:	cmp	r0, r3
   1c0a4:	beq	1c0ac <_ZdlPv@@Base+0x2820>
   1c0a8:	bl	11004 <free@plt>
   1c0ac:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1c0b0:	mov	r3, #75	; 0x4b
   1c0b4:	mov	r5, #0
   1c0b8:	str	r3, [r2]
   1c0bc:	b	1b9c0 <_ZdlPv@@Base+0x2134>
   1c0c0:	mov	r0, r9
   1c0c4:	bl	11004 <free@plt>
   1c0c8:	b	1bc30 <_ZdlPv@@Base+0x23a4>
   1c0cc:	mov	r0, r9
   1c0d0:	bl	11004 <free@plt>
   1c0d4:	b	1c070 <_ZdlPv@@Base+0x27e4>
   1c0d8:	mov	r5, r3
   1c0dc:	mov	r3, #1
   1c0e0:	adds	r4, r7, r3
   1c0e4:	mov	r8, r7
   1c0e8:	bcs	1c228 <_ZdlPv@@Base+0x299c>
   1c0ec:	cmp	r6, r4
   1c0f0:	bcs	1c15c <_ZdlPv@@Base+0x28d0>
   1c0f4:	cmp	r6, #0
   1c0f8:	bne	1c204 <_ZdlPv@@Base+0x2978>
   1c0fc:	cmp	r4, #12
   1c100:	movls	r6, #12
   1c104:	bhi	1c214 <_ZdlPv@@Base+0x2988>
   1c108:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1c10c:	cmp	r5, r3
   1c110:	cmpne	r5, #0
   1c114:	sub	r7, r5, r3
   1c118:	clz	r7, r7
   1c11c:	lsr	r7, r7, #5
   1c120:	bne	1c1e8 <_ZdlPv@@Base+0x295c>
   1c124:	mov	r0, r6
   1c128:	bl	111b4 <malloc@plt>
   1c12c:	subs	r3, r0, #0
   1c130:	beq	1b958 <_ZdlPv@@Base+0x20cc>
   1c134:	cmp	r8, #0
   1c138:	movne	r2, r7
   1c13c:	moveq	r2, #0
   1c140:	cmp	r2, #0
   1c144:	moveq	r5, r3
   1c148:	beq	1c15c <_ZdlPv@@Base+0x28d0>
   1c14c:	mov	r1, r5
   1c150:	mov	r2, r8
   1c154:	mov	r5, r3
   1c158:	bl	1119c <memcpy@plt>
   1c15c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1c160:	cmp	r5, r3
   1c164:	cmpne	r6, r4
   1c168:	mov	r3, #0
   1c16c:	strb	r3, [r5, r8]
   1c170:	bhi	1c1d0 <_ZdlPv@@Base+0x2944>
   1c174:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1c178:	cmp	r3, #0
   1c17c:	beq	1c188 <_ZdlPv@@Base+0x28fc>
   1c180:	mov	r0, r3
   1c184:	bl	11004 <free@plt>
   1c188:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1c18c:	sub	r3, fp, #348	; 0x15c
   1c190:	cmp	r0, r3
   1c194:	beq	1c19c <_ZdlPv@@Base+0x2910>
   1c198:	bl	11004 <free@plt>
   1c19c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1c1a0:	sub	r3, fp, #476	; 0x1dc
   1c1a4:	cmp	r0, r3
   1c1a8:	beq	1c1b0 <_ZdlPv@@Base+0x2924>
   1c1ac:	bl	11004 <free@plt>
   1c1b0:	ldr	r3, [fp, #-532]	; 0xfffffdec
   1c1b4:	str	r8, [r3]
   1c1b8:	b	1b9c0 <_ZdlPv@@Base+0x2134>
   1c1bc:	mov	r5, r3
   1c1c0:	bl	11214 <__errno_location@plt>
   1c1c4:	mov	r9, r5
   1c1c8:	str	r0, [fp, #-508]	; 0xfffffe04
   1c1cc:	b	1be20 <_ZdlPv@@Base+0x2594>
   1c1d0:	mov	r0, r5
   1c1d4:	mov	r1, r4
   1c1d8:	bl	110c4 <realloc@plt>
   1c1dc:	cmp	r0, #0
   1c1e0:	movne	r5, r0
   1c1e4:	b	1c174 <_ZdlPv@@Base+0x28e8>
   1c1e8:	mov	r1, r6
   1c1ec:	mov	r0, r5
   1c1f0:	bl	110c4 <realloc@plt>
   1c1f4:	cmp	r0, #0
   1c1f8:	beq	1c1c0 <_ZdlPv@@Base+0x2934>
   1c1fc:	mov	r5, r0
   1c200:	b	1c15c <_ZdlPv@@Base+0x28d0>
   1c204:	blt	1b958 <_ZdlPv@@Base+0x20cc>
   1c208:	lsl	r6, r6, #1
   1c20c:	cmp	r6, r4
   1c210:	bcs	1c108 <_ZdlPv@@Base+0x287c>
   1c214:	cmn	r4, #1
   1c218:	movne	r6, r4
   1c21c:	bne	1c108 <_ZdlPv@@Base+0x287c>
   1c220:	b	1b958 <_ZdlPv@@Base+0x20cc>
   1c224:	bl	110e8 <__stack_chk_fail@plt>
   1c228:	cmn	r6, #1
   1c22c:	beq	1c15c <_ZdlPv@@Base+0x28d0>
   1c230:	b	1b958 <_ZdlPv@@Base+0x20cc>
   1c234:	bl	11094 <abort@plt>
   1c238:	andeq	r0, r3, r0, lsr #27
   1c23c:	ldr	r3, [r1]
   1c240:	ldr	r2, [r1, #4]
   1c244:	cmp	r3, #0
   1c248:	beq	1c358 <_ZdlPv@@Base+0x2acc>
   1c24c:	push	{r4, r5, r6, lr}
   1c250:	add	r2, r2, #8
   1c254:	ldr	r6, [pc, #268]	; 1c368 <_ZdlPv@@Base+0x2adc>
   1c258:	ldr	lr, [pc, #268]	; 1c36c <_ZdlPv@@Base+0x2ae0>
   1c25c:	mov	ip, #0
   1c260:	ldr	r3, [r2, #-8]
   1c264:	sub	r3, r3, #1
   1c268:	cmp	r3, #21
   1c26c:	ldrls	pc, [pc, r3, lsl #2]
   1c270:	b	1c360 <_ZdlPv@@Base+0x2ad4>
   1c274:	andeq	ip, r1, r0, lsl r3
   1c278:	andeq	ip, r1, r0, lsl r3
   1c27c:	andeq	ip, r1, r4, lsl #6
   1c280:	andeq	ip, r1, r4, lsl #6
   1c284:	andeq	ip, r1, ip, asr #5
   1c288:	andeq	ip, r1, ip, asr #5
   1c28c:	andeq	ip, r1, ip, asr #5
   1c290:	andeq	ip, r1, ip, asr #5
   1c294:	strdeq	ip, [r1], -r0
   1c298:	strdeq	ip, [r1], -r0
   1c29c:	andeq	ip, r1, ip, lsl r3
   1c2a0:	andeq	ip, r1, ip, lsl r3
   1c2a4:	andeq	ip, r1, ip, asr #5
   1c2a8:	andeq	ip, r1, ip, asr #5
   1c2ac:	andeq	ip, r1, r0, lsr r3
   1c2b0:	andeq	ip, r1, r4, asr #6
   1c2b4:	andeq	ip, r1, ip, asr #5
   1c2b8:	andeq	ip, r1, ip, asr #5
   1c2bc:	andeq	ip, r1, ip, asr #5
   1c2c0:	andeq	ip, r1, ip, asr #5
   1c2c4:	andeq	ip, r1, ip, asr #5
   1c2c8:	andeq	ip, r1, ip, asr #5
   1c2cc:	ldr	r3, [r0], #4
   1c2d0:	str	r3, [r2]
   1c2d4:	ldr	r3, [r1]
   1c2d8:	add	ip, ip, #1
   1c2dc:	cmp	r3, ip
   1c2e0:	add	r2, r2, #16
   1c2e4:	bhi	1c260 <_ZdlPv@@Base+0x29d4>
   1c2e8:	mov	r0, #0
   1c2ec:	pop	{r4, r5, r6, pc}
   1c2f0:	add	r0, r0, #7
   1c2f4:	bic	r0, r0, #7
   1c2f8:	ldrd	r4, [r0], #8
   1c2fc:	strd	r4, [r2]
   1c300:	b	1c2d4 <_ZdlPv@@Base+0x2a48>
   1c304:	ldr	r3, [r0], #4
   1c308:	strh	r3, [r2]
   1c30c:	b	1c2d4 <_ZdlPv@@Base+0x2a48>
   1c310:	ldr	r3, [r0], #4
   1c314:	strb	r3, [r2]
   1c318:	b	1c2d4 <_ZdlPv@@Base+0x2a48>
   1c31c:	add	r0, r0, #7
   1c320:	bic	r0, r0, #7
   1c324:	ldrd	r4, [r0], #8
   1c328:	strd	r4, [r2]
   1c32c:	b	1c2d4 <_ZdlPv@@Base+0x2a48>
   1c330:	ldr	r3, [r0], #4
   1c334:	cmp	r3, #0
   1c338:	streq	lr, [r2]
   1c33c:	bne	1c2d0 <_ZdlPv@@Base+0x2a44>
   1c340:	b	1c2d4 <_ZdlPv@@Base+0x2a48>
   1c344:	ldr	r3, [r0], #4
   1c348:	cmp	r3, #0
   1c34c:	streq	r6, [r2]
   1c350:	bne	1c2d0 <_ZdlPv@@Base+0x2a44>
   1c354:	b	1c2d4 <_ZdlPv@@Base+0x2a48>
   1c358:	mov	r0, #0
   1c35c:	bx	lr
   1c360:	mvn	r0, #0
   1c364:	pop	{r4, r5, r6, pc}
   1c368:	andeq	pc, r1, ip, lsl ip	; <UNPREDICTABLE>
   1c36c:	andeq	pc, r1, r8, lsr ip	; <UNPREDICTABLE>
   1c370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c374:	mov	sl, r2
   1c378:	sub	sp, sp, #44	; 0x2c
   1c37c:	mov	fp, r1
   1c380:	mov	r3, r1
   1c384:	mov	r1, sl
   1c388:	mov	r2, #0
   1c38c:	mov	ip, #7
   1c390:	str	r2, [r3], #16
   1c394:	str	fp, [sp, #4]
   1c398:	str	r3, [fp, #4]
   1c39c:	mov	r4, r2
   1c3a0:	str	r2, [r1], #8
   1c3a4:	str	ip, [sp, #8]
   1c3a8:	mov	r7, r0
   1c3ac:	str	r3, [sp, #36]	; 0x24
   1c3b0:	str	r2, [sp, #28]
   1c3b4:	str	r1, [sp, #12]
   1c3b8:	str	r2, [sp, #16]
   1c3bc:	str	r1, [sl, #4]
   1c3c0:	str	r2, [sp, #32]
   1c3c4:	mov	r9, r2
   1c3c8:	str	ip, [sp, #24]
   1c3cc:	mov	fp, sl
   1c3d0:	b	1c3e0 <_ZdlPv@@Base+0x2b54>
   1c3d4:	cmp	r0, #37	; 0x25
   1c3d8:	mov	r5, r7
   1c3dc:	beq	1c420 <_ZdlPv@@Base+0x2b94>
   1c3e0:	mov	r2, r7
   1c3e4:	ldrb	r0, [r7], #1
   1c3e8:	cmp	r0, #0
   1c3ec:	bne	1c3d4 <_ZdlPv@@Base+0x2b48>
   1c3f0:	add	ip, r4, r4, lsl #2
   1c3f4:	ldr	fp, [sp, #4]
   1c3f8:	add	r4, r4, ip, lsl #1
   1c3fc:	mov	r1, r0
   1c400:	str	r2, [r3, r4, lsl #2]
   1c404:	ldr	r3, [sp, #16]
   1c408:	str	r3, [fp, #8]
   1c40c:	ldr	r3, [sp, #28]
   1c410:	str	r3, [fp, #12]
   1c414:	mov	r0, r1
   1c418:	add	sp, sp, #44	; 0x2c
   1c41c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c420:	add	r1, r4, r4, lsl #2
   1c424:	mvn	r8, #0
   1c428:	add	r4, r4, r1, lsl #1
   1c42c:	add	r6, r3, r4, lsl #2
   1c430:	str	r2, [r3, r4, lsl #2]
   1c434:	str	r9, [r6, #8]
   1c438:	str	r9, [r6, #12]
   1c43c:	str	r9, [r6, #16]
   1c440:	str	r9, [r6, #24]
   1c444:	str	r9, [r6, #28]
   1c448:	str	r8, [r6, #20]
   1c44c:	str	r8, [r6, #32]
   1c450:	str	r8, [r6, #40]	; 0x28
   1c454:	ldrb	r4, [r7]
   1c458:	sub	r0, r4, #48	; 0x30
   1c45c:	uxtb	r3, r0
   1c460:	cmp	r3, #9
   1c464:	bhi	1c4b0 <_ZdlPv@@Base+0x2c24>
   1c468:	b	1c928 <_ZdlPv@@Base+0x309c>
   1c46c:	cmp	r4, #45	; 0x2d
   1c470:	beq	1c4cc <_ZdlPv@@Base+0x2c40>
   1c474:	cmp	r4, #43	; 0x2b
   1c478:	beq	1c4dc <_ZdlPv@@Base+0x2c50>
   1c47c:	cmp	r4, #32
   1c480:	beq	1c4ec <_ZdlPv@@Base+0x2c60>
   1c484:	cmp	r4, #35	; 0x23
   1c488:	beq	1c4fc <_ZdlPv@@Base+0x2c70>
   1c48c:	cmp	r4, #48	; 0x30
   1c490:	beq	1c50c <_ZdlPv@@Base+0x2c80>
   1c494:	cmp	r4, #73	; 0x49
   1c498:	bne	1c51c <_ZdlPv@@Base+0x2c90>
   1c49c:	ldr	r3, [r6, #8]
   1c4a0:	orr	r3, r3, #64	; 0x40
   1c4a4:	str	r3, [r6, #8]
   1c4a8:	ldrb	r4, [r7]
   1c4ac:	mov	r5, r7
   1c4b0:	cmp	r4, #39	; 0x27
   1c4b4:	add	r7, r5, #1
   1c4b8:	bne	1c46c <_ZdlPv@@Base+0x2be0>
   1c4bc:	ldr	r3, [r6, #8]
   1c4c0:	orr	r3, r3, #1
   1c4c4:	str	r3, [r6, #8]
   1c4c8:	b	1c4a8 <_ZdlPv@@Base+0x2c1c>
   1c4cc:	ldr	r3, [r6, #8]
   1c4d0:	orr	r3, r3, #2
   1c4d4:	str	r3, [r6, #8]
   1c4d8:	b	1c4a8 <_ZdlPv@@Base+0x2c1c>
   1c4dc:	ldr	r3, [r6, #8]
   1c4e0:	orr	r3, r3, #4
   1c4e4:	str	r3, [r6, #8]
   1c4e8:	b	1c4a8 <_ZdlPv@@Base+0x2c1c>
   1c4ec:	ldr	r3, [r6, #8]
   1c4f0:	orr	r3, r3, #8
   1c4f4:	str	r3, [r6, #8]
   1c4f8:	b	1c4a8 <_ZdlPv@@Base+0x2c1c>
   1c4fc:	ldr	r3, [r6, #8]
   1c500:	orr	r3, r3, #16
   1c504:	str	r3, [r6, #8]
   1c508:	b	1c4a8 <_ZdlPv@@Base+0x2c1c>
   1c50c:	ldr	r3, [r6, #8]
   1c510:	orr	r3, r3, #32
   1c514:	str	r3, [r6, #8]
   1c518:	b	1c4a8 <_ZdlPv@@Base+0x2c1c>
   1c51c:	cmp	r4, #42	; 0x2a
   1c520:	beq	1c6f8 <_ZdlPv@@Base+0x2e6c>
   1c524:	sub	r3, r4, #48	; 0x30
   1c528:	cmp	r3, #9
   1c52c:	bls	1cd18 <_ZdlPv@@Base+0x348c>
   1c530:	cmp	r4, #46	; 0x2e
   1c534:	beq	1c790 <_ZdlPv@@Base+0x2f04>
   1c538:	add	r5, r5, #1
   1c53c:	mov	r3, #0
   1c540:	mov	r1, #1
   1c544:	b	1c54c <_ZdlPv@@Base+0x2cc0>
   1c548:	ldrb	r4, [r5], #1
   1c54c:	cmp	r4, #104	; 0x68
   1c550:	andeq	r2, r3, #1
   1c554:	mov	r7, r5
   1c558:	orreq	r3, r3, r1, lsl r2
   1c55c:	beq	1c548 <_ZdlPv@@Base+0x2cbc>
   1c560:	cmp	r4, #76	; 0x4c
   1c564:	orreq	r3, r3, #4
   1c568:	beq	1c548 <_ZdlPv@@Base+0x2cbc>
   1c56c:	cmp	r4, #108	; 0x6c
   1c570:	addeq	r3, r3, #8
   1c574:	beq	1c548 <_ZdlPv@@Base+0x2cbc>
   1c578:	cmp	r4, #106	; 0x6a
   1c57c:	addeq	r3, r3, #16
   1c580:	beq	1c548 <_ZdlPv@@Base+0x2cbc>
   1c584:	and	r2, r4, #223	; 0xdf
   1c588:	cmp	r2, #90	; 0x5a
   1c58c:	beq	1c548 <_ZdlPv@@Base+0x2cbc>
   1c590:	cmp	r4, #116	; 0x74
   1c594:	beq	1c548 <_ZdlPv@@Base+0x2cbc>
   1c598:	sub	r2, r4, #37	; 0x25
   1c59c:	cmp	r2, #83	; 0x53
   1c5a0:	ldrls	pc, [pc, r2, lsl #2]
   1c5a4:	b	1c998 <_ZdlPv@@Base+0x310c>
   1c5a8:	andeq	ip, r1, ip, lsl #17
   1c5ac:	muleq	r1, r8, r9
   1c5b0:	muleq	r1, r8, r9
   1c5b4:	muleq	r1, r8, r9
   1c5b8:	muleq	r1, r8, r9
   1c5bc:	muleq	r1, r8, r9
   1c5c0:	muleq	r1, r8, r9
   1c5c4:	muleq	r1, r8, r9
   1c5c8:	muleq	r1, r8, r9
   1c5cc:	muleq	r1, r8, r9
   1c5d0:	muleq	r1, r8, r9
   1c5d4:	muleq	r1, r8, r9
   1c5d8:	muleq	r1, r8, r9
   1c5dc:	muleq	r1, r8, r9
   1c5e0:	muleq	r1, r8, r9
   1c5e4:	muleq	r1, r8, r9
   1c5e8:	muleq	r1, r8, r9
   1c5ec:	muleq	r1, r8, r9
   1c5f0:	muleq	r1, r8, r9
   1c5f4:	muleq	r1, r8, r9
   1c5f8:	muleq	r1, r8, r9
   1c5fc:	muleq	r1, r8, r9
   1c600:	muleq	r1, r8, r9
   1c604:	muleq	r1, r8, r9
   1c608:	muleq	r1, r8, r9
   1c60c:	muleq	r1, r8, r9
   1c610:	muleq	r1, r8, r9
   1c614:	muleq	r1, r8, r9
   1c618:	andeq	ip, r1, r0, ror #21
   1c61c:	muleq	r1, r8, r9
   1c620:	andeq	ip, r1, ip, lsr #16
   1c624:	muleq	r1, r8, r9
   1c628:	andeq	ip, r1, r0, ror #21
   1c62c:	andeq	ip, r1, r0, ror #21
   1c630:	andeq	ip, r1, r0, ror #21
   1c634:	muleq	r1, r8, r9
   1c638:	muleq	r1, r8, r9
   1c63c:	muleq	r1, r8, r9
   1c640:	muleq	r1, r8, r9
   1c644:	muleq	r1, r8, r9
   1c648:	muleq	r1, r8, r9
   1c64c:	muleq	r1, r8, r9
   1c650:	muleq	r1, r8, r9
   1c654:	muleq	r1, r8, r9
   1c658:	muleq	r1, r8, r9
   1c65c:	muleq	r1, r8, r9
   1c660:	andeq	ip, r1, r4, lsr #24
   1c664:	muleq	r1, r8, r9
   1c668:	muleq	r1, r8, r9
   1c66c:	muleq	r1, r8, r9
   1c670:	muleq	r1, r8, r9
   1c674:	andeq	ip, r1, r0, ror #23
   1c678:	muleq	r1, r8, r9
   1c67c:	muleq	r1, r8, r9
   1c680:	muleq	r1, r8, r9
   1c684:	muleq	r1, r8, r9
   1c688:	muleq	r1, r8, r9
   1c68c:	muleq	r1, r8, r9
   1c690:	muleq	r1, r8, r9
   1c694:	muleq	r1, r8, r9
   1c698:	andeq	ip, r1, r0, ror #21
   1c69c:	muleq	r1, r8, r9
   1c6a0:	andeq	ip, r1, ip, asr #23
   1c6a4:	andeq	ip, r1, r8, lsl #23
   1c6a8:	andeq	ip, r1, r0, ror #21
   1c6ac:	andeq	ip, r1, r0, ror #21
   1c6b0:	andeq	ip, r1, r0, ror #21
   1c6b4:	muleq	r1, r8, r9
   1c6b8:	andeq	ip, r1, r8, lsl #23
   1c6bc:	muleq	r1, r8, r9
   1c6c0:	muleq	r1, r8, r9
   1c6c4:	muleq	r1, r8, r9
   1c6c8:	muleq	r1, r8, r9
   1c6cc:	andeq	ip, r1, r0, asr #24
   1c6d0:	andeq	ip, r1, r0, ror #23
   1c6d4:	andeq	ip, r1, r4, lsr ip
   1c6d8:	muleq	r1, r8, r9
   1c6dc:	muleq	r1, r8, r9
   1c6e0:	andeq	ip, r1, r4, ror fp
   1c6e4:	muleq	r1, r8, r9
   1c6e8:	andeq	ip, r1, r0, ror #23
   1c6ec:	muleq	r1, r8, r9
   1c6f0:	muleq	r1, r8, r9
   1c6f4:	andeq	ip, r1, r0, ror #23
   1c6f8:	str	r5, [r6, #12]
   1c6fc:	str	r7, [r6, #16]
   1c700:	ldrb	r3, [r5, #1]
   1c704:	ldr	r2, [sp, #16]
   1c708:	sub	r3, r3, #48	; 0x30
   1c70c:	cmp	r2, #0
   1c710:	moveq	r2, #1
   1c714:	str	r2, [sp, #16]
   1c718:	uxtb	r2, r3
   1c71c:	cmp	r2, #9
   1c720:	bls	1cb04 <_ZdlPv@@Base+0x3278>
   1c724:	ldr	r4, [r6, #20]
   1c728:	cmn	r4, #1
   1c72c:	beq	1cac0 <_ZdlPv@@Base+0x3234>
   1c730:	ldr	r3, [sp, #8]
   1c734:	ldr	sl, [fp, #4]
   1c738:	cmp	r3, r4
   1c73c:	bls	1ca28 <_ZdlPv@@Base+0x319c>
   1c740:	ldr	r2, [fp]
   1c744:	cmp	r2, r4
   1c748:	bhi	1c764 <_ZdlPv@@Base+0x2ed8>
   1c74c:	sub	r1, sl, #16
   1c750:	add	r2, r2, #1
   1c754:	cmp	r2, r4
   1c758:	str	r9, [r1, r2, lsl #4]
   1c75c:	bls	1c750 <_ZdlPv@@Base+0x2ec4>
   1c760:	str	r2, [fp]
   1c764:	ldr	r3, [sl, r4, lsl #4]
   1c768:	cmp	r3, #0
   1c76c:	bne	1cd74 <_ZdlPv@@Base+0x34e8>
   1c770:	mov	r3, r7
   1c774:	mov	r2, #5
   1c778:	str	r2, [sl, r4, lsl #4]
   1c77c:	ldrb	r4, [r3], #1
   1c780:	mov	r5, r7
   1c784:	cmp	r4, #46	; 0x2e
   1c788:	mov	r7, r3
   1c78c:	bne	1c538 <_ZdlPv@@Base+0x2cac>
   1c790:	ldrb	r3, [r5, #1]
   1c794:	cmp	r3, #42	; 0x2a
   1c798:	bne	1c9e0 <_ZdlPv@@Base+0x3154>
   1c79c:	add	r7, r5, #2
   1c7a0:	str	r5, [r6, #24]
   1c7a4:	str	r7, [r6, #28]
   1c7a8:	ldrb	r1, [r5, #2]
   1c7ac:	ldr	r3, [sp, #28]
   1c7b0:	sub	r1, r1, #48	; 0x30
   1c7b4:	cmp	r3, #2
   1c7b8:	movcc	r3, #2
   1c7bc:	str	r3, [sp, #28]
   1c7c0:	uxtb	r3, r1
   1c7c4:	cmp	r3, #9
   1c7c8:	bls	1cef4 <_ZdlPv@@Base+0x3668>
   1c7cc:	ldr	r4, [r6, #32]
   1c7d0:	cmn	r4, #1
   1c7d4:	beq	1ced4 <_ZdlPv@@Base+0x3648>
   1c7d8:	ldr	r3, [sp, #8]
   1c7dc:	ldr	sl, [fp, #4]
   1c7e0:	cmp	r3, r4
   1c7e4:	bls	1cdf8 <_ZdlPv@@Base+0x356c>
   1c7e8:	ldr	r2, [fp]
   1c7ec:	cmp	r2, r4
   1c7f0:	bhi	1c80c <_ZdlPv@@Base+0x2f80>
   1c7f4:	sub	r1, sl, #16
   1c7f8:	add	r2, r2, #1
   1c7fc:	cmp	r2, r4
   1c800:	str	r9, [r1, r2, lsl #4]
   1c804:	bls	1c7f8 <_ZdlPv@@Base+0x2f6c>
   1c808:	str	r2, [fp]
   1c80c:	ldr	r3, [sl, r4, lsl #4]
   1c810:	cmp	r3, #0
   1c814:	bne	1ce58 <_ZdlPv@@Base+0x35cc>
   1c818:	mov	r3, #5
   1c81c:	str	r3, [sl, r4, lsl #4]
   1c820:	mov	r5, r7
   1c824:	ldrb	r4, [r7]
   1c828:	b	1c538 <_ZdlPv@@Base+0x2cac>
   1c82c:	mov	r4, #99	; 0x63
   1c830:	mov	r3, #14
   1c834:	str	r3, [sp, #20]
   1c838:	cmn	r8, #1
   1c83c:	strne	r8, [r6, #40]	; 0x28
   1c840:	beq	1ccf8 <_ZdlPv@@Base+0x346c>
   1c844:	ldr	r3, [sp, #8]
   1c848:	ldr	sl, [fp, #4]
   1c84c:	cmp	r3, r8
   1c850:	bls	1cc9c <_ZdlPv@@Base+0x3410>
   1c854:	ldr	r3, [fp]
   1c858:	cmp	r3, r8
   1c85c:	bhi	1c878 <_ZdlPv@@Base+0x2fec>
   1c860:	sub	r1, sl, #16
   1c864:	add	r3, r3, #1
   1c868:	cmp	r3, r8
   1c86c:	str	r9, [r1, r3, lsl #4]
   1c870:	bls	1c864 <_ZdlPv@@Base+0x2fd8>
   1c874:	str	r3, [fp]
   1c878:	ldr	r3, [sl, r8, lsl #4]
   1c87c:	cmp	r3, #0
   1c880:	bne	1cc84 <_ZdlPv@@Base+0x33f8>
   1c884:	ldr	r3, [sp, #20]
   1c888:	str	r3, [sl, r8, lsl #4]
   1c88c:	ldr	r3, [sp, #4]
   1c890:	strb	r4, [r6, #36]	; 0x24
   1c894:	ldr	r2, [sp, #24]
   1c898:	ldr	r4, [r3]
   1c89c:	str	r5, [r6, #4]
   1c8a0:	add	r4, r4, #1
   1c8a4:	cmp	r2, r4
   1c8a8:	str	r4, [r3]
   1c8ac:	ldrhi	r3, [r3, #4]
   1c8b0:	bhi	1c3e0 <_ZdlPv@@Base+0x2b54>
   1c8b4:	ldr	r3, [sp, #24]
   1c8b8:	cmp	r3, #0
   1c8bc:	blt	1cfdc <_ZdlPv@@Base+0x3750>
   1c8c0:	ldr	r3, [sp, #24]
   1c8c4:	ldr	r2, [pc, #1872]	; 1d01c <_ZdlPv@@Base+0x3790>
   1c8c8:	lsl	r5, r3, #1
   1c8cc:	cmp	r5, r2
   1c8d0:	bhi	1cfdc <_ZdlPv@@Base+0x3750>
   1c8d4:	ldr	r2, [sp, #4]
   1c8d8:	add	r1, r3, r3, lsl #2
   1c8dc:	ldr	r6, [r2, #4]
   1c8e0:	add	r1, r3, r1, lsl #1
   1c8e4:	ldr	r3, [sp, #36]	; 0x24
   1c8e8:	lsl	r1, r1, #3
   1c8ec:	cmp	r3, r6
   1c8f0:	beq	1ca88 <_ZdlPv@@Base+0x31fc>
   1c8f4:	mov	r0, r6
   1c8f8:	bl	110c4 <realloc@plt>
   1c8fc:	subs	r3, r0, #0
   1c900:	beq	1cfdc <_ZdlPv@@Base+0x3750>
   1c904:	ldr	r2, [sp, #4]
   1c908:	ldm	r2, {r4, r6}
   1c90c:	ldr	r2, [sp, #36]	; 0x24
   1c910:	cmp	r2, r6
   1c914:	beq	1ca98 <_ZdlPv@@Base+0x320c>
   1c918:	ldr	r2, [sp, #4]
   1c91c:	str	r5, [sp, #24]
   1c920:	str	r3, [r2, #4]
   1c924:	b	1c3e0 <_ZdlPv@@Base+0x2b54>
   1c928:	mov	r2, r7
   1c92c:	ldrb	r3, [r2, #1]!
   1c930:	sub	r1, r3, #48	; 0x30
   1c934:	cmp	r1, #9
   1c938:	bls	1c92c <_ZdlPv@@Base+0x30a0>
   1c93c:	cmp	r3, #36	; 0x24
   1c940:	mvnne	r8, #0
   1c944:	bne	1c4b0 <_ZdlPv@@Base+0x2c24>
   1c948:	mov	r2, #0
   1c94c:	b	1c958 <_ZdlPv@@Base+0x30cc>
   1c950:	cmp	ip, #9
   1c954:	bhi	1cf64 <_ZdlPv@@Base+0x36d8>
   1c958:	ldr	r3, [pc, #1728]	; 1d020 <_ZdlPv@@Base+0x3794>
   1c95c:	mov	r1, r5
   1c960:	cmp	r2, r3
   1c964:	addls	r2, r2, r2, lsl #2
   1c968:	mvnhi	r3, #0
   1c96c:	lslls	r3, r2, #1
   1c970:	ldrb	ip, [r5, #1]!
   1c974:	adds	r3, r0, r3
   1c978:	mov	r2, r3
   1c97c:	sub	r0, ip, #48	; 0x30
   1c980:	uxtb	ip, r0
   1c984:	bcc	1c950 <_ZdlPv@@Base+0x30c4>
   1c988:	cmp	ip, #9
   1c98c:	mvn	r3, #0
   1c990:	mov	r1, r5
   1c994:	bls	1c970 <_ZdlPv@@Base+0x30e4>
   1c998:	mov	sl, fp
   1c99c:	ldr	fp, [sp, #4]
   1c9a0:	ldr	r3, [sl, #4]
   1c9a4:	ldr	r2, [sp, #12]
   1c9a8:	cmp	r2, r3
   1c9ac:	beq	1c9b8 <_ZdlPv@@Base+0x312c>
   1c9b0:	mov	r0, r3
   1c9b4:	bl	11004 <free@plt>
   1c9b8:	ldr	r0, [fp, #4]
   1c9bc:	ldr	r3, [sp, #36]	; 0x24
   1c9c0:	cmp	r3, r0
   1c9c4:	beq	1c9cc <_ZdlPv@@Base+0x3140>
   1c9c8:	bl	11004 <free@plt>
   1c9cc:	bl	11214 <__errno_location@plt>
   1c9d0:	mov	r3, #22
   1c9d4:	mvn	r1, #0
   1c9d8:	str	r3, [r0]
   1c9dc:	b	1c414 <_ZdlPv@@Base+0x2b88>
   1c9e0:	str	r5, [r6, #24]
   1c9e4:	ldrb	r3, [r5, #1]
   1c9e8:	sub	r3, r3, #48	; 0x30
   1c9ec:	cmp	r3, #9
   1c9f0:	bhi	1cff8 <_ZdlPv@@Base+0x376c>
   1c9f4:	ldrb	r3, [r7, #1]!
   1c9f8:	sub	r3, r3, #48	; 0x30
   1c9fc:	cmp	r3, #9
   1ca00:	bls	1c9f4 <_ZdlPv@@Base+0x3168>
   1ca04:	sub	r3, r7, r5
   1ca08:	mov	r5, r7
   1ca0c:	ldr	r2, [sp, #28]
   1ca10:	str	r7, [r6, #28]
   1ca14:	cmp	r2, r3
   1ca18:	movcs	r3, r2
   1ca1c:	ldrb	r4, [r7]
   1ca20:	str	r3, [sp, #28]
   1ca24:	b	1c538 <_ZdlPv@@Base+0x2cac>
   1ca28:	ldr	r3, [sp, #8]
   1ca2c:	lsl	r3, r3, #1
   1ca30:	cmp	r3, r4
   1ca34:	str	r3, [sp, #8]
   1ca38:	addls	r3, r4, #1
   1ca3c:	strls	r3, [sp, #8]
   1ca40:	ldr	r3, [sp, #8]
   1ca44:	cmn	r3, #-268435455	; 0xf0000001
   1ca48:	bhi	1d004 <_ZdlPv@@Base+0x3778>
   1ca4c:	ldr	r2, [sp, #12]
   1ca50:	lsl	r1, r3, #4
   1ca54:	cmp	r2, sl
   1ca58:	beq	1cdb4 <_ZdlPv@@Base+0x3528>
   1ca5c:	mov	r0, sl
   1ca60:	bl	110c4 <realloc@plt>
   1ca64:	ldr	r1, [fp, #4]
   1ca68:	subs	sl, r0, #0
   1ca6c:	beq	1d008 <_ZdlPv@@Base+0x377c>
   1ca70:	ldr	r3, [sp, #12]
   1ca74:	ldr	r2, [fp]
   1ca78:	cmp	r3, r1
   1ca7c:	beq	1ce9c <_ZdlPv@@Base+0x3610>
   1ca80:	str	sl, [fp, #4]
   1ca84:	b	1c744 <_ZdlPv@@Base+0x2eb8>
   1ca88:	mov	r0, r1
   1ca8c:	bl	111b4 <malloc@plt>
   1ca90:	subs	r3, r0, #0
   1ca94:	beq	1ceb0 <_ZdlPv@@Base+0x3624>
   1ca98:	add	r2, r4, r4, lsl #2
   1ca9c:	mov	r0, r3
   1caa0:	add	r2, r4, r2, lsl #1
   1caa4:	mov	r1, r6
   1caa8:	lsl	r2, r2, #2
   1caac:	bl	1119c <memcpy@plt>
   1cab0:	ldr	r2, [sp, #4]
   1cab4:	ldr	r4, [r2]
   1cab8:	mov	r3, r0
   1cabc:	b	1c918 <_ZdlPv@@Base+0x308c>
   1cac0:	ldr	r3, [sp, #32]
   1cac4:	cmn	r3, #1
   1cac8:	str	r3, [r6, #20]
   1cacc:	add	r3, r3, #1
   1cad0:	beq	1c998 <_ZdlPv@@Base+0x310c>
   1cad4:	ldr	r4, [sp, #32]
   1cad8:	str	r3, [sp, #32]
   1cadc:	b	1c730 <_ZdlPv@@Base+0x2ea4>
   1cae0:	cmp	r3, #15
   1cae4:	movgt	r3, #12
   1cae8:	strgt	r3, [sp, #20]
   1caec:	bgt	1c838 <_ZdlPv@@Base+0x2fac>
   1caf0:	tst	r3, #4
   1caf4:	movne	r3, #12
   1caf8:	moveq	r3, #11
   1cafc:	str	r3, [sp, #20]
   1cb00:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cb04:	mov	r1, r7
   1cb08:	ldrb	r2, [r1, #1]!
   1cb0c:	sub	r0, r2, #48	; 0x30
   1cb10:	cmp	r0, #9
   1cb14:	bls	1cb08 <_ZdlPv@@Base+0x327c>
   1cb18:	cmp	r2, #36	; 0x24
   1cb1c:	bne	1c724 <_ZdlPv@@Base+0x2e98>
   1cb20:	mov	r1, #0
   1cb24:	b	1cb30 <_ZdlPv@@Base+0x32a4>
   1cb28:	cmp	ip, #9
   1cb2c:	bhi	1cfac <_ZdlPv@@Base+0x3720>
   1cb30:	ldr	r2, [pc, #1256]	; 1d020 <_ZdlPv@@Base+0x3794>
   1cb34:	mov	r0, r7
   1cb38:	cmp	r1, r2
   1cb3c:	addls	r1, r1, r1, lsl #2
   1cb40:	mvnhi	r2, #0
   1cb44:	lslls	r2, r1, #1
   1cb48:	ldrb	ip, [r7, #1]!
   1cb4c:	adds	r2, r3, r2
   1cb50:	mov	r1, r2
   1cb54:	sub	r3, ip, #48	; 0x30
   1cb58:	uxtb	ip, r3
   1cb5c:	bcc	1cb28 <_ZdlPv@@Base+0x329c>
   1cb60:	cmp	ip, #9
   1cb64:	mvn	r2, #0
   1cb68:	mov	r0, r7
   1cb6c:	bls	1cb48 <_ZdlPv@@Base+0x32bc>
   1cb70:	b	1c998 <_ZdlPv@@Base+0x310c>
   1cb74:	cmp	r3, #7
   1cb78:	movgt	r3, #16
   1cb7c:	movle	r3, #15
   1cb80:	str	r3, [sp, #20]
   1cb84:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cb88:	cmp	r3, #15
   1cb8c:	bgt	1ce84 <_ZdlPv@@Base+0x35f8>
   1cb90:	tst	r3, #4
   1cb94:	bne	1ce84 <_ZdlPv@@Base+0x35f8>
   1cb98:	cmp	r3, #7
   1cb9c:	movgt	r3, #7
   1cba0:	strgt	r3, [sp, #20]
   1cba4:	bgt	1c838 <_ZdlPv@@Base+0x2fac>
   1cba8:	tst	r3, #2
   1cbac:	movne	r3, #1
   1cbb0:	strne	r3, [sp, #20]
   1cbb4:	bne	1c838 <_ZdlPv@@Base+0x2fac>
   1cbb8:	tst	r3, #1
   1cbbc:	movne	r3, #3
   1cbc0:	moveq	r3, #5
   1cbc4:	str	r3, [sp, #20]
   1cbc8:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cbcc:	cmp	r3, #7
   1cbd0:	movgt	r3, #14
   1cbd4:	movle	r3, #13
   1cbd8:	str	r3, [sp, #20]
   1cbdc:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cbe0:	cmp	r3, #15
   1cbe4:	bgt	1ce78 <_ZdlPv@@Base+0x35ec>
   1cbe8:	tst	r3, #4
   1cbec:	bne	1ce78 <_ZdlPv@@Base+0x35ec>
   1cbf0:	cmp	r3, #7
   1cbf4:	movgt	r3, #8
   1cbf8:	strgt	r3, [sp, #20]
   1cbfc:	bgt	1c838 <_ZdlPv@@Base+0x2fac>
   1cc00:	tst	r3, #2
   1cc04:	movne	r3, #2
   1cc08:	strne	r3, [sp, #20]
   1cc0c:	bne	1c838 <_ZdlPv@@Base+0x2fac>
   1cc10:	tst	r3, #1
   1cc14:	movne	r3, #4
   1cc18:	moveq	r3, #6
   1cc1c:	str	r3, [sp, #20]
   1cc20:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cc24:	mov	r3, #16
   1cc28:	str	r3, [sp, #20]
   1cc2c:	mov	r4, #115	; 0x73
   1cc30:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cc34:	mov	r3, #17
   1cc38:	str	r3, [sp, #20]
   1cc3c:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cc40:	cmp	r3, #15
   1cc44:	bgt	1ce6c <_ZdlPv@@Base+0x35e0>
   1cc48:	tst	r3, #4
   1cc4c:	bne	1ce6c <_ZdlPv@@Base+0x35e0>
   1cc50:	cmp	r3, #7
   1cc54:	movgt	r3, #21
   1cc58:	strgt	r3, [sp, #20]
   1cc5c:	bgt	1c838 <_ZdlPv@@Base+0x2fac>
   1cc60:	tst	r3, #2
   1cc64:	movne	r3, #18
   1cc68:	strne	r3, [sp, #20]
   1cc6c:	bne	1c838 <_ZdlPv@@Base+0x2fac>
   1cc70:	tst	r3, #1
   1cc74:	movne	r3, #19
   1cc78:	moveq	r3, #20
   1cc7c:	str	r3, [sp, #20]
   1cc80:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1cc84:	ldr	r2, [sp, #20]
   1cc88:	cmp	r3, r2
   1cc8c:	beq	1c88c <_ZdlPv@@Base+0x3000>
   1cc90:	mov	r3, sl
   1cc94:	ldr	fp, [sp, #4]
   1cc98:	b	1c9a4 <_ZdlPv@@Base+0x3118>
   1cc9c:	ldr	r3, [sp, #8]
   1cca0:	lsl	r3, r3, #1
   1cca4:	cmp	r3, r8
   1cca8:	str	r3, [sp, #8]
   1ccac:	addls	r3, r8, #1
   1ccb0:	strls	r3, [sp, #8]
   1ccb4:	ldr	r3, [sp, #8]
   1ccb8:	cmn	r3, #-268435455	; 0xf0000001
   1ccbc:	bhi	1d004 <_ZdlPv@@Base+0x3778>
   1ccc0:	ldr	r2, [sp, #12]
   1ccc4:	lsl	r1, r3, #4
   1ccc8:	cmp	r2, sl
   1cccc:	beq	1cd88 <_ZdlPv@@Base+0x34fc>
   1ccd0:	mov	r0, sl
   1ccd4:	bl	110c4 <realloc@plt>
   1ccd8:	subs	sl, r0, #0
   1ccdc:	beq	1cfdc <_ZdlPv@@Base+0x3750>
   1cce0:	ldr	r3, [fp, #4]
   1cce4:	ldr	r2, [sp, #12]
   1cce8:	cmp	r2, r3
   1ccec:	beq	1d010 <_ZdlPv@@Base+0x3784>
   1ccf0:	str	sl, [fp, #4]
   1ccf4:	b	1c854 <_ZdlPv@@Base+0x2fc8>
   1ccf8:	ldr	r3, [sp, #32]
   1ccfc:	cmn	r3, #1
   1cd00:	str	r3, [r6, #40]	; 0x28
   1cd04:	add	r3, r3, #1
   1cd08:	beq	1c998 <_ZdlPv@@Base+0x310c>
   1cd0c:	ldr	r8, [sp, #32]
   1cd10:	str	r3, [sp, #32]
   1cd14:	b	1c844 <_ZdlPv@@Base+0x2fb8>
   1cd18:	str	r5, [r6, #12]
   1cd1c:	ldrb	r3, [r5]
   1cd20:	sub	r3, r3, #48	; 0x30
   1cd24:	cmp	r3, #9
   1cd28:	bhi	1cd68 <_ZdlPv@@Base+0x34dc>
   1cd2c:	mov	r7, r5
   1cd30:	b	1cd38 <_ZdlPv@@Base+0x34ac>
   1cd34:	mov	r7, r2
   1cd38:	ldrb	r3, [r7, #1]
   1cd3c:	add	r2, r7, #1
   1cd40:	sub	r3, r3, #48	; 0x30
   1cd44:	cmp	r3, #9
   1cd48:	bls	1cd34 <_ZdlPv@@Base+0x34a8>
   1cd4c:	ldr	r3, [sp, #16]
   1cd50:	sub	r5, r2, r5
   1cd54:	cmp	r3, r5
   1cd58:	movcc	r3, r5
   1cd5c:	add	r7, r7, #2
   1cd60:	mov	r5, r2
   1cd64:	str	r3, [sp, #16]
   1cd68:	str	r5, [r6, #16]
   1cd6c:	ldrb	r4, [r5]
   1cd70:	b	1c530 <_ZdlPv@@Base+0x2ca4>
   1cd74:	cmp	r3, #5
   1cd78:	bne	1cc90 <_ZdlPv@@Base+0x3404>
   1cd7c:	mov	r5, r7
   1cd80:	ldrb	r4, [r7], #1
   1cd84:	b	1c530 <_ZdlPv@@Base+0x2ca4>
   1cd88:	mov	r0, r1
   1cd8c:	bl	111b4 <malloc@plt>
   1cd90:	subs	r3, r0, #0
   1cd94:	beq	1cdc4 <_ZdlPv@@Base+0x3538>
   1cd98:	ldr	r2, [fp]
   1cd9c:	mov	r1, sl
   1cda0:	mov	r0, r3
   1cda4:	lsl	r2, r2, #4
   1cda8:	bl	1119c <memcpy@plt>
   1cdac:	mov	sl, r0
   1cdb0:	b	1ccf0 <_ZdlPv@@Base+0x3464>
   1cdb4:	mov	r0, r1
   1cdb8:	bl	111b4 <malloc@plt>
   1cdbc:	cmp	r0, #0
   1cdc0:	bne	1ce90 <_ZdlPv@@Base+0x3604>
   1cdc4:	ldr	fp, [sp, #4]
   1cdc8:	ldr	r0, [fp, #4]
   1cdcc:	ldr	r3, [sp, #36]	; 0x24
   1cdd0:	cmp	r3, r0
   1cdd4:	beq	1cddc <_ZdlPv@@Base+0x3550>
   1cdd8:	bl	11004 <free@plt>
   1cddc:	bl	11214 <__errno_location@plt>
   1cde0:	mov	r3, #12
   1cde4:	mvn	r1, #0
   1cde8:	str	r3, [r0]
   1cdec:	mov	r0, r1
   1cdf0:	add	sp, sp, #44	; 0x2c
   1cdf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cdf8:	ldr	r3, [sp, #8]
   1cdfc:	lsl	r3, r3, #1
   1ce00:	cmp	r3, r4
   1ce04:	str	r3, [sp, #8]
   1ce08:	addls	r3, r4, #1
   1ce0c:	strls	r3, [sp, #8]
   1ce10:	ldr	r3, [sp, #8]
   1ce14:	cmn	r3, #-268435455	; 0xf0000001
   1ce18:	bhi	1d004 <_ZdlPv@@Base+0x3778>
   1ce1c:	ldr	r2, [sp, #12]
   1ce20:	lsl	r1, r3, #4
   1ce24:	cmp	r2, sl
   1ce28:	beq	1cf7c <_ZdlPv@@Base+0x36f0>
   1ce2c:	mov	r0, sl
   1ce30:	bl	110c4 <realloc@plt>
   1ce34:	ldr	r1, [fp, #4]
   1ce38:	subs	sl, r0, #0
   1ce3c:	beq	1d008 <_ZdlPv@@Base+0x377c>
   1ce40:	ldr	r3, [sp, #12]
   1ce44:	ldr	r2, [fp]
   1ce48:	cmp	r3, r1
   1ce4c:	beq	1cf98 <_ZdlPv@@Base+0x370c>
   1ce50:	str	sl, [fp, #4]
   1ce54:	b	1c7ec <_ZdlPv@@Base+0x2f60>
   1ce58:	cmp	r3, #5
   1ce5c:	bne	1cc90 <_ZdlPv@@Base+0x3404>
   1ce60:	ldrb	r4, [r7]
   1ce64:	mov	r5, r7
   1ce68:	b	1c538 <_ZdlPv@@Base+0x2cac>
   1ce6c:	mov	r3, #22
   1ce70:	str	r3, [sp, #20]
   1ce74:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1ce78:	mov	r3, #10
   1ce7c:	str	r3, [sp, #20]
   1ce80:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1ce84:	mov	r3, #9
   1ce88:	str	r3, [sp, #20]
   1ce8c:	b	1c838 <_ZdlPv@@Base+0x2fac>
   1ce90:	ldr	r2, [fp]
   1ce94:	ldr	r1, [sp, #12]
   1ce98:	mov	sl, r0
   1ce9c:	lsl	r2, r2, #4
   1cea0:	mov	r0, sl
   1cea4:	bl	1119c <memcpy@plt>
   1cea8:	ldr	r2, [fp]
   1ceac:	b	1ca80 <_ZdlPv@@Base+0x31f4>
   1ceb0:	mov	sl, fp
   1ceb4:	ldr	r3, [sp, #12]
   1ceb8:	ldr	r1, [sl, #4]
   1cebc:	ldr	fp, [sp, #4]
   1cec0:	cmp	r3, r1
   1cec4:	beq	1cddc <_ZdlPv@@Base+0x3550>
   1cec8:	mov	r0, r1
   1cecc:	bl	11004 <free@plt>
   1ced0:	b	1cdc8 <_ZdlPv@@Base+0x353c>
   1ced4:	ldr	r3, [sp, #32]
   1ced8:	cmn	r3, #1
   1cedc:	str	r3, [r6, #32]
   1cee0:	add	r3, r3, #1
   1cee4:	beq	1c998 <_ZdlPv@@Base+0x310c>
   1cee8:	ldr	r4, [sp, #32]
   1ceec:	str	r3, [sp, #32]
   1cef0:	b	1c7d8 <_ZdlPv@@Base+0x2f4c>
   1cef4:	mov	r2, r7
   1cef8:	ldrb	r3, [r2, #1]!
   1cefc:	sub	r0, r3, #48	; 0x30
   1cf00:	cmp	r0, #9
   1cf04:	bls	1cef8 <_ZdlPv@@Base+0x366c>
   1cf08:	cmp	r3, #36	; 0x24
   1cf0c:	bne	1c7cc <_ZdlPv@@Base+0x2f40>
   1cf10:	mov	r2, #0
   1cf14:	b	1cf20 <_ZdlPv@@Base+0x3694>
   1cf18:	cmp	ip, #9
   1cf1c:	bhi	1cfc4 <_ZdlPv@@Base+0x3738>
   1cf20:	ldr	r3, [pc, #248]	; 1d020 <_ZdlPv@@Base+0x3794>
   1cf24:	mov	r0, r7
   1cf28:	cmp	r2, r3
   1cf2c:	addls	r2, r2, r2, lsl #2
   1cf30:	mvnhi	r3, #0
   1cf34:	lslls	r3, r2, #1
   1cf38:	ldrb	ip, [r7, #1]!
   1cf3c:	adds	r3, r1, r3
   1cf40:	mov	r2, r3
   1cf44:	sub	r1, ip, #48	; 0x30
   1cf48:	uxtb	ip, r1
   1cf4c:	bcc	1cf18 <_ZdlPv@@Base+0x368c>
   1cf50:	cmp	ip, #9
   1cf54:	mvn	r3, #0
   1cf58:	mov	r0, r7
   1cf5c:	bls	1cf38 <_ZdlPv@@Base+0x36ac>
   1cf60:	b	1c998 <_ZdlPv@@Base+0x310c>
   1cf64:	sub	r8, r3, #1
   1cf68:	cmn	r8, #3
   1cf6c:	bhi	1c998 <_ZdlPv@@Base+0x310c>
   1cf70:	add	r5, r1, #2
   1cf74:	ldrb	r4, [r1, #2]
   1cf78:	b	1c4b0 <_ZdlPv@@Base+0x2c24>
   1cf7c:	mov	r0, r1
   1cf80:	bl	111b4 <malloc@plt>
   1cf84:	cmp	r0, #0
   1cf88:	beq	1cdc4 <_ZdlPv@@Base+0x3538>
   1cf8c:	ldr	r2, [fp]
   1cf90:	ldr	r1, [sp, #12]
   1cf94:	mov	sl, r0
   1cf98:	lsl	r2, r2, #4
   1cf9c:	mov	r0, sl
   1cfa0:	bl	1119c <memcpy@plt>
   1cfa4:	ldr	r2, [fp]
   1cfa8:	b	1ce50 <_ZdlPv@@Base+0x35c4>
   1cfac:	sub	r4, r2, #1
   1cfb0:	cmn	r4, #3
   1cfb4:	bhi	1c998 <_ZdlPv@@Base+0x310c>
   1cfb8:	str	r4, [r6, #20]
   1cfbc:	add	r7, r0, #2
   1cfc0:	b	1c730 <_ZdlPv@@Base+0x2ea4>
   1cfc4:	sub	r4, r3, #1
   1cfc8:	cmn	r4, #3
   1cfcc:	bhi	1c998 <_ZdlPv@@Base+0x310c>
   1cfd0:	str	r4, [r6, #32]
   1cfd4:	add	r7, r0, #2
   1cfd8:	b	1c7d8 <_ZdlPv@@Base+0x2f4c>
   1cfdc:	mov	sl, fp
   1cfe0:	ldr	fp, [sp, #4]
   1cfe4:	ldr	r1, [sl, #4]
   1cfe8:	ldr	r3, [sp, #12]
   1cfec:	cmp	r3, r1
   1cff0:	bne	1cec8 <_ZdlPv@@Base+0x363c>
   1cff4:	b	1cdc8 <_ZdlPv@@Base+0x353c>
   1cff8:	mov	r5, r7
   1cffc:	mov	r3, #1
   1d000:	b	1ca0c <_ZdlPv@@Base+0x3180>
   1d004:	mov	r1, sl
   1d008:	ldr	fp, [sp, #4]
   1d00c:	b	1cfe8 <_ZdlPv@@Base+0x375c>
   1d010:	mov	r3, sl
   1d014:	mov	sl, r2
   1d018:	b	1cd98 <_ZdlPv@@Base+0x350c>
   1d01c:	ldrbeq	r7, [r1, #1117]	; 0x45d
   1d020:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   1d024:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d028:	mov	r7, r0
   1d02c:	ldr	r6, [pc, #72]	; 1d07c <_ZdlPv@@Base+0x37f0>
   1d030:	ldr	r5, [pc, #72]	; 1d080 <_ZdlPv@@Base+0x37f4>
   1d034:	add	r6, pc, r6
   1d038:	add	r5, pc, r5
   1d03c:	sub	r6, r6, r5
   1d040:	mov	r8, r1
   1d044:	mov	r9, r2
   1d048:	bl	10fc0 <__aeabi_atexit@plt-0x20>
   1d04c:	asrs	r6, r6, #2
   1d050:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d054:	mov	r4, #0
   1d058:	add	r4, r4, #1
   1d05c:	ldr	r3, [r5], #4
   1d060:	mov	r2, r9
   1d064:	mov	r1, r8
   1d068:	mov	r0, r7
   1d06c:	blx	r3
   1d070:	cmp	r6, r4
   1d074:	bne	1d058 <_ZdlPv@@Base+0x37cc>
   1d078:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d07c:	andeq	r3, r1, r0, ror #26
   1d080:	andeq	r3, r1, r0, lsr sp
   1d084:	bx	lr

Disassembly of section .fini:

0001d088 <.fini>:
   1d088:	push	{r3, lr}
   1d08c:	pop	{r3, pc}
