{"Michael Butler": [0, ["An investigation of the performance of various dynamic scheduling techniques", ["Michael Butler", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1992.696992", "micro", 1992]], "Yale N. Patt": [0, ["An investigation of the performance of various dynamic scheduling techniques", ["Michael Butler", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1992.696992", "micro", 1992], ["A comprehensive instruction fetch mechanism for a processor supporting speculative execution", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1992.697009", "micro", 1992]], "Kevin B. Theobald": [0, ["On the limits of program parallelism and its smoothability", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1109/MICRO.1992.696993", "micro", 1992]], "Guang R. Gao": [0, ["On the limits of program parallelism and its smoothability", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1109/MICRO.1992.696993", "micro", 1992]], "Laurie J. Hendren": [0, ["On the limits of program parallelism and its smoothability", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1109/MICRO.1992.696993", "micro", 1992]], "Sriram Vajapeyam": [0, ["On the instruction-level characteristics of scalar code in highly-vectorized scientific applications", ["Sriram Vajapeyam", "Wei-Chung Hsu"], "https://doi.org/10.1109/MICRO.1992.696994", "micro", 1992]], "Wei-Chung Hsu": [0, ["On the instruction-level characteristics of scalar code in highly-vectorized scientific applications", ["Sriram Vajapeyam", "Wei-Chung Hsu"], "https://doi.org/10.1109/MICRO.1992.696994", "micro", 1992]], "Meng-chou Chang": [1.7615283098848522e-07, ["Exploiting instruction-level parallelism with the conjugate register file scheme", ["Meng-chou Chang", "Feipei Lai", "Rung-Ji Shang"], "https://doi.org/10.1109/MICRO.1992.696995", "micro", 1992]], "Feipei Lai": [0, ["Exploiting instruction-level parallelism with the conjugate register file scheme", ["Meng-chou Chang", "Feipei Lai", "Rung-Ji Shang"], "https://doi.org/10.1109/MICRO.1992.696995", "micro", 1992]], "Rung-Ji Shang": [0, ["Exploiting instruction-level parallelism with the conjugate register file scheme", ["Meng-chou Chang", "Feipei Lai", "Rung-Ji Shang"], "https://doi.org/10.1109/MICRO.1992.696995", "micro", 1992]], "Thang Tran": [0, ["Limitation of superscalar microprocessor performance", ["Thang Tran", "Chuan-lin Wu"], "https://doi.org/10.1109/MICRO.1992.696996", "micro", 1992]], "Chuan-lin Wu": [1.7858152205008082e-05, ["Limitation of superscalar microprocessor performance", ["Thang Tran", "Chuan-lin Wu"], "https://doi.org/10.1109/MICRO.1992.696996", "micro", 1992]], "Chien-Ming Chen": [0, ["Branch merging for effective exploitation of instruction-level parallelism", ["Chien-Ming Chen", "Yunn Yen Chen", "Chung-Ta King"], "https://doi.org/10.1109/MICRO.1992.696997", "micro", 1992]], "Yunn Yen Chen": [0, ["Branch merging for effective exploitation of instruction-level parallelism", ["Chien-Ming Chen", "Yunn Yen Chen", "Chung-Ta King"], "https://doi.org/10.1109/MICRO.1992.696997", "micro", 1992]], "Chung-Ta King": [0, ["Branch merging for effective exploitation of instruction-level parallelism", ["Chien-Ming Chen", "Yunn Yen Chen", "Chung-Ta King"], "https://doi.org/10.1109/MICRO.1992.696997", "micro", 1992]], "Alessandro De Gloria": [0, ["A non-deterministic scheduler for a software pipelining compiler", ["Alessandro De Gloria", "Paolo Faraboschi", "Mauro Olivieri"], "https://doi.org/10.1109/MICRO.1992.696998", "micro", 1992]], "Paolo Faraboschi": [0, ["A non-deterministic scheduler for a software pipelining compiler", ["Alessandro De Gloria", "Paolo Faraboschi", "Mauro Olivieri"], "https://doi.org/10.1109/MICRO.1992.696998", "micro", 1992]], "Mauro Olivieri": [0, ["A non-deterministic scheduler for a software pipelining compiler", ["Alessandro De Gloria", "Paolo Faraboschi", "Mauro Olivieri"], "https://doi.org/10.1109/MICRO.1992.696998", "micro", 1992]], "Scott A. Mahlke": [0, ["Effective compiler support for predicated execution using the hyperblock", ["Scott A. Mahlke", "David C. Lin", "William Y. Chen", "Richard E. Hank", "Roger A. Bringmann"], "https://doi.org/10.1109/MICRO.1992.696999", "micro", 1992], ["An efficient architecture for loop based data preloading", ["William Y. Chen", "Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "James E. Sicolo"], "https://doi.org/10.1109/MICRO.1992.697003", "micro", 1992]], "David C. Lin": [0, ["Effective compiler support for predicated execution using the hyperblock", ["Scott A. Mahlke", "David C. Lin", "William Y. Chen", "Richard E. Hank", "Roger A. Bringmann"], "https://doi.org/10.1109/MICRO.1992.696999", "micro", 1992]], "William Y. Chen": [0, ["Effective compiler support for predicated execution using the hyperblock", ["Scott A. Mahlke", "David C. Lin", "William Y. Chen", "Richard E. Hank", "Roger A. Bringmann"], "https://doi.org/10.1109/MICRO.1992.696999", "micro", 1992], ["An efficient architecture for loop based data preloading", ["William Y. Chen", "Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "James E. Sicolo"], "https://doi.org/10.1109/MICRO.1992.697003", "micro", 1992]], "Richard E. Hank": [0, ["Effective compiler support for predicated execution using the hyperblock", ["Scott A. Mahlke", "David C. Lin", "William Y. Chen", "Richard E. Hank", "Roger A. Bringmann"], "https://doi.org/10.1109/MICRO.1992.696999", "micro", 1992], ["An efficient architecture for loop based data preloading", ["William Y. Chen", "Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "James E. Sicolo"], "https://doi.org/10.1109/MICRO.1992.697003", "micro", 1992]], "Roger A. Bringmann": [0, ["Effective compiler support for predicated execution using the hyperblock", ["Scott A. Mahlke", "David C. Lin", "William Y. Chen", "Richard E. Hank", "Roger A. Bringmann"], "https://doi.org/10.1109/MICRO.1992.696999", "micro", 1992], ["An efficient architecture for loop based data preloading", ["William Y. Chen", "Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "James E. Sicolo"], "https://doi.org/10.1109/MICRO.1992.697003", "micro", 1992]], "Soo-Mook Moon": [1, ["An efficient resource-constrained global scheduling technique for superscalar and VLIW processors", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1109/MICRO.1992.697000", "micro", 1992]], "Kemal Ebcioglu": [0, ["An efficient resource-constrained global scheduling technique for superscalar and VLIW processors", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1109/MICRO.1992.697000", "micro", 1992]], "V. H. Allen": [0, ["Enhanced region scheduling on a program dependence graph", ["V. H. Allen", "J. Janardhan", "R. M. Lee", "M. Srinivas"], "https://doi.org/10.1109/MICRO.1992.697001", "micro", 1992]], "J. Janardhan": [0, ["Enhanced region scheduling on a program dependence graph", ["V. H. Allen", "J. Janardhan", "R. M. Lee", "M. Srinivas"], "https://doi.org/10.1109/MICRO.1992.697001", "micro", 1992]], "R. M. Lee": [0.5, ["Enhanced region scheduling on a program dependence graph", ["V. H. Allen", "J. Janardhan", "R. M. Lee", "M. Srinivas"], "https://doi.org/10.1109/MICRO.1992.697001", "micro", 1992]], "M. Srinivas": [0, ["Enhanced region scheduling on a program dependence graph", ["V. H. Allen", "J. Janardhan", "R. M. Lee", "M. Srinivas"], "https://doi.org/10.1109/MICRO.1992.697001", "micro", 1992]], "Andrew Wolfe": [0, ["Executing compressed programs on an embedded RISC architecture", ["Andrew Wolfe", "Alex Chanin"], "https://doi.org/10.1109/MICRO.1992.697002", "micro", 1992]], "Alex Chanin": [0, ["Executing compressed programs on an embedded RISC architecture", ["Andrew Wolfe", "Alex Chanin"], "https://doi.org/10.1109/MICRO.1992.697002", "micro", 1992]], "James E. Sicolo": [0, ["An efficient architecture for loop based data preloading", ["William Y. Chen", "Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "James E. Sicolo"], "https://doi.org/10.1109/MICRO.1992.697003", "micro", 1992]], "John W. C. Fu": [0, ["Stride directed prefetching in scalar processors", ["John W. C. Fu", "Janak H. Patel", "Bob L. Janssens"], "https://doi.org/10.1109/MICRO.1992.697004", "micro", 1992]], "Janak H. Patel": [0, ["Stride directed prefetching in scalar processors", ["John W. C. Fu", "Janak H. Patel", "Bob L. Janssens"], "https://doi.org/10.1109/MICRO.1992.697004", "micro", 1992]], "Bob L. Janssens": [0, ["Stride directed prefetching in scalar processors", ["John W. C. Fu", "Janak H. Patel", "Bob L. Janssens"], "https://doi.org/10.1109/MICRO.1992.697004", "micro", 1992]], "Andre Seznec": [0, ["Controlling and sequencing a heavily pipelined floating-point operator", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1109/MICRO.1992.697005", "micro", 1992]], "Karl Courtel": [0, ["Controlling and sequencing a heavily pipelined floating-point operator", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1109/MICRO.1992.697005", "micro", 1992]], "Augustus K. Uht": [0, ["Data path issues in a highly concurrent machine", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1109/MICRO.1992.697006", "micro", 1992]], "Darin B. Johnson": [0, ["Data path issues in a highly concurrent machine", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1109/MICRO.1992.697006", "micro", 1992]], "Bogong Su": [0, ["A VLIW architecture for optimal execution of branch-intensive loops", ["Bogong Su", "Wei Zhao", "Zhizhong Tang", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1992.697007", "micro", 1992]], "Wei Zhao": [0, ["A VLIW architecture for optimal execution of branch-intensive loops", ["Bogong Su", "Wei Zhao", "Zhizhong Tang", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1992.697007", "micro", 1992]], "Zhizhong Tang": [0, ["A VLIW architecture for optimal execution of branch-intensive loops", ["Bogong Su", "Wei Zhao", "Zhizhong Tang", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1992.697007", "micro", 1992]], "Stanley Habib": [0, ["A VLIW architecture for optimal execution of branch-intensive loops", ["Bogong Su", "Wei Zhao", "Zhizhong Tang", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1992.697007", "micro", 1992]], "Michael J. Knieser": [0, ["Y-Pipe: a conditional branching scheme without pipeline delays", ["Michael J. Knieser", "Christos A. Papachristou"], "https://doi.org/10.1109/MICRO.1992.697008", "micro", 1992]], "Christos A. Papachristou": [0, ["Y-Pipe: a conditional branching scheme without pipeline delays", ["Michael J. Knieser", "Christos A. Papachristou"], "https://doi.org/10.1109/MICRO.1992.697008", "micro", 1992]], "Tse-Yu Yeh": [0, ["A comprehensive instruction fetch mechanism for a processor supporting speculative execution", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1992.697009", "micro", 1992]], "Carl J. Beckmann": [0, ["Microarchitecture support for dynamic scheduling of acyclic task graphs", ["Carl J. Beckmann", "Constantine D. Polychronopoulos"], "https://doi.org/10.1109/MICRO.1992.697010", "micro", 1992]], "Constantine D. Polychronopoulos": [0, ["Microarchitecture support for dynamic scheduling of acyclic task graphs", ["Carl J. Beckmann", "Constantine D. Polychronopoulos"], "https://doi.org/10.1109/MICRO.1992.697010", "micro", 1992]], "Nadeem Malik": [0, ["Interlock collapsing ALU for increased instruction-level parallelism", ["Nadeem Malik", "Richard J. Eickemeyer", "Stamatis Vassiliadis"], "https://doi.org/10.1109/MICRO.1992.697011", "micro", 1992]], "Richard J. Eickemeyer": [0, ["Interlock collapsing ALU for increased instruction-level parallelism", ["Nadeem Malik", "Richard J. Eickemeyer", "Stamatis Vassiliadis"], "https://doi.org/10.1109/MICRO.1992.697011", "micro", 1992]], "Stamatis Vassiliadis": [0, ["Interlock collapsing ALU for increased instruction-level parallelism", ["Nadeem Malik", "Richard J. Eickemeyer", "Stamatis Vassiliadis"], "https://doi.org/10.1109/MICRO.1992.697011", "micro", 1992]], "B. Ramakrishna Rau": [0, ["Code generation schema for modulo scheduled loops", ["B. Ramakrishna Rau", "Michael S. Schlansker", "Parthasarathy P. Tirumalai"], "https://doi.org/10.1109/MICRO.1992.697012", "micro", 1992]], "Michael S. Schlansker": [0, ["Code generation schema for modulo scheduled loops", ["B. Ramakrishna Rau", "Michael S. Schlansker", "Parthasarathy P. Tirumalai"], "https://doi.org/10.1109/MICRO.1992.697012", "micro", 1992]], "Parthasarathy P. Tirumalai": [0, ["Code generation schema for modulo scheduled loops", ["B. Ramakrishna Rau", "Michael S. Schlansker", "Parthasarathy P. Tirumalai"], "https://doi.org/10.1109/MICRO.1992.697012", "micro", 1992]], "Nancy J. Warter": [0, ["Enhanced modulo scheduling for loops with conditional branches", ["Nancy J. Warter", "Grant E. Haab", "Krishna Subramanian", "John W. Bockhaus"], "https://doi.org/10.1109/MICRO.1992.697013", "micro", 1992]], "Grant E. Haab": [0, ["Enhanced modulo scheduling for loops with conditional branches", ["Nancy J. Warter", "Grant E. Haab", "Krishna Subramanian", "John W. Bockhaus"], "https://doi.org/10.1109/MICRO.1992.697013", "micro", 1992]], "Krishna Subramanian": [0, ["Enhanced modulo scheduling for loops with conditional branches", ["Nancy J. Warter", "Grant E. Haab", "Krishna Subramanian", "John W. Bockhaus"], "https://doi.org/10.1109/MICRO.1992.697013", "micro", 1992]], "John W. Bockhaus": [0, ["Enhanced modulo scheduling for loops with conditional branches", ["Nancy J. Warter", "Grant E. Haab", "Krishna Subramanian", "John W. Bockhaus"], "https://doi.org/10.1109/MICRO.1992.697013", "micro", 1992]], "Steven R. Vegdahl": [0, ["A dynamic-programming technique for compacting loops", ["Steven R. Vegdahl"], "https://doi.org/10.1109/MICRO.1992.697014", "micro", 1992]], "Philip LeNir": [0, ["Exploiting instruction-level parallelism: the multithreaded approach", ["Philip LeNir", "Ramaswamy Govindarajan", "Shashank S. Nemawarkar"], "https://doi.org/10.1109/MICRO.1992.697015", "micro", 1992]], "Ramaswamy Govindarajan": [0, ["Exploiting instruction-level parallelism: the multithreaded approach", ["Philip LeNir", "Ramaswamy Govindarajan", "Shashank S. Nemawarkar"], "https://doi.org/10.1109/MICRO.1992.697015", "micro", 1992]], "Shashank S. Nemawarkar": [0, ["Exploiting instruction-level parallelism: the multithreaded approach", ["Philip LeNir", "Ramaswamy Govindarajan", "Shashank S. Nemawarkar"], "https://doi.org/10.1109/MICRO.1992.697015", "micro", 1992]], "Gary S. Tyson": [0, ["MISC: a Multiple Instruction Stream Computer", ["Gary S. Tyson", "Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1992.697016", "micro", 1992], ["Modifying VM hardware to reduce address pin requirements", ["Matthew K. Farrens", "Arvin Park", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1992.697020", "micro", 1992]], "Matthew K. Farrens": [0, ["MISC: a Multiple Instruction Stream Computer", ["Gary S. Tyson", "Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1992.697016", "micro", 1992], ["Modifying VM hardware to reduce address pin requirements", ["Matthew K. Farrens", "Arvin Park", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1992.697020", "micro", 1992]], "Andrew R. Pleszkun": [0, ["MISC: a Multiple Instruction Stream Computer", ["Gary S. Tyson", "Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1992.697016", "micro", 1992]], "Tokuzo Kiyohara": [0, ["Code scheduling for VLIW/superscalar processors with limited register files", ["Tokuzo Kiyohara", "John C. Gyllenhaal"], "https://doi.org/10.1109/MICRO.1992.697017", "micro", 1992]], "John C. Gyllenhaal": [0, ["Code scheduling for VLIW/superscalar processors with limited register files", ["Tokuzo Kiyohara", "John C. Gyllenhaal"], "https://doi.org/10.1109/MICRO.1992.697017", "micro", 1992]], "Thomas M. Conte": [0, ["Tradeoffs in processor/memory interfaces for superscalar processors", ["Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1992.697018", "micro", 1992]], "Brian K. Bray": [0, ["Translation hint buffers to reduce access time of physically-addressed instruction caches", ["Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697019", "micro", 1992], ["The effect of page allocation on caches", ["William L. Lynch", "Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697023", "micro", 1992]], "Michael J. Flynn": [0, ["Translation hint buffers to reduce access time of physically-addressed instruction caches", ["Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697019", "micro", 1992], ["The effect of page allocation on caches", ["William L. Lynch", "Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697023", "micro", 1992]], "Arvin Park": [2.8929443374181574e-07, ["Modifying VM hardware to reduce address pin requirements", ["Matthew K. Farrens", "Arvin Park", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1992.697020", "micro", 1992]], "Kent D. Wilken": [0, ["Toward zero-cost branches using instruction registers", ["Kent D. Wilken", "David W. Goodwin"], "https://doi.org/10.1109/MICRO.1992.697021", "micro", 1992]], "David W. Goodwin": [0, ["Toward zero-cost branches using instruction registers", ["Kent D. Wilken", "David W. Goodwin"], "https://doi.org/10.1109/MICRO.1992.697021", "micro", 1992]], "Youfeng Wu": [1.0021792888892378e-06, ["Ordering functions for improving memory reference locality in a shared memory multiprocessor system", ["Youfeng Wu"], "https://doi.org/10.1109/MICRO.1992.697022", "micro", 1992]], "William L. Lynch": [0, ["The effect of page allocation on caches", ["William L. Lynch", "Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697023", "micro", 1992]], "David Bernstein": [0, ["Performance evaluation of instruction scheduling on the IBM RISC System/6000", ["David Bernstein", "Doron Cohen", "Yuval Lavon", "Vladimir Rainish"], "https://doi.org/10.1109/MICRO.1992.697024", "micro", 1992]], "Doron Cohen": [0, ["Performance evaluation of instruction scheduling on the IBM RISC System/6000", ["David Bernstein", "Doron Cohen", "Yuval Lavon", "Vladimir Rainish"], "https://doi.org/10.1109/MICRO.1992.697024", "micro", 1992]], "Yuval Lavon": [0, ["Performance evaluation of instruction scheduling on the IBM RISC System/6000", ["David Bernstein", "Doron Cohen", "Yuval Lavon", "Vladimir Rainish"], "https://doi.org/10.1109/MICRO.1992.697024", "micro", 1992]], "Vladimir Rainish": [0, ["Performance evaluation of instruction scheduling on the IBM RISC System/6000", ["David Bernstein", "Doron Cohen", "Yuval Lavon", "Vladimir Rainish"], "https://doi.org/10.1109/MICRO.1992.697024", "micro", 1992]], "Manoj Franklin": [0, ["Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1992.697025", "micro", 1992]], "Gurindar S. Sohi": [0, ["Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1992.697025", "micro", 1992]], "Takaaki Kato": [0, ["Performance analysis and design methodology for a scalable superscalar architecture", ["Takaaki Kato", "Toshihisa Ono", "Nader Bagherzadeh"], "https://doi.org/10.1109/MICRO.1992.697026", "micro", 1992]], "Toshihisa Ono": [0, ["Performance analysis and design methodology for a scalable superscalar architecture", ["Takaaki Kato", "Toshihisa Ono", "Nader Bagherzadeh"], "https://doi.org/10.1109/MICRO.1992.697026", "micro", 1992]], "Nader Bagherzadeh": [0, ["Performance analysis and design methodology for a scalable superscalar architecture", ["Takaaki Kato", "Toshihisa Ono", "Nader Bagherzadeh"], "https://doi.org/10.1109/MICRO.1992.697026", "micro", 1992]], "Steven J. Beaty": [0, ["Lookahead scheduling", ["Steven J. Beaty"], "https://doi.org/10.1109/MICRO.1992.697027", "micro", 1992], ["Dominator-path scheduling: a global scheduling method", ["Philip H. Sweany", "Steven J. Beaty"], "https://doi.org/10.1109/MICRO.1992.697028", "micro", 1992]], "Philip H. Sweany": [0, ["Dominator-path scheduling: a global scheduling method", ["Philip H. Sweany", "Steven J. Beaty"], "https://doi.org/10.1109/MICRO.1992.697028", "micro", 1992]], "Brian A. Malloy": [0, ["A shape matching approach for scheduling fine-grained parallelism", ["Brian A. Malloy", "Rajiv Gupta", "Mary Lou Soffa"], "https://doi.org/10.1109/MICRO.1992.697029", "micro", 1992]], "Rajiv Gupta": [0, ["A shape matching approach for scheduling fine-grained parallelism", ["Brian A. Malloy", "Rajiv Gupta", "Mary Lou Soffa"], "https://doi.org/10.1109/MICRO.1992.697029", "micro", 1992]], "Mary Lou Soffa": [0, ["A shape matching approach for scheduling fine-grained parallelism", ["Brian A. Malloy", "Rajiv Gupta", "Mary Lou Soffa"], "https://doi.org/10.1109/MICRO.1992.697029", "micro", 1992]], "Shih-Hsu Huang": [0, ["A new approach to schedule operations across nested-ifs and nested-loops", ["Shih-Hsu Huang", "Cheng-Tsung Hwang", "Yu-Chin Hsu", "Yen-Jen Oyang"], "https://doi.org/10.1109/MICRO.1992.697030", "micro", 1992]], "Cheng-Tsung Hwang": [6.07484980719164e-06, ["A new approach to schedule operations across nested-ifs and nested-loops", ["Shih-Hsu Huang", "Cheng-Tsung Hwang", "Yu-Chin Hsu", "Yen-Jen Oyang"], "https://doi.org/10.1109/MICRO.1992.697030", "micro", 1992]], "Yu-Chin Hsu": [0, ["A new approach to schedule operations across nested-ifs and nested-loops", ["Shih-Hsu Huang", "Cheng-Tsung Hwang", "Yu-Chin Hsu", "Yen-Jen Oyang"], "https://doi.org/10.1109/MICRO.1992.697030", "micro", 1992]], "Yen-Jen Oyang": [0, ["A new approach to schedule operations across nested-ifs and nested-loops", ["Shih-Hsu Huang", "Cheng-Tsung Hwang", "Yu-Chin Hsu", "Yen-Jen Oyang"], "https://doi.org/10.1109/MICRO.1992.697030", "micro", 1992]], "Harry Dwyer": [0, ["An out-of-order superscalar processor with speculative execution and fast, precise interrupts", ["Harry Dwyer", "Hwa C. Torng"], "https://doi.org/10.1109/MICRO.1992.697031", "micro", 1992]], "Hwa C. Torng": [0, ["An out-of-order superscalar processor with speculative execution and fast, precise interrupts", ["Harry Dwyer", "Hwa C. Torng"], "https://doi.org/10.1109/MICRO.1992.697031", "micro", 1992]], "Benoit Dupont de Dinechin": [0, ["StaCS: a Static Control Superscalar architecture", ["Benoit Dupont de Dinechin"], "https://doi.org/10.1109/MICRO.1992.697032", "micro", 1992]], "Andrea Capitanio": [0, ["Partitioned register files for VLIWs: a preliminary analysis of tradeoffs", ["Andrea Capitanio", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/MICRO.1992.697033", "micro", 1992]], "Nikil D. Dutt": [0, ["Partitioned register files for VLIWs: a preliminary analysis of tradeoffs", ["Andrea Capitanio", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/MICRO.1992.697033", "micro", 1992]], "Alexandru Nicolau": [0, ["Partitioned register files for VLIWs: a preliminary analysis of tradeoffs", ["Andrea Capitanio", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/MICRO.1992.697033", "micro", 1992]]}