Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 00:37:55 2021
| Host         : Yoga-14s-2021 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_design_wrapper_control_sets_placed.rpt
| Design       : zynq_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   155 |
|    Minimum number of control sets                        |   155 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   353 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   155 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     6 |
| >= 16              |    80 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             279 |          108 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             483 |          197 |
| Yes          | No                    | No                     |            1173 |          384 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1208 |          345 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                     Enable Signal                                                                                    |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                               |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                     |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                     |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                             | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                               |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                          |                                                                                                                                                                 |                1 |              2 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                2 |              3 |         1.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                 |                2 |              4 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                              |                2 |              4 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                          |                3 |              4 |         1.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/pipeline_cnt[3]_i_1_n_0                                                                                                                              | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/SR[0]                                                                                                          |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                           | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0        |                2 |              4 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                   | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                3 |              4 |         1.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                              | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                2 |              4 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |              5 |         2.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              5 |         1.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                   | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |         2.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                  | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                1 |              5 |         5.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                         | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                3 |              5 |         1.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                         | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                1 |              5 |         5.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                            |                2 |              6 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | zynq_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                   | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                2 |              7 |         3.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/E[0]                                                                                                         | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ack_out3                                                                                |                1 |              7 |         7.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_M_AXIS_V_data_U/count_reg[0]_0[0]                                                                                                      |                                                                                                                                                                 |                2 |              7 |         3.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/sum_buffer[7]_i_1__1_n_0                                                                                                            |                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/sum_buffer[7]_i_1__1_n_0                                                                                                            | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_2/ARESETN_0                                                                                                      |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[4][0]                                                                                          |                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/E[0]                                                                                                         |                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_2/sum_buffer[7]_i_1__0_n_0                                                                                                            |                                                                                                                                                                 |                4 |              8 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/sum_buffer[7]_i_1_n_0                                                                                                               |                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                   |                4 |              8 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                4 |              8 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                 | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/sum_buffer[7]_i_1_n_0                                                                                                               | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/ARESETN_1                                                                                                      |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                5 |              8 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/data_out[7]_i_2_n_0                                                                                                                 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/SR[0]                                                                                                          |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                         |                1 |              8 |         8.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_2/sum_buffer[7]_i_1__0_n_0                                                                                                            | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/ARESETN_1                                                                                                      |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_2/data_out[7]_i_1__0_n_0                                                                                                              | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/SR[0]                                                                                                          |                4 |              8 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/data_out[7]_i_1_n_0                                                                                                                 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/SR[0]                                                                                                          |                5 |              8 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                         | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                2 |              9 |         4.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/M_AXIS_TREADY_0[0]                                                                                           | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg[32]_i_1__0_n_5                                                                     |                3 |              9 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/odata[7]_i_2_n_5                                                                                             | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/SR[0]                                                                                   |                3 |              9 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                 | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                2 |              9 |         4.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                4 |             10 |         2.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                6 |             10 |         1.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                3 |             10 |         3.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                2 |             11 |         5.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                4 |             11 |         2.75 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                 |                2 |             12 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                          |                                                                                                                                                                 |                2 |             12 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                 |                6 |             12 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                 |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                       |                2 |             13 |         6.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/SR[0]                                                                                                          |                8 |             13 |         1.62 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                 |                4 |             13 |         3.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                3 |             13 |         4.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                4 |             13 |         3.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                           | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                5 |             13 |         2.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                           | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                4 |             13 |         3.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             14 |         2.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |         2.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                 |                                                                                                                                                                 |                3 |             14 |         4.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                 |                3 |             14 |         4.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             14 |         3.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |         2.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/W12_U/MLPHLS_Opt_W11_ram_U/W12_we0                                                                                                                   |                                                                                                                                                                 |                2 |             16 |         8.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/ap_CS_fsm_state6                                                                                                                                     |                                                                                                                                                                 |                5 |             16 |         3.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                        | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                5 |             16 |         3.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/W11_U/MLPHLS_Opt_W11_ram_U/W11_we0                                                                                                                   |                                                                                                                                                                 |                2 |             16 |         8.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/W11_ce1                                                                                                      |                                                                                                                                                                 |                4 |             16 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                           |                                                                                                                                                                 |                3 |             16 |         5.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/p_0_in                                                                                                                  |                                                                                                                                                                 |                2 |             16 |         8.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/ap_CS_fsm_state17                                                                                                                                    |                                                                                                                                                                 |                6 |             18 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |             19 |         4.75 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             19 |         2.71 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             19 |         3.17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             19 |         3.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             19 |         3.17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             19 |         3.17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                  | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                4 |             21 |         5.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                           |                                                                                                                                                                 |                7 |             21 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                  | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                5 |             21 |         4.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                       | zynq_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                       |                7 |             21 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             22 |         3.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             22 |         3.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               12 |             23 |         1.92 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               13 |             23 |         1.77 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/data_weight_2_1[23]_i_1_n_0                                                                                                                          |                                                                                                                                                                 |               13 |             24 |         1.85 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/p_0_in[47]                                                                                                                                           |                                                                                                                                                                 |               10 |             24 |         2.40 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                8 |             24 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                             |                                                                                                                                                                 |                9 |             24 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/SR[0]                                                                                   |               11 |             25 |         2.27 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               10 |             28 |         2.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                9 |             28 |         3.11 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                                 |                8 |             30 |         3.75 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                                 |                8 |             30 |         3.75 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                                 |                8 |             30 |         3.75 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                                 |                8 |             30 |         3.75 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_1[0]                                                               | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                6 |             32 |         5.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/p_0_in[31]                                                                                                                                           |                                                                                                                                                                 |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/data_weight_1_2[63]_i_1_n_0                                                                                                                          |                                                                                                                                                                 |               20 |             32 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/step                                                                                                                                | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/clear                                                                                                          |                8 |             32 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/data_weight_1_2[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                 |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                6 |             32 |         5.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/data_weight_1_1[63]_i_1_n_0                                                                                                                          |                                                                                                                                                                 |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/data_weight_1_1[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                 |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                         | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                4 |             32 |         8.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                               | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                4 |             32 |         8.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                          | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                9 |             32 |         3.56 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_1[0]                                                               | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                7 |             32 |         4.57 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                            | zynq_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                   |                9 |             32 |         3.56 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_2/step                                                                                                                                | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/clear                                                                                                          |                8 |             32 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/step                                                                                                                                | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/step[0]_i_1__1_n_0                                                                                             |                8 |             32 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_2_1/multiply_buffer                                                                                                                     |                                                                                                                                                                 |               12 |             32 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[3][0]                                                                                          |                                                                                                                                                                 |               10 |             32 |         3.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                5 |             32 |         6.40 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                            | zynq_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |               32 |             32 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                7 |             33 |         4.71 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |               11 |             33 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_1[0]                                                                                           | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/ibuf_inst/ireg[32]_i_1_n_5                                                                        |                6 |             33 |         5.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata_reg[32]_2[0]                                                                                           | zynq_design_i/MLPHLS_Opt_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/SR[0]                                                                                   |                6 |             33 |         5.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                 |                9 |             34 |         3.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                             |                                                                                                                                                                 |                8 |             35 |         4.38 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                     |               18 |             36 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                     |               16 |             36 |         2.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               13 |             40 |         3.08 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               14 |             40 |         2.86 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               13 |             40 |         3.08 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               14 |             40 |         2.86 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               |                                                                                                                                                                 |               17 |             45 |         2.65 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               |                                                                                                                                                                 |               17 |             45 |         2.65 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                 |                7 |             47 |         6.71 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                 |                7 |             47 |         6.71 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                 |               10 |             48 |         4.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                 |               11 |             48 |         4.36 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                 |                9 |             48 |         5.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                 |                8 |             48 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLPHLS_Opt_0/inst/ap_CS_fsm_state16                                                                                                                                    |                                                                                                                                                                 |               15 |             48 |         3.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_2/multiply_buffer                                                                                                                     |                                                                                                                                                                 |               40 |            112 |         2.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/MLP_RTL_IP_0/inst/U/perceptron_1_1/multiply_buffer                                                                                                                     |                                                                                                                                                                 |               42 |            112 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      |                                                                                                                                                                 |              109 |            280 |         2.57 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


