{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686079269276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686079269281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 20:21:09 2023 " "Processing started: Tue Jun 06 20:21:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686079269281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079269281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079269281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686079270176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686079270176 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079277387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:20 Progress: Loading I2C_TEST_2/Qsys.qsys " "2023.06.06.20:21:20 Progress: Loading I2C_TEST_2/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079280646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:21 Progress: Reading input file " "2023.06.06.20:21:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079281166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:21 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2023.06.06.20:21:21 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079281240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:22 Progress: Parameterizing module EEE_IMGPROC_0 " "2023.06.06.20:21:22 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079282401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:22 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2023.06.06.20:21:22 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079282404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:22 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2023.06.06.20:21:22 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079282439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:22 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2023.06.06.20:21:22 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079282440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:23 Progress: Parameterizing module TERASIC_CAMERA_0 " "2023.06.06.20:21:23 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079283804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:23 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2023.06.06.20:21:23 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079283804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:23 Progress: Parameterizing module alt_vip_itc_0 " "2023.06.06.20:21:23 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079283831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:23 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2023.06.06.20:21:23 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079283832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:24 Progress: Parameterizing module alt_vip_vfb_0 " "2023.06.06.20:21:24 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079284961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding altpll_0 \[altpll 18.1\] " "2023.06.06.20:21:25 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module altpll_0 " "2023.06.06.20:21:25 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding clk_50 \[clock_source 18.1\] " "2023.06.06.20:21:25 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module clk_50 " "2023.06.06.20:21:25 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2023.06.06.20:21:25 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module i2c_opencores_camera " "2023.06.06.20:21:25 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2023.06.06.20:21:25 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module i2c_opencores_mipi " "2023.06.06.20:21:25 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2023.06.06.20:21:25 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module jtag_uart " "2023.06.06.20:21:25 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding key \[altera_avalon_pio 18.1\] " "2023.06.06.20:21:25 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module key " "2023.06.06.20:21:25 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding led \[altera_avalon_pio 18.1\] " "2023.06.06.20:21:25 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module led " "2023.06.06.20:21:25 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2023.06.06.20:21:25 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module mipi_pwdn_n " "2023.06.06.20:21:25 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2023.06.06.20:21:25 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module mipi_reset_n " "2023.06.06.20:21:25 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2023.06.06.20:21:25 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module nios2_gen2 " "2023.06.06.20:21:25 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.06.06.20:21:25 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module onchip_memory2_0 " "2023.06.06.20:21:25 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2023.06.06.20:21:25 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module sdram " "2023.06.06.20:21:25 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2023.06.06.20:21:25 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module sw " "2023.06.06.20:21:25 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2023.06.06.20:21:25 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module sysid_qsys " "2023.06.06.20:21:25 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2023.06.06.20:21:25 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module timer " "2023.06.06.20:21:25 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2023.06.06.20:21:25 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing module uart_0 " "2023.06.06.20:21:25 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Building connections " "2023.06.06.20:21:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Parameterizing connections " "2023.06.06.20:21:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:25 Progress: Validating " "2023.06.06.20:21:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079285324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.20:21:26 Progress: Done reading input file " "2023.06.06.20:21:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079286987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079287626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079289648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079289658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079289662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079289665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079294507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079294509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079295824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079298560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079303008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079303919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079303921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079303927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0011_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0011_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079303927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0012_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0012_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0013_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0013_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079304725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0015_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0015_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0016_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0016_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0017_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0017_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079305863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0019_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0019_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'Qsys_uart_0' " "Uart_0: Starting RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0020_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0020_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'Qsys_uart_0' " "Uart_0: Done RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079306605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079312910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079313215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079313505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079313793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079314086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079314395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079314687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079314981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079315306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079315609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079315902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079316193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079316486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079316774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079317074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079317369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079322629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\" " "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\" " "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\" " "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\" " "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\" " "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\" " "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\" " "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\" " "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\" " "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\" " "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\" " "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\" " "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9514_8283865234999356627.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079324836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*) Starting Nios II generation " "Cpu: # 2023.06.06 20:22:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*)   Checking for plaintext license. " "Cpu: # 2023.06.06 20:22:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.06.06 20:22:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.06.06 20:22:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.06.06 20:22:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*)   Plaintext license not found. " "Cpu: # 2023.06.06 20:22:05 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:05 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.06.06 20:22:05 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.06.06 20:22:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.06.06 20:22:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.06.06 20:22:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.06.06 20:22:06 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.06.06 20:22:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)   Creating all objects for CPU " "Cpu: # 2023.06.06 20:22:06 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)     Testbench " "Cpu: # 2023.06.06 20:22:06 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)     Instruction decoding " "Cpu: # 2023.06.06 20:22:06 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)       Instruction fields " "Cpu: # 2023.06.06 20:22:06 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)       Instruction decodes " "Cpu: # 2023.06.06 20:22:06 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.06.06 20:22:06 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)       Instruction controls " "Cpu: # 2023.06.06 20:22:06 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)     Pipeline frontend " "Cpu: # 2023.06.06 20:22:06 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:06 (*)     Pipeline backend " "Cpu: # 2023.06.06 20:22:06 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:08 (*)   Generating RTL from CPU objects " "Cpu: # 2023.06.06 20:22:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:09 (*)   Creating encrypted RTL " "Cpu: # 2023.06.06 20:22:09 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.06.06 20:22:10 (*) Done Nios II generation " "Cpu: # 2023.06.06 20:22:10 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079330583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"Qsys\" with 68 modules, 143 files " "Qsys: Done \"Qsys\" with 68 modules, 143 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079331799 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys.qsys " "Finished elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079332978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/stream_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG " "Found entity 1: STREAM_REG" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/STREAM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_d8m_vip.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_D8M_VIP " "Found entity 1: DE10_LITE_D8M_VIP" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "STREAM_REG_TEST.v(14) " "Verilog HDL information at STREAM_REG_TEST.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686079333680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/stream_reg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG_TEST " "Found entity 1: STREAM_REG_TEST" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/msg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSG_FIFO " "Found entity 1: MSG_FIFO" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/MSG_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/eee_imgproc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_imgproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "ip/EEE_IMGPROC/I2C_SLAVE.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/I2C_SLAVE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer2rgb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer_linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/camera_bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/camera_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/eee_imgproc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/eee_imgproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/eee_imgproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079333778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079333778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0-rtl" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0 " "Found entity 1: Qsys_alt_vip_vfb_0" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0_tb " "Found entity 1: Qsys_alt_vip_vfb_0_tb" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_altpll_0_dffpipe_l2c " "Found entity 1: Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334681 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_altpll_0_stdsync_sv6 " "Found entity 2: Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334681 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_altpll_0_altpll_u3t2 " "Found entity 3: Qsys_altpll_0_altpll_u3t2" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334681 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_altpll_0 " "Found entity 4: Qsys_altpll_0" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334706 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_scfifo_w " "Found entity 2: Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334706 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334706 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_scfifo_r " "Found entity 4: Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334706 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart " "Found entity 5: Qsys_jtag_uart" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_key " "Found entity 1: Qsys_key" {  } { { "db/ip/qsys/submodules/qsys_key.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led " "Found entity 1: Qsys_led" {  } { { "db/ip/qsys/submodules/qsys_led.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mipi_pwdn_n " "Found entity 1: Qsys_mipi_pwdn_n" {  } { { "db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334834 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334839 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334845 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_002 " "Found entity 2: Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334850 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_006 " "Found entity 2: Qsys_mm_interconnect_0_router_006" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334946 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079334948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334952 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_002 " "Found entity 2: Qsys_mm_interconnect_1_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2 " "Found entity 1: Qsys_nios2_gen2" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079334981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079334981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_cpu_bht_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_cpu " "Found entity 27: Qsys_nios2_gen2_cpu" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_onchip_memory2_0 " "Found entity 1: Qsys_onchip_memory2_0" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335669 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335669 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "qsys_sdram_test_component.v(236) " "Verilog HDL warning at qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686079335677 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "qsys_sdram_test_component.v(237) " "Verilog HDL warning at qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686079335678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_test_component_ram_module " "Found entity 1: Qsys_sdram_test_component_ram_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335682 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram_test_component " "Found entity 2: Qsys_sdram_test_component" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "db/ip/qsys/submodules/qsys_sw.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "db/ip/qsys/submodules/qsys_sysid_qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer " "Found entity 1: Qsys_timer" {  } { { "db/ip/qsys/submodules/qsys_timer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_uart_0_tx " "Found entity 1: Qsys_uart_0_tx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335723 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_uart_0_rx_stimulus_source " "Found entity 2: Qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335723 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_uart_0_rx " "Found entity 3: Qsys_uart_0_rx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335723 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_uart_0_regs " "Found entity 4: Qsys_uart_0_regs" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335723 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_uart_0 " "Found entity 5: Qsys_uart_0" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_auto_focus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_camera.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/qsys/submodules/add2.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/qsys/submodules/add4.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp181_asc_carrypropagator-WYSI" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp181_addsubcarry-RTL " "Found design unit 2: alt_cusp181_addsubcarry-RTL" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_asc_carrypropagator " "Found entity 1: alt_cusp181_asc_carrypropagator" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335771 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp181_addsubcarry " "Found entity 2: alt_cusp181_addsubcarry" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_atlantic_reporter-rtl " "Found design unit 1: alt_cusp181_atlantic_reporter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335779 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_atlantic_reporter " "Found entity 1: alt_cusp181_atlantic_reporter" {  } { { "db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AU-rtl " "Found design unit 1: ALT_CUSP181_AU-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_au.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AU " "Found entity 1: ALT_CUSP181_AU" {  } { { "db/ip/qsys/submodules/alt_cusp181_au.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp181_avalon_mm_bursting_master_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp181_avalon_mm_bursting_master_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_st_input-rtl " "Found design unit 1: alt_cusp181_avalon_st_input-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335798 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_st_input " "Found entity 1: alt_cusp181_avalon_st_input" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP181_AVALON_ST_OUTPUT-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP181_AVALON_ST_OUTPUT" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_clock_reset-rtl " "Found design unit 1: alt_cusp181_clock_reset-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_clock_reset " "Found entity 1: alt_cusp181_clock_reset" {  } { { "db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_cmp-rtl " "Found design unit 1: alt_cusp181_cmp-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335811 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_cmp " "Found entity 1: alt_cusp181_cmp" {  } { { "db/ip/qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo-rtl " "Found design unit 1: alt_cusp181_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335818 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo " "Found entity 1: alt_cusp181_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp181_fifo_usedw_calculator-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335826 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo_usedw_calculator " "Found entity 1: alt_cusp181_fifo_usedw_calculator" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_general_fifo-rtl " "Found design unit 1: alt_cusp181_general_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335833 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_general_fifo " "Found entity 1: alt_cusp181_general_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp181_gray_clock_crosser-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_gray_clock_crosser " "Found entity 1: alt_cusp181_gray_clock_crosser" {  } { { "db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_logic_fifo-rtl " "Found design unit 1: alt_cusp181_logic_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335843 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_logic_fifo " "Found entity 1: alt_cusp181_logic_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxbin2-rtl " "Found design unit 1: alt_cusp181_muxbin2-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxbin2 " "Found entity 1: alt_cusp181_muxbin2" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxhot16-rtl " "Found design unit 1: alt_cusp181_muxhot16-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335855 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxhot16 " "Found entity 1: alt_cusp181_muxhot16" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_one_bit_delay-rtl " "Found design unit 1: alt_cusp181_one_bit_delay-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335861 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_one_bit_delay " "Found entity 1: alt_cusp181_one_bit_delay" {  } { { "db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/qsys/submodules/alt_cusp181_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_PACKAGE (altera) " "Found design unit 1: ALT_CUSP181_PACKAGE (altera)" {  } { { "db/ip/qsys/submodules/alt_cusp181_package.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP181_PACKAGE-body " "Found design unit 2: ALT_CUSP181_PACKAGE-body" {  } { { "db/ip/qsys/submodules/alt_cusp181_package.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pc-syn " "Found design unit 1: alt_cusp181_pc-syn" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335877 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pc " "Found entity 1: alt_cusp181_pc" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp181_pulling_width_adapter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pulling_width_adapter " "Found entity 1: alt_cusp181_pulling_width_adapter" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp181_pushing_width_adapter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335891 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pushing_width_adapter " "Found entity 1: alt_cusp181_pushing_width_adapter" {  } { { "db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_ram_fifo-rtl " "Found design unit 1: alt_cusp181_ram_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335899 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_ram_fifo " "Found entity 1: alt_cusp181_ram_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_reg-rtl " "Found design unit 1: alt_cusp181_reg-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_reg.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335905 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_reg " "Found entity 1: alt_cusp181_reg" {  } { { "db/ip/qsys/submodules/alt_cusp181_reg.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp181_std_logic_vector_delay-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_std_logic_vector_delay " "Found entity 1: alt_cusp181_std_logic_vector_delay" {  } { { "db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_is2vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_is2vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335937 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_is2vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_is2vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686079335947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079335990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079335990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079335998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686079336025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336127 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336167 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336167 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336167 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336167 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079336182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336247 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686079336344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/qsys/submodules/i2c_opencores.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079336425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079336425 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1686079336512 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1686079336512 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1686079336512 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1686079336513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_D8M_VIP " "Elaborating entity \"DE10_LITE_D8M_VIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686079337515 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_D8M_VIP.v(40) " "Output port \"LEDR\" at DE10_LITE_D8M_VIP.v(40) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686079337517 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_D8M_VIP.v(54) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_D8M_VIP.v(54) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686079337517 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_D8M_VIP.v(56) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_D8M_VIP.v(56) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686079337517 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE10_LITE_D8M_VIP.v(71) " "Output port \"MIPI_MCLK\" at DE10_LITE_D8M_VIP.v(71) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686079337517 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[15\] ARDUINO_IO\[13\] DE10_LITE_D8M_VIP.v(61) " "Bidirectional port \"ARDUINO_IO\[13\]\" at DE10_LITE_D8M_VIP.v(61) has a one-way connection to bidirectional port \"ARDUINO_IO\[15\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337517 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[14\] ARDUINO_IO\[12\] DE10_LITE_D8M_VIP.v(61) " "Bidirectional port \"ARDUINO_IO\[12\]\" at DE10_LITE_D8M_VIP.v(61) has a one-way connection to bidirectional port \"ARDUINO_IO\[14\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337517 "|DE10_LITE_D8M_VIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "DE10_LITE_D8M_VIP.v" "u0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEE_IMGPROC Qsys:u0\|EEE_IMGPROC:eee_imgproc_0 " "Elaborating entity \"EEE_IMGPROC\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\"" {  } { { "db/ip/qsys/qsys.v" "eee_imgproc_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(157) " "Verilog HDL assignment warning at eee_imgproc.v(157): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/eee_imgproc.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079337576 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(161) " "Verilog HDL assignment warning at eee_imgproc.v(161): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/eee_imgproc.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079337577 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSG_FIFO Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst " "Elaborating entity \"MSG_FIFO\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "MSG_FIFO_inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/eee_imgproc.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "scfifo_component" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/MSG_FIFO.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/MSG_FIFO.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079337821 ""}  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/MSG_FIFO.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079337821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9a21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9a21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9a21 " "Found entity 1: scfifo_9a21" {  } { { "db/scfifo_9a21.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/scfifo_9a21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079337889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079337889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9a21 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated " "Elaborating entity \"scfifo_9a21\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s121 " "Found entity 1: a_dpfifo_s121" {  } { { "db/a_dpfifo_s121.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079337941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079337941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s121 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo " "Elaborating entity \"a_dpfifo_s121\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\"" {  } { { "db/scfifo_9a21.tdf" "dpfifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/scfifo_9a21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079337950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38b1 " "Found entity 1: altsyncram_38b1" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_38b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38b1 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|altsyncram_38b1:FIFOram " "Elaborating entity \"altsyncram_38b1\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|altsyncram_38b1:FIFOram\"" {  } { { "db/a_dpfifo_s121.tdf" "FIFOram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b78 " "Found entity 1: cmpr_b78" {  } { { "db/cmpr_b78.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cmpr_b78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:almost_full_comparer " "Elaborating entity \"cmpr_b78\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:almost_full_comparer\"" {  } { { "db/a_dpfifo_s121.tdf" "almost_full_comparer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:three_comparison " "Elaborating entity \"cmpr_b78\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:three_comparison\"" {  } { { "db/a_dpfifo_s121.tdf" "three_comparison" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_mka:rd_ptr_msb " "Elaborating entity \"cntr_mka\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_mka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s121.tdf" "rd_ptr_msb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3l6 " "Found entity 1: cntr_3l6" {  } { { "db/cntr_3l6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_3l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3l6 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_3l6:usedw_counter " "Elaborating entity \"cntr_3l6\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_3l6:usedw_counter\"" {  } { { "db/a_dpfifo_s121.tdf" "usedw_counter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_nka:wr_ptr " "Elaborating entity \"cntr_nka\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_nka:wr_ptr\"" {  } { { "db/a_dpfifo_s121.tdf" "wr_ptr" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_s121.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STREAM_REG Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg " "Elaborating entity \"STREAM_REG\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "in_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/eee_imgproc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|i2c:i2c_slave " "Elaborating entity \"i2c\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|i2c:i2c_slave\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "i2c_slave" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/eee_imgproc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338432 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13..11\] I2C_SLAVE.v(45) " "Output port \"LEDR\[13..11\]\" at I2C_SLAVE.v(45) has no driver" {  } { { "ip/EEE_IMGPROC/I2C_SLAVE.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/I2C_SLAVE.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686079338435 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] I2C_SLAVE.v(45) " "Output port \"LEDR\[9..8\]\" at I2C_SLAVE.v(45) has no driver" {  } { { "ip/EEE_IMGPROC/I2C_SLAVE.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/ip/EEE_IMGPROC/I2C_SLAVE.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686079338435 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "db/ip/qsys/qsys.v" "terasic_auto_focus_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "vcm_ctrl" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_auto_focus.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vcm_ctrl_p.v(29) " "Verilog HDL assignment warning at vcm_ctrl_p.v(29): truncated value with size 32 to match size of target (18)" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338481 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vcm_ctrl_p.v(55) " "Verilog HDL assignment warning at vcm_ctrl_p.v(55): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338481 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "f" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 f_vcm.v(43) " "Verilog HDL assignment warning at f_vcm.v(43): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338501 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "vcm_i2c" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_auto_focus.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_vcm_config.v(86) " "Verilog HDL assignment warning at i2c_vcm_config.v(86): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_config.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338511 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "u0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_config.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(73) " "Verilog HDL assignment warning at i2c_vcm_controller.v(73): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338521 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(72) " "Verilog HDL assignment warning at i2c_vcm_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338522 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(71) " "Verilog HDL assignment warning at i2c_vcm_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338522 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_vcm_controller.v(85) " "Verilog HDL assignment warning at i2c_vcm_controller.v(85): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338522 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA Qsys:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "db/ip/qsys/qsys.v" "terasic_camera_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "CAMERA_RGB_inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_camera.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "CAMERA_Bayer_inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/camera_rgb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(61) " "Verilog HDL assignment warning at camera_bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/camera_bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338560 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(90) " "Verilog HDL assignment warning at camera_bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/camera_bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338561 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "Bayer2RGB_inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/camera_rgb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 bayer2rgb.v(167) " "Verilog HDL assignment warning at bayer2rgb.v(167): truncated value with size 14 to match size of target (12)" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer2rgb.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338574 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 bayer2rgb.v(288) " "Verilog HDL assignment warning at bayer2rgb.v(288): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer2rgb.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079338575 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "Bayer_LineBuffer_Inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer2rgb.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079338743 ""}  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079338743 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_3021.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/shift_taps_3021.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3021 " "Found entity 1: shift_taps_3021" {  } { { "db/shift_taps_3021.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/shift_taps_3021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3021 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated " "Elaborating entity \"shift_taps_3021\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_cic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|altsyncram_cic1:altsyncram2 " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|altsyncram_cic1:altsyncram2\"" {  } { { "db/shift_taps_3021.tdf" "altsyncram2" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/shift_taps_3021.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8f " "Found entity 1: cntr_p8f" {  } { { "db/cntr_p8f.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_p8f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079338942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079338942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p8f Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1 " "Elaborating entity \"cntr_p8f\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\"" {  } { { "db/shift_taps_3021.tdf" "cntr1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/shift_taps_3021.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079338951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tsb " "Found entity 1: cmpr_tsb" {  } { { "db/cmpr_tsb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cmpr_tsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079339006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079339006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tsb Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\|cmpr_tsb:cmpr6 " "Elaborating entity \"cmpr_tsb\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\|cmpr_tsb:cmpr6\"" {  } { { "db/cntr_p8f.tdf" "cmpr6" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_p8f.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fog " "Found entity 1: cntr_fog" {  } { { "db/cntr_fog.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_fog.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079339075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079339075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fog Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_fog:cntr3 " "Elaborating entity \"cntr_fog\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_fog:cntr3\"" {  } { { "db/shift_taps_3021.tdf" "cntr3" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/shift_taps_3021.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "add4_avg1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer2rgb.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add4.v" "parallel_add_component" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add4.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339211 ""}  } { { "db/ip/qsys/submodules/add4.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079339211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_1ae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_1ae " "Found entity 1: par_add_1ae" {  } { { "db/par_add_1ae.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/par_add_1ae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079339274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079339274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_1ae Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated " "Elaborating entity \"par_add_1ae\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "add2_avg3" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/bayer2rgb.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add2.v" "parallel_add_component" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add2.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339380 ""}  } { { "db/ip/qsys/submodules/add2.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079339380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_u9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_u9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_u9e " "Found entity 1: par_add_u9e" {  } { { "db/par_add_u9e.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/par_add_u9e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079339443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079339443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_u9e Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_u9e:auto_generated " "Elaborating entity \"par_add_u9e\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_u9e:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "rgb_fifo_inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_camera.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "dcfifo_component" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079339870 ""}  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079339870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6kh1 " "Found entity 1: dcfifo_6kh1" {  } { { "db/dcfifo_6kh1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079339955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079339955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6kh1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated " "Elaborating entity \"dcfifo_6kh1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079339965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_uh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_uh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_uh6 " "Found entity 1: a_graycounter_uh6" {  } { { "db/a_graycounter_uh6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_uh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_uh6 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_uh6:rdptr_g1p " "Elaborating entity \"a_graycounter_uh6\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_uh6:rdptr_g1p\"" {  } { { "db/dcfifo_6kh1.tdf" "rdptr_g1p" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qvb " "Found entity 1: a_graycounter_qvb" {  } { { "db/a_graycounter_qvb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_qvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qvb Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_qvb:wrptr_g1p " "Elaborating entity \"a_graycounter_qvb\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_qvb:wrptr_g1p\"" {  } { { "db/dcfifo_6kh1.tdf" "wrptr_g1p" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r541 " "Found entity 1: altsyncram_r541" {  } { { "db/altsyncram_r541.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_r541.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r541 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|altsyncram_r541:fifo_ram " "Elaborating entity \"altsyncram_r541\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|altsyncram_r541:fifo_ram\"" {  } { { "db/dcfifo_6kh1.tdf" "fifo_ram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_6kh1.tdf" "rs_dgwp" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_6kh1.tdf" "ws_dgrp" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3h5 " "Found entity 1: cmpr_3h5" {  } { { "db/cmpr_3h5.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cmpr_3h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3h5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_3h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_3h5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_3h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_6kh1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2h5 " "Found entity 1: cmpr_2h5" {  } { { "db/cmpr_2h5.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cmpr_2h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2h5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_2h5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_6kh1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079340658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079340658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_6kh1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "db/ip/qsys/qsys.v" "alt_vip_itc_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_is2vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_is2vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079340787 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "enable_resync_sync" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "mode_change_trigger_sync" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "control" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "mode_banks" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "h_counter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "v_counter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "genlock_enable_sync" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079340990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "input_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 644 " "Parameter \"lpm_numwords\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079341200 ""}  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079341200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_isj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_isj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_isj1 " "Found entity 1: dcfifo_isj1" {  } { { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_isj1 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated " "Elaborating entity \"dcfifo_isj1\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_gray2bin_tsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_isj1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_sh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_isj1.tdf" "rdptr_g1p" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_ovb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_isj1.tdf" "wrptr_g1p" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc61 " "Found entity 1: altsyncram_uc61" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uc61 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram " "Elaborating entity \"altsyncram_uc61\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\"" {  } { { "db/dcfifo_isj1.tdf" "fifo_ram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_isj1.tdf" "rdaclr" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_isj1.tdf" "rs_brp" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_isj1.tdf" "rs_dgwp" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_isj1.tdf" "ws_dgrp" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079341922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079341922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe18" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079341939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1h5 " "Found entity 1: cmpr_1h5" {  } { { "db/cmpr_1h5.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cmpr_1h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079342010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079342010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1h5 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_1h5\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_isj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "statemachine" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_vfb_0 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"Qsys_alt_vip_vfb_0\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "db/ip/qsys/qsys.v" "alt_vip_vfb_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_sload_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_packet_write_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_packet_write_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_first_packet_id_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_first_packet_id_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_next_to_last_packet_id_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_overflow_trigger_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_overflow_trigger_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_overflow_flag_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_length_counter_au_enable_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_length_counter_au_enable_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au_enable_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_length_counter_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_length_counter_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_trigger_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_word_counter_trigger_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_width_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_height_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_field_interlace_reg_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_field_interlace_reg_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg_d_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_field_interlace_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au_enable_trigger_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_write_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_writer_write_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_just_read_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_read_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_read_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_packet_read_address_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_packet_read_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_current_packet_id_au " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_current_packet_id_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:din_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:din_takeb_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "din_takeb_trigger_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_st_input Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_input:din " "Elaborating entity \"alt_cusp181_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_input:din\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "din" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:dout_wdata_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "dout_wdata_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_st_output Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_output:dout " "Elaborating entity \"alt_cusp181_avalon_st_output\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_st_output:dout\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "dout" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079342994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:read_master_len_be_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp181_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_master" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp181_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp181_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343036 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343037 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp181_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp181_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343071 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp181_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp181_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp181_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343148 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "ram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5l1 " "Found entity 1: altsyncram_c5l1" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079343411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079343411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5l1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated " "Elaborating entity \"altsyncram_c5l1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343420 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686079343421 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp181_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp181_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pulling_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp181_pulling_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pulling_width_adapter:read_master_pull\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_master_pull" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343617 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1686079343617 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp181_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1686079343617 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1686079343618 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1686079343618 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp181_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1686079343618 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp181_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1686079343618 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp181_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_master" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp181_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp181_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp181_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343649 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp181_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp181_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp181_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp181_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343650 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343651 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp181_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp181_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343831 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp181_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343832 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\|alt_cusp181_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp181_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp181_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp181_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079343899 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "ram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079343929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80l1 " "Found entity 1: altsyncram_80l1" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079344026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079344026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_80l1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated " "Elaborating entity \"altsyncram_80l1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344035 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686079344035 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp181_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp181_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp181_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp181_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:write_master_push_input_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:write_master_push_input_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_master_push_input_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pushing_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp181_pushing_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pushing_width_adapter:write_master_push\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_master_push" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packets_word_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_sample_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_packets_word_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_131 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_131\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_131" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1312 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1312\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1312" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1313 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:packetdimensions_reg_1313\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1313" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_153 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_153\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_153" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1532 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1532\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1532" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1533 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1533\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1533" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1534 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1534\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1534" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1535 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1535\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1535" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1536 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1536\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1536" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1537 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1537\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1537" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1538 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:output_reg_1538\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1538" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0 " "Elaborating entity \"alt_cusp181_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344611 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pc.vhd(30) " "VHDL warning at alt_cusp181_pc.vhd(30): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1686079344612 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qll " "Found entity 1: cntr_qll" {  } { { "db/cntr_qll.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_qll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079344865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079344865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qll Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_qll:auto_generated " "Elaborating entity \"cntr_qll\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_qll:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp181_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc1 " "Elaborating entity \"alt_cusp181_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_pc:pc1\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079344942 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp181_pc.vhd(30) " "VHDL warning at alt_cusp181_pc.vhd(30): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1686079344942 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162_d_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_reply_id_3148_line162 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_reply_id_3148_line162\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_id_3153_line170 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_buffer_id_3153_line170\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_buffer_id_3153_line170" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_field_width_id_3157_line172_d_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:msg_field_width_id_3157_line172_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172_d_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_width_id_3157_line172 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_width_id_3157_line172\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_height_id_3161_line174 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_height_id_3161_line174\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_height_id_3161_line174" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_interlace_id_3165_line176 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_field_interlace_id_3165_line176\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3165_line176" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_samples_in_field_id_3169_line178 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_samples_in_field_id_3169_line178\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3169_line178" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_words_in_field_id_3173_line180 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_words_in_field_id_3173_line180\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3173_line180" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_first_packet_id_3177_line222 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_first_packet_id_3177_line222\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_first_packet_id_3177_line222" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_next_to_last_packet_id_3181_line223 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:msg_next_to_last_packet_id_3181_line223\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3181_line223" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_buffer_id_3185_line228 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_buffer_id_3185_line228\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3185_line228" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_buf_id_3188_line153 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_buf_id_3188_line153\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3188_line153" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_ack_id_3191_line164 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:write_to_read_ack_id_3191_line164\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3191_line164" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packet_base_address_0_id_3194_line204 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_writer_packet_base_address_0_id_3194_line204\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3194_line204" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:isnotimagedata_0_id_3196_line144 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:isnotimagedata_0_id_3196_line144\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3196_line144" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:iscontrolpacket_0_id_3198_line202 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:iscontrolpacket_0_id_3198_line202\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3198_line202" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3200_line301 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3200_line301\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3200_line301" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3204_line585 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:no_last_burst_0_id_3204_line585\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3204_line585" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond588_0_id_3206 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond588_0_id_3206\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond588_0_id_3206" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:drop_0_id_3208_line345 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:drop_0_id_3208_line345\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "drop_0_id_3208_line345" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3210_line367 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3210_line367\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3210_line367" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:burst_trigger_0_id_3212_line563 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:burst_trigger_0_id_3212_line563\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3212_line563" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond568_0_id_3214 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond568_0_id_3214\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond568_0_id_3214" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond290_0_id_3218 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond290_0_id_3218\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond290_0_id_3218" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_buffer_id_3220_line865 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_buffer_id_3220_line865\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3220_line865" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_ack_id_3223_line156 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_ack_id_3223_line156\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3223_line156" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_buf_id_3226_line160 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:read_to_write_buf_id_3226_line160\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3226_line160" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_width_0_id_3229_line773 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_width_0_id_3229_line773\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3229_line773" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_samples_in_field_0_id_3231_line889 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_samples_in_field_0_id_3231_line889\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3231_line889" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_height_0_id_3233_line775 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_height_0_id_3233_line775\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3233_line775" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_words_in_field_0_id_3235_line891 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_words_in_field_0_id_3235_line891\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3235_line891" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_interlace_0_id_3237_line777 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_field_interlace_0_id_3237_line777\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3237_line777" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3239_line876" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_sample_length_0_id_3241_line878 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_sample_length_0_id_3241_line878\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3241_line878" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_word_length_0_id_3243_line880 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:reader_packets_word_length_0_id_3243_line880\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3243_line880" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_packet_base_address_0_id_3245_line873 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_packet_base_address_0_id_3245_line873\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3245_line873" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:wrap_packet_id_id_3247_line1077 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:wrap_packet_id_id_3247_line1077\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3247_line1077" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_length_cnt_3_id_3250_line897 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_length_cnt_3_id_3250_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3250_line897" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_word_cnt_0_id_3252_line898 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:vfb_reader_word_cnt_0_id_3252_line898\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3252_line898" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_4_id_3254_line897 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_4_id_3254_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3254_line897" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst " "Elaborating entity \"alt_cusp181_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897_a_muxinst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3256_line897 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3256_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:repeat_0_id_3259_line1140 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:repeat_0_id_3259_line1140\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "repeat_0_id_3259_line1140" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3261_line1148 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:loop_repeat_0_id_3261_line1148\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3261_line1148" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_id_3263 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_id_3263\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_id_3263" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3265_line897 " "Elaborating entity \"alt_cusp181_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_au:vfb_reader_length_cnt_id_3265_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3265_line897" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_id_3268 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_id_3268\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_id_3268" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4494_line325_93 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4494_line325_93\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4494_line325_93" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4510_line325_52 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4510_line325_52\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4510_line325_52" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4526_line201_52 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4526_line201_52\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4526_line201_52" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4696_line202_58 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4696_line202_58\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4696_line202_58" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4890_line330_94 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4890_line330_94\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4890_line330_94" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4899_line331_96 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4899_line331_96\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4899_line331_96" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4982_line639_55 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_4982_line639_55\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4982_line639_55" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5210_line696_38 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5210_line696_38\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5210_line696_38" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5669_line510_66 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5669_line510_66\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5669_line510_66" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5804_line563_105 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5804_line563_105\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5804_line563_105" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079345986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5987_line933_38 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_5987_line933_38\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5987_line933_38" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6225_line1062_114 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6225_line1062_114\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6225_line1062_114" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6241_line1063_112 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6241_line1063_112\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6241_line1063_112" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6257_line1078_53 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6257_line1078_53\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6257_line1078_53" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6266_line1094_53 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6266_line1094_53\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6266_line1094_53" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6323_line1188_29 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6323_line1188_29\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6323_line1188_29" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6458_line1248_53 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6458_line1248_53\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6458_line1248_53" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6704_line1126_52 " "Elaborating entity \"alt_cusp181_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_cmp:fu_id_6704_line1126_52\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6704_line1126_52" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_0_comb_id_7828 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_0_comb_id_7828\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_7828" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_1_comb_id_7831 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_1_comb_id_7831\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_7831" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_1_comb_id_7834 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_1_comb_id_7834\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_7834" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_2_comb_id_7837 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_2_comb_id_7837\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_7837" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_1_comb_id_7840 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_1_comb_id_7840\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_7840" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_3_comb_id_7843 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_3_comb_id_7843\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_7843" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_4_comb_id_7846 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_4_comb_id_7846\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_7846" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_4_comb_id_7849 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_4_comb_id_7849\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_7849" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_2_comb_id_7852 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_2_comb_id_7852\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_7852" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_5_comb_id_7855 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_5_comb_id_7855\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_7855" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_2_comb_id_7858 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:ispreviousendpacket_2_comb_id_7858\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_7858" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_6_comb_id_7861 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_6_comb_id_7861\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_7861" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_7_comb_id_7864 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadaccesswire_7_comb_id_7864\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_7864" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_7_comb_id_7867 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_7_comb_id_7867\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_7867" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_3_comb_id_7870 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_2_3_comb_id_7870\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_7870" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_8_comb_id_7873 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:justreadqueue_1_8_comb_id_7873\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_7873" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:word_counter_trigger_flag_0_comb_id_7876 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:word_counter_trigger_flag_0_comb_id_7876\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_7876" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_id_7879 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_id_7879\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_2226_comb_id_7879" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_0_id_7882 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_2226_comb_0_id_7882\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_2226_comb_0_id_7882" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4405_comb_id_7885 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4405_comb_id_7885\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4405_comb_id_7885" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4407_comb_id_7888 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4407_comb_id_7888\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4407_comb_id_7888" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_id_7894 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_id_7894\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_3252_comb_id_7894" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_0_id_7897 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_3252_comb_0_id_7897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_3252_comb_0_id_7897" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4420_comb_id_7900 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4420_comb_id_7900\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4420_comb_id_7900" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4421_comb_id_7903 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:op_4421_comb_id_7903\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4421_comb_id_7903" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_1_id_7906 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_1_id_7906\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_7906" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_2_id_7909 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_2_id_7909\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_7909" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_3_id_7912 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1113_0_stage_3_id_7912\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_7912" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:empty_image_0_comb_id_7915 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:empty_image_0_comb_id_7915\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_7915" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_1_id_7918 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_1_id_7918\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_7918" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_2_id_7921 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_2_id_7921\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_7921" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp181_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_3_id_7924 " "Elaborating entity \"alt_cusp181_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_reg:cond1203_0_stage_3_id_7924\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_7924" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0 Qsys:u0\|Qsys_altpll_0:altpll_0 " "Elaborating entity \"Qsys_altpll_0\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\"" {  } { { "db/ip/qsys/qsys.v" "altpll_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_stdsync_sv6 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Qsys_altpll_0_stdsync_sv6\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "stdsync2" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_dffpipe_l2c Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "dffpipe3" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_altpll_u3t2 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1 " "Elaborating entity \"Qsys_altpll_0_altpll_u3t2\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\"" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "sd1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores Qsys:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "db/ip/qsys/qsys.v" "i2c_opencores_camera" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/qsys/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346736 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686079346737 "|DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart Qsys:u0\|Qsys_jtag_uart:jtag_uart " "Elaborating entity \"Qsys_jtag_uart\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/qsys/qsys.v" "jtag_uart" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_scfifo_w Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"Qsys_jtag_uart_scfifo_w\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "the_Qsys_jtag_uart_scfifo_w" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "wfifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079346954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079346954 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079346954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079347020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079347020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079347062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079347062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079347109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079347109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079347182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079347182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079347263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079347263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079347346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079347346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_scfifo_r Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"Qsys_jtag_uart_scfifo_r\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "the_Qsys_jtag_uart_scfifo_r" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "Qsys_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079347826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079347826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079347826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079347826 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079347826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079347952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_key Qsys:u0\|Qsys_key:key " "Elaborating entity \"Qsys_key\" for hierarchy \"Qsys:u0\|Qsys_key:key\"" {  } { { "db/ip/qsys/qsys.v" "key" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_led Qsys:u0\|Qsys_led:led " "Elaborating entity \"Qsys_led\" for hierarchy \"Qsys:u0\|Qsys_led:led\"" {  } { { "db/ip/qsys/qsys.v" "led" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mipi_pwdn_n Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"Qsys_mipi_pwdn_n\" for hierarchy \"Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "db/ip/qsys/qsys.v" "mipi_pwdn_n" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2 " "Elaborating entity \"Qsys_nios2_gen2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/qsys/qsys.v" "nios2_gen2" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu " "Elaborating entity \"Qsys_nios2_gen2_cpu\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2.v" "cpu" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_test_bench Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench " "Elaborating entity \"Qsys_nios2_gen2_cpu_test_bench\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_test_bench" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ic_data_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data " "Elaborating entity \"Qsys_nios2_gen2_cpu_ic_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ic_data" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079348729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079348729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ic_tag_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag " "Elaborating entity \"Qsys_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ic_tag" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079348937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079348937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079348946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_bht_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht " "Elaborating entity \"Qsys_nios2_gen2_cpu_bht_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_bht" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079349137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079349137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_register_bank_a_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"Qsys_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079349337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079349337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_register_bank_b_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"Qsys_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_mult_cell Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell " "Elaborating entity \"Qsys_nios2_gen2_cpu_mult_cell\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_mult_cell" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079349632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079349632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079349975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079350920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079351885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079352136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079352175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079352268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079352308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079352421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079352536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_tag_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_tag" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079357627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079357650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079357745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079357745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079357754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_data_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_data" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079357828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079357852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079357948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079357948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079357956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_victim_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_victim" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079358171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079358171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_debug Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_break Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_xbrk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_dbrk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_itrace Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_dtrace Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_td_mode Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_pib Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_im Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_avalon_reg Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079358961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_ocimem Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ociram_sp_ram_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079359188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079359188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_wrapper Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_tck Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_sysclk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "Qsys_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_onchip_memory2_0 Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Qsys_onchip_memory2_0\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/qsys/qsys.v" "onchip_memory2_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079359570 ""}  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079359570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_7pc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079359663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079359663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079359756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079359756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_7pc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079359829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079359829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram Qsys:u0\|Qsys_sdram:sdram " "Elaborating entity \"Qsys_sdram\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\"" {  } { { "db/ip/qsys/qsys.v" "sdram" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram_input_efifo_module Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module " "Elaborating entity \"Qsys_sdram_input_efifo_module\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "the_Qsys_sdram_input_efifo_module" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sw Qsys:u0\|Qsys_sw:sw " "Elaborating entity \"Qsys_sw\" for hierarchy \"Qsys:u0\|Qsys_sw:sw\"" {  } { { "db/ip/qsys/qsys.v" "sw" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sysid_qsys Qsys:u0\|Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"Qsys_sysid_qsys\" for hierarchy \"Qsys:u0\|Qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/qsys/qsys.v" "sysid_qsys" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_timer Qsys:u0\|Qsys_timer:timer " "Elaborating entity \"Qsys_timer\" for hierarchy \"Qsys:u0\|Qsys_timer:timer\"" {  } { { "db/ip/qsys/qsys.v" "timer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079359988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0 Qsys:u0\|Qsys_uart_0:uart_0 " "Elaborating entity \"Qsys_uart_0\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\"" {  } { { "db/ip/qsys/qsys.v" "uart_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_tx Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_tx:the_Qsys_uart_0_tx " "Elaborating entity \"Qsys_uart_0_tx\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_tx:the_Qsys_uart_0_tx\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_Qsys_uart_0_tx" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_rx Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx " "Elaborating entity \"Qsys_uart_0_rx\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_Qsys_uart_0_rx" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_rx_stimulus_source Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx\|Qsys_uart_0_rx_stimulus_source:the_Qsys_uart_0_rx_stimulus_source " "Elaborating entity \"Qsys_uart_0_rx_stimulus_source\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_rx:the_Qsys_uart_0_rx\|Qsys_uart_0_rx_stimulus_source:the_Qsys_uart_0_rx_stimulus_source\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_Qsys_uart_0_rx_stimulus_source" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_0_regs Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_regs:the_Qsys_uart_0_regs " "Elaborating entity \"Qsys_uart_0_regs\" for hierarchy \"Qsys:u0\|Qsys_uart_0:uart_0\|Qsys_uart_0_regs:the_Qsys_uart_0_regs\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_Qsys_uart_0_regs" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_mm_interconnect_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079360945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_mm_interconnect_0_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_mm_interconnect_0_router_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_0_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_006 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Qsys_mm_interconnect_0_router_006\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_006" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_006_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_limiter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux_004 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_004 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_005 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "crosser" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079361989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Qsys_mm_interconnect_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_read_master_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_write_master_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_translator" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_read_master_agent" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_write_master_agent" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_agent" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router " "Elaborating entity \"Qsys_mm_interconnect_1_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "router" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_1_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "router_002" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1)" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686079362474 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079362735 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079362736 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686079362736 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_irq_mapper Qsys:u0\|Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_irq_mapper\" for hierarchy \"Qsys:u0\|Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys/qsys.v" "irq_mapper" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller_001" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller_002" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE10_LITE_D8M_VIP.v" "uFps" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079362948 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1686079364785 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686079365836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.06.20:22:49 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl " "2023.06.06.20:22:49 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079369064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079371074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079371199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079373607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079373713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079373824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079373947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079373950 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079373951 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686079374643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d1b536e/alt_sld_fab.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079374879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079374879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079374986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079374986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079375016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079375016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079375099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079375099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079375197 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079375197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079375197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079375286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079375286 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[9\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 329 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[10\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 361 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[11\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 393 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 425 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[17\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 585 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[18\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_uc61.tdf" 617 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 67 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 325 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:read_master\|alt_cusp181_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_c5l1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079377250 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686079377250 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686079377250 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "280 " "Ignored 280 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "280 " "Ignored 280 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686079378101 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686079378101 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1686079381499 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686079381499 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[36\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386079 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[35\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386079 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386079 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386079 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386079 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp181_avalon_mm_bursting_master_fifo:write_master\|alt_cusp181_general_fifo:cmd_fifo\|alt_cusp181_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/altsyncram_80l1.tdf" 1033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 351 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386079 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686079386079 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686079386079 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386531 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386531 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386531 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult1\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "Mult1" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386531 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult0\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "Mult0" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386531 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult2\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "Mult2" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079386531 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686079386531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079386679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386679 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079386679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079386752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079386752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079386828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079386828 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079386828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079386900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079386900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387047 ""}  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079387047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079387631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079387631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079387745 ""}  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079387745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079387897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079387978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079387978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079388029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079388063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686079388063 ""}  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686079388063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079388109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079388174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079388221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686079388302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079388302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079388350 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1686079389809 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1686079389809 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1686079389809 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_vfb " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature alt_vip_vfb" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Frame Buffer MegaCore will be disabled after the timeout is reached " "Frame Buffer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1686079389887 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1686079389887 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1686079389887 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1686079389887 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1686079389887 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1686079389887 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1686079389887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686079389912 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686079390164 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1686079390164 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Qsys:u0\|eee_imgproc_0_conduit_i2c_scl " "bidirectional pin \"Qsys:u0\|eee_imgproc_0_conduit_i2c_scl\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686079390164 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1686079390164 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 442 -1 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 374 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" 60 -1 0 } } { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 44 -1 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 69 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_isj1.tdf" 73 2 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 366 -1 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5662 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 160 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_sdram.v" 306 -1 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_sh6.tdf" 32 2 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 61 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 66 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 82 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 65 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 405 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_ovb.tdf" 32 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_sh6.tdf" 46 2 0 } } { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7672 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 637 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 263 -1 0 } } { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" 190 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_ovb.tdf" 46 2 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_controller.v" 61 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_reg.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_reg.vhd" 49 -1 0 } } { "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" 121 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/terasic_auto_focus.v" 175 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 4045 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 43 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_uart_0.v" 42 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_vcm_config.v" 107 -1 0 } } { "db/dcfifo_6kh1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 57 2 0 } } { "db/dcfifo_6kh1.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/dcfifo_6kh1.tdf" 61 2 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 5924 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7681 -1 0 } } { "db/ip/qsys/submodules/qsys_timer.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_timer.v" 167 -1 0 } } { "db/a_graycounter_uh6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_uh6.tdf" 32 2 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 5843 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 284 -1 0 } } { "db/a_graycounter_uh6.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_uh6.tdf" 48 2 0 } } { "db/a_graycounter_qvb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_qvb.tdf" 32 2 0 } } { "db/a_graycounter_qvb.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/a_graycounter_qvb.tdf" 48 2 0 } } { "db/shift_taps_3021.tdf" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/shift_taps_3021.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686079390260 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686079390260 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~1 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~1\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~5 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~5\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~9 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~9\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~13 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~13\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~29 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~29\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~33 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~33\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~37 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~37\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686079390262 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1686079390262 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079396286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079396286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079396286 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686079396286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686079396287 "|DE10_LITE_D8M_VIP|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686079396287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079396996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "548 " "548 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686079402909 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079402988 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079402988 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079402988 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079402988 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1686079402988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079403376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/output_files/DE10_LITE_D8M_VIP.map.smsg " "Generated suppressed messages file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/output_files/DE10_LITE_D8M_VIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079405749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686079410962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686079410962 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 150 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 306 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 378 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1686079411334 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 150 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/submodules/qsys_altpll_0.v" 306 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/db/ip/qsys/qsys.v" 378 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 188 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1686079411334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079411904 "|DE10_LITE_D8M_VIP|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079411904 "|DE10_LITE_D8M_VIP|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/I2C_TEST_2/DE10_LITE_D8M_VIP.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686079411904 "|DE10_LITE_D8M_VIP|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686079411904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12517 " "Implemented 12517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686079411904 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686079411904 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686079411904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11773 " "Implemented 11773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686079411904 ""} { "Info" "ICUT_CUT_TM_RAMS" "561 " "Implemented 561 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686079411904 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1686079411904 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686079411904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686079411904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686079412042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 20:23:32 2023 " "Processing ended: Tue Jun 06 20:23:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686079412042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686079412042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:22 " "Total CPU time (on all processors): 00:03:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686079412042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686079412042 ""}
