$date
	Tue Nov 25 22:20:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module data_memory_tb $end
$var wire 32 ! DataRd [31:0] $end
$var reg 32 " Address [31:0] $end
$var reg 3 # DMCtrl [2:0] $end
$var reg 1 $ DMWr $end
$var reg 32 % DataWr [31:0] $end
$scope module dut $end
$var wire 32 & Address_ALURes [31:0] $end
$var wire 3 ' DMCtrl [2:0] $end
$var wire 1 $ DMWr $end
$var wire 32 ( DataWr [31:0] $end
$var wire 10 ) word_addr [9:0] $end
$var wire 2 * byte_offset [1:0] $end
$var parameter 32 + MEM_SIZE_WORDS $end
$var reg 32 , DataRd [31:0] $end
$scope begin $unm_blk_4 $end
$var reg 32 - read_word [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 +
$end
#0
$dumpvars
bx -
bx ,
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
bx !
$end
#10
b11001 )
b10010001101000101011001111000 !
b10010001101000101011001111000 ,
b10010001101000101011001111000 -
b10010001101000101011001111000 %
b10010001101000101011001111000 (
b1100100 "
b1100100 &
b10 #
b10 '
1$
#20
0$
#30
b1111000 !
b1111000 ,
b100 #
b100 '
#40
