# AXI-Stream
Educational AXI-Streamâ€“style data transfer implementation in Verilog demonstrating VALID/READY handshaking, back-pressure, and packetized streaming.
