// Peripheral: FMC_Bank1E_Periph  Flexible Memory Controller Bank1E.
// Instances:
//  FMC_Bank1E  mmap.FMC_Bank1E_R_BASE
// Registers:
//  0x00 32  BWTR[7] NOR/PSRAM write timing registers.
// Import:
//  stm32/o/f303xe/mmap
package fmc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.

const (
	EADDSET BWTR_Bits = 0x0F << 0  //+ ADDSET[3:0] bits (Address setup phase duration).
	EADDHLD BWTR_Bits = 0x0F << 4  //+ ADDHLD[3:0] bits (Address-hold phase duration).
	EDATAST BWTR_Bits = 0xFF << 8  //+ DATAST [3:0] bits (Data-phase duration).
	ECLKDIV BWTR_Bits = 0x0F << 20 //+ CLKDIV[3:0] bits (Clock divide ratio).
	EDATLAT BWTR_Bits = 0x0F << 24 //+ DATLA[3:0] bits (Data latency).
	EACCMOD BWTR_Bits = 0x03 << 28 //+ ACCMOD[1:0] bits (Access mode).
)

const (
	EADDSETn = 0
	EADDHLDn = 4
	EDATASTn = 8
	ECLKDIVn = 20
	EDATLATn = 24
	EACCMODn = 28
)
