Simulator report for Lab_3
Sun May 20 16:41:50 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ALTSYNCRAM
  6. |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 127 nodes    ;
; Simulation Coverage         ;      77.95 % ;
; Total Number of Transitions ; 715          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; End time                                                                                   ; 3000 ns     ;               ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; ROM_RAM.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------+
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------+
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      77.95 % ;
; Total nodes checked                                 ; 127          ;
; Total output ports checked                          ; 127          ;
; Total output ports with complete 1/0-value coverage ; 99           ;
; Total output ports with no 1/0-value coverage       ; 20           ;
; Total output ports with no 1-value coverage         ; 22           ;
; Total output ports with no 0-value coverage         ; 26           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                            ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |ROM_RAM|DataOUT[7]                                                                                  ; |ROM_RAM|DataOUT[7]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[6]                                                                                  ; |ROM_RAM|DataOUT[6]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[5]                                                                                  ; |ROM_RAM|DataOUT[5]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[4]                                                                                  ; |ROM_RAM|DataOUT[4]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[3]                                                                                  ; |ROM_RAM|DataOUT[3]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[2]                                                                                  ; |ROM_RAM|DataOUT[2]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[1]                                                                                  ; |ROM_RAM|DataOUT[1]                                                                            ; pin_out          ;
; |ROM_RAM|DataOUT[0]                                                                                  ; |ROM_RAM|DataOUT[0]                                                                            ; pin_out          ;
; |ROM_RAM|inst7[7]                                                                                    ; |ROM_RAM|inst7[7]                                                                              ; out              ;
; |ROM_RAM|inst7[6]                                                                                    ; |ROM_RAM|inst7[6]                                                                              ; out              ;
; |ROM_RAM|inst7[5]                                                                                    ; |ROM_RAM|inst7[5]                                                                              ; out              ;
; |ROM_RAM|inst7[4]                                                                                    ; |ROM_RAM|inst7[4]                                                                              ; out              ;
; |ROM_RAM|inst7[3]                                                                                    ; |ROM_RAM|inst7[3]                                                                              ; out              ;
; |ROM_RAM|inst7[2]                                                                                    ; |ROM_RAM|inst7[2]                                                                              ; out              ;
; |ROM_RAM|inst7[1]                                                                                    ; |ROM_RAM|inst7[1]                                                                              ; out              ;
; |ROM_RAM|inst7[0]                                                                                    ; |ROM_RAM|inst7[0]                                                                              ; out              ;
; |ROM_RAM|Data[7]                                                                                     ; |ROM_RAM|Data[7]                                                                               ; out0             ;
; |ROM_RAM|Data[6]                                                                                     ; |ROM_RAM|Data[6]                                                                               ; out0             ;
; |ROM_RAM|Data[5]                                                                                     ; |ROM_RAM|Data[5]                                                                               ; out0             ;
; |ROM_RAM|Data[4]                                                                                     ; |ROM_RAM|Data[4]                                                                               ; out0             ;
; |ROM_RAM|Data[3]                                                                                     ; |ROM_RAM|Data[3]                                                                               ; out0             ;
; |ROM_RAM|Data[2]                                                                                     ; |ROM_RAM|Data[2]                                                                               ; out0             ;
; |ROM_RAM|Data[1]                                                                                     ; |ROM_RAM|Data[1]                                                                               ; out0             ;
; |ROM_RAM|Data[0]                                                                                     ; |ROM_RAM|Data[0]                                                                               ; out0             ;
; |ROM_RAM|inst[7]                                                                                     ; |ROM_RAM|inst[7]                                                                               ; out              ;
; |ROM_RAM|inst[6]                                                                                     ; |ROM_RAM|inst[6]                                                                               ; out              ;
; |ROM_RAM|inst[5]                                                                                     ; |ROM_RAM|inst[5]                                                                               ; out              ;
; |ROM_RAM|inst[4]                                                                                     ; |ROM_RAM|inst[4]                                                                               ; out              ;
; |ROM_RAM|inst[3]                                                                                     ; |ROM_RAM|inst[3]                                                                               ; out              ;
; |ROM_RAM|inst[2]                                                                                     ; |ROM_RAM|inst[2]                                                                               ; out              ;
; |ROM_RAM|inst[1]                                                                                     ; |ROM_RAM|inst[1]                                                                               ; out              ;
; |ROM_RAM|inst[0]                                                                                     ; |ROM_RAM|inst[0]                                                                               ; out              ;
; |ROM_RAM|DataIN[7]                                                                                   ; |ROM_RAM|DataIN[7]                                                                             ; out              ;
; |ROM_RAM|DataIN[6]                                                                                   ; |ROM_RAM|DataIN[6]                                                                             ; out              ;
; |ROM_RAM|DataIN[5]                                                                                   ; |ROM_RAM|DataIN[5]                                                                             ; out              ;
; |ROM_RAM|DataIN[4]                                                                                   ; |ROM_RAM|DataIN[4]                                                                             ; out              ;
; |ROM_RAM|DataIN[3]                                                                                   ; |ROM_RAM|DataIN[3]                                                                             ; out              ;
; |ROM_RAM|DataIN[2]                                                                                   ; |ROM_RAM|DataIN[2]                                                                             ; out              ;
; |ROM_RAM|DataIN[1]                                                                                   ; |ROM_RAM|DataIN[1]                                                                             ; out              ;
; |ROM_RAM|DataIN[0]                                                                                   ; |ROM_RAM|DataIN[0]                                                                             ; out              ;
; |ROM_RAM|ReE/WrE                                                                                     ; |ROM_RAM|ReE/WrE                                                                               ; out              ;
; |ROM_RAM|inst13[2]                                                                                   ; |ROM_RAM|inst13[2]                                                                             ; out              ;
; |ROM_RAM|inst13[1]                                                                                   ; |ROM_RAM|inst13[1]                                                                             ; out              ;
; |ROM_RAM|inst13[0]                                                                                   ; |ROM_RAM|inst13[0]                                                                             ; out              ;
; |ROM_RAM|CLK                                                                                         ; |ROM_RAM|CLK                                                                                   ; out              ;
; |ROM_RAM|inst10[0]                                                                                   ; |ROM_RAM|inst10[0]                                                                             ; out              ;
; |ROM_RAM|AddressIN[3]                                                                                ; |ROM_RAM|AddressIN[3]                                                                          ; out              ;
; |ROM_RAM|AddressIN[2]                                                                                ; |ROM_RAM|AddressIN[2]                                                                          ; out              ;
; |ROM_RAM|AddressIN[1]                                                                                ; |ROM_RAM|AddressIN[1]                                                                          ; out              ;
; |ROM_RAM|AddressIN[0]                                                                                ; |ROM_RAM|AddressIN[0]                                                                          ; out              ;
; |ROM_RAM|inst12[7]                                                                                   ; |ROM_RAM|inst12[7]                                                                             ; out              ;
; |ROM_RAM|inst12[6]                                                                                   ; |ROM_RAM|inst12[6]                                                                             ; out              ;
; |ROM_RAM|inst12[5]                                                                                   ; |ROM_RAM|inst12[5]                                                                             ; out              ;
; |ROM_RAM|inst12[4]                                                                                   ; |ROM_RAM|inst12[4]                                                                             ; out              ;
; |ROM_RAM|inst12[3]                                                                                   ; |ROM_RAM|inst12[3]                                                                             ; out              ;
; |ROM_RAM|inst12[2]                                                                                   ; |ROM_RAM|inst12[2]                                                                             ; out              ;
; |ROM_RAM|inst12[1]                                                                                   ; |ROM_RAM|inst12[1]                                                                             ; out              ;
; |ROM_RAM|inst12[0]                                                                                   ; |ROM_RAM|inst12[0]                                                                             ; out              ;
; |ROM_RAM|Bus_dio[7]                                                                                  ; |ROM_RAM|Bus_dio[7]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[6]                                                                                  ; |ROM_RAM|Bus_dio[6]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[5]                                                                                  ; |ROM_RAM|Bus_dio[5]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[4]                                                                                  ; |ROM_RAM|Bus_dio[4]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[3]                                                                                  ; |ROM_RAM|Bus_dio[3]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[2]                                                                                  ; |ROM_RAM|Bus_dio[2]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[1]                                                                                  ; |ROM_RAM|Bus_dio[1]                                                                            ; out0             ;
; |ROM_RAM|Bus_dio[0]                                                                                  ; |ROM_RAM|Bus_dio[0]                                                                            ; out0             ;
; |ROM_RAM|inst9[3]                                                                                    ; |ROM_RAM|inst9[3]                                                                              ; out              ;
; |ROM_RAM|inst9[2]                                                                                    ; |ROM_RAM|inst9[2]                                                                              ; out              ;
; |ROM_RAM|inst9[1]                                                                                    ; |ROM_RAM|inst9[1]                                                                              ; out              ;
; |ROM_RAM|inst9[0]                                                                                    ; |ROM_RAM|inst9[0]                                                                              ; out              ;
; |ROM_RAM|inst16[7]                                                                                   ; |ROM_RAM|inst16[7]                                                                             ; out              ;
; |ROM_RAM|inst16[6]                                                                                   ; |ROM_RAM|inst16[6]                                                                             ; out              ;
; |ROM_RAM|inst16[5]                                                                                   ; |ROM_RAM|inst16[5]                                                                             ; out              ;
; |ROM_RAM|inst16[4]                                                                                   ; |ROM_RAM|inst16[4]                                                                             ; out              ;
; |ROM_RAM|inst16[3]                                                                                   ; |ROM_RAM|inst16[3]                                                                             ; out              ;
; |ROM_RAM|inst16[2]                                                                                   ; |ROM_RAM|inst16[2]                                                                             ; out              ;
; |ROM_RAM|inst16[1]                                                                                   ; |ROM_RAM|inst16[1]                                                                             ; out              ;
; |ROM_RAM|inst16[0]                                                                                   ; |ROM_RAM|inst16[0]                                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|_~2                                                                          ; |ROM_RAM|lpm_ram_io:RAM|_~2                                                                    ; out0             ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[7]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[7]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[6]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[6]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[5]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[5]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[4]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[4]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[3]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[3]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[2]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[2]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[1]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[1]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[0]                                                                   ; |ROM_RAM|lpm_ram_io:RAM|datatri[0]                                                             ; out              ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a1 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a2 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a3 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a4 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a5 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a6 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6] ; portadataout0    ;
; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a7 ; |ROM_RAM|lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0  ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]  ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a1  ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]  ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a2  ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]  ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a4  ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]  ; portadataout0    ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |ROM_RAM|inst13[7]                                                                                  ; |ROM_RAM|inst13[7]                                                                            ; out              ;
; |ROM_RAM|inst13[6]                                                                                  ; |ROM_RAM|inst13[6]                                                                            ; out              ;
; |ROM_RAM|inst13[5]                                                                                  ; |ROM_RAM|inst13[5]                                                                            ; out              ;
; |ROM_RAM|inst13[3]                                                                                  ; |ROM_RAM|inst13[3]                                                                            ; out              ;
; |ROM_RAM|inst10[7]                                                                                  ; |ROM_RAM|inst10[7]                                                                            ; out              ;
; |ROM_RAM|inst10[6]                                                                                  ; |ROM_RAM|inst10[6]                                                                            ; out              ;
; |ROM_RAM|inst10[5]                                                                                  ; |ROM_RAM|inst10[5]                                                                            ; out              ;
; |ROM_RAM|inst10[4]                                                                                  ; |ROM_RAM|inst10[4]                                                                            ; out              ;
; |ROM_RAM|AddressIN[7]                                                                               ; |ROM_RAM|AddressIN[7]                                                                         ; out              ;
; |ROM_RAM|AddressIN[6]                                                                               ; |ROM_RAM|AddressIN[6]                                                                         ; out              ;
; |ROM_RAM|AddressIN[5]                                                                               ; |ROM_RAM|AddressIN[5]                                                                         ; out              ;
; |ROM_RAM|AddressIN[4]                                                                               ; |ROM_RAM|AddressIN[4]                                                                         ; out              ;
; |ROM_RAM|ROM/RAM                                                                                    ; |ROM_RAM|ROM/RAM                                                                              ; out              ;
; |ROM_RAM|inst14                                                                                     ; |ROM_RAM|inst14                                                                               ; out0             ;
; |ROM_RAM|inst9[7]                                                                                   ; |ROM_RAM|inst9[7]                                                                             ; out              ;
; |ROM_RAM|inst9[6]                                                                                   ; |ROM_RAM|inst9[6]                                                                             ; out              ;
; |ROM_RAM|inst9[5]                                                                                   ; |ROM_RAM|inst9[5]                                                                             ; out              ;
; |ROM_RAM|inst9[4]                                                                                   ; |ROM_RAM|inst9[4]                                                                             ; out              ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a3 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a5 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a6 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a7 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7] ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |ROM_RAM|inst13[7]                                                                                  ; |ROM_RAM|inst13[7]                                                                            ; out              ;
; |ROM_RAM|inst13[6]                                                                                  ; |ROM_RAM|inst13[6]                                                                            ; out              ;
; |ROM_RAM|inst13[5]                                                                                  ; |ROM_RAM|inst13[5]                                                                            ; out              ;
; |ROM_RAM|inst13[4]                                                                                  ; |ROM_RAM|inst13[4]                                                                            ; out              ;
; |ROM_RAM|inst13[3]                                                                                  ; |ROM_RAM|inst13[3]                                                                            ; out              ;
; |ROM_RAM|inst10[7]                                                                                  ; |ROM_RAM|inst10[7]                                                                            ; out              ;
; |ROM_RAM|inst10[6]                                                                                  ; |ROM_RAM|inst10[6]                                                                            ; out              ;
; |ROM_RAM|inst10[5]                                                                                  ; |ROM_RAM|inst10[5]                                                                            ; out              ;
; |ROM_RAM|inst10[4]                                                                                  ; |ROM_RAM|inst10[4]                                                                            ; out              ;
; |ROM_RAM|inst10[3]                                                                                  ; |ROM_RAM|inst10[3]                                                                            ; out              ;
; |ROM_RAM|inst10[2]                                                                                  ; |ROM_RAM|inst10[2]                                                                            ; out              ;
; |ROM_RAM|inst10[1]                                                                                  ; |ROM_RAM|inst10[1]                                                                            ; out              ;
; |ROM_RAM|AddressIN[7]                                                                               ; |ROM_RAM|AddressIN[7]                                                                         ; out              ;
; |ROM_RAM|AddressIN[6]                                                                               ; |ROM_RAM|AddressIN[6]                                                                         ; out              ;
; |ROM_RAM|AddressIN[5]                                                                               ; |ROM_RAM|AddressIN[5]                                                                         ; out              ;
; |ROM_RAM|AddressIN[4]                                                                               ; |ROM_RAM|AddressIN[4]                                                                         ; out              ;
; |ROM_RAM|inst9[7]                                                                                   ; |ROM_RAM|inst9[7]                                                                             ; out              ;
; |ROM_RAM|inst9[6]                                                                                   ; |ROM_RAM|inst9[6]                                                                             ; out              ;
; |ROM_RAM|inst9[5]                                                                                   ; |ROM_RAM|inst9[5]                                                                             ; out              ;
; |ROM_RAM|inst9[4]                                                                                   ; |ROM_RAM|inst9[4]                                                                             ; out              ;
; |ROM_RAM|inst17                                                                                     ; |ROM_RAM|inst17                                                                               ; out0             ;
; |ROM_RAM|lpm_ram_io:RAM|datatri[7]~0                                                                ; |ROM_RAM|lpm_ram_io:RAM|datatri[7]~0                                                          ; out0             ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a3 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a5 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a6 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6] ; portadataout0    ;
; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a7 ; |ROM_RAM|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7] ; portadataout0    ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun May 20 16:41:50 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3
Info: Using vector source file "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of ROM_RAM.vwf called Lab_3.sim_ori.vwf has been created in the db folder
Warning: Can't find signal in vector source file for input pin "|ROM_RAM|AddressIN[7]"
Warning: Can't find signal in vector source file for input pin "|ROM_RAM|AddressIN[6]"
Warning: Can't find signal in vector source file for input pin "|ROM_RAM|AddressIN[5]"
Warning: Can't find signal in vector source file for input pin "|ROM_RAM|AddressIN[4]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      77.95 %
Info: Number of transitions in simulation is 715
Info: Vector file ROM_RAM.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Sun May 20 16:41:50 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


