name: RCC
description: Habu_RCC register block
groupName: RCC
source: STM32U375 SVD v1.0
registers:
  - name: CR
    displayName: CR
    description: Clock control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 29
    resetMask: 4294967295
    fields:
      - name: MSISON
        description: MSIS clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIS (MSI system) oscillator OFF
            value: 0
          - name: B_0x1
            description: MSIS (MSI system) oscillator ON
            value: 1
      - name: MSIKERON
        description: MSI enable for some peripheral kernels
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect on MSI oscillator
            value: 0
          - name: B_0x1
            description: MSI oscillator forced ON even in Stop mode.
            value: 1
      - name: MSISRDY
        description: MSIS clock ready flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: MSIS (MSI system) oscillator not ready
            value: 0
          - name: B_0x1
            description: MSIS (MSI system) oscillator ready
            value: 1
      - name: MSIKON
        description: MSIK clock enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIK (MSI kernel) oscillator disabled
            value: 0
          - name: B_0x1
            description: MSIK (MSI kernel) oscillator enabled
            value: 1
      - name: MSIKRDY
        description: MSIK clock ready flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: MSIK (MSI kernel) oscillator not ready
            value: 0
          - name: B_0x1
            description: MSIK (MSI kernel) oscillator ready
            value: 1
      - name: MSIPLL1EN
        description: MSIRC1 PLL mode enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC1 PLL mode disabled
            value: 0
          - name: B_0x1
            description: MSIRC1 PLL mode enabled
            value: 1
      - name: MSIPLL0EN
        description: MSIRC0 PLL mode enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC0 PLL mode disabled
            value: 0
          - name: B_0x1
            description: MSIRC0 PLL mode enabled
            value: 1
      - name: MSIPLL1FAST
        description: MSIRC1 PLL mode fast startup
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC1 PLL normal startup
            value: 0
          - name: B_0x1
            description: MSIRC1 PLL fast startup
            value: 1
      - name: MSIPLL0FAST
        description: MSIRC0 PLL mode fast startup
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC0 PLL normal startup
            value: 0
          - name: B_0x1
            description: MSIRC0 PLL fast startup
            value: 1
      - name: MSIPLL1RDY
        description: MSIRC1 PLL mode ready flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: MSIRC1 PLL mode is not ready
            value: 0
          - name: B_0x1
            description: MSIRC1 PLL mode is ready
            value: 1
      - name: MSIPLL0RDY
        description: MSIRC0 PLL mode ready flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: MSIRC0 PLL mode is not ready
            value: 0
          - name: B_0x1
            description: MSIRC0 PLL mode is ready
            value: 1
      - name: HSION
        description: HSI16 clock enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI16 oscillator OFF
            value: 0
          - name: B_0x1
            description: HSI16 oscillator ON
            value: 1
      - name: HSIKERON
        description: HSI16 enable for some peripheral kernels
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect on HSI16 oscillator
            value: 0
          - name: B_0x1
            description: HSI16 oscillator forced ON even in Stop mode
            value: 1
      - name: HSIRDY
        description: HSI16 clock ready flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI16 oscillator not ready
            value: 0
          - name: B_0x1
            description: HSI16 oscillator ready
            value: 1
      - name: HSI48ON
        description: HSI48 clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 oscillator OFF
            value: 0
          - name: B_0x1
            description: HSI48 oscillator ON
            value: 1
      - name: HSI48RDY
        description: HSI48 clock ready flag
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI48 oscillator not ready
            value: 0
          - name: B_0x1
            description: HSI48 oscillator ready
            value: 1
      - name: HSEON
        description: HSE clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE oscillator OFF
            value: 0
          - name: B_0x1
            description: HSE oscillator ON
            value: 1
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSE oscillator not ready
            value: 0
          - name: B_0x1
            description: HSE oscillator ready
            value: 1
      - name: HSEBYP
        description: HSE crystal oscillator bypass
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE crystal oscillator not bypassed
            value: 0
          - name: B_0x1
            description: HSE crystal oscillator bypassed with external clock
            value: 1
      - name: HSECSSON
        description: Clock security system enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Clock security system OFF (clock detector OFF)
            value: 0
          - name: B_0x1
            description: Clock security system ON (clock detector ON if the HSE oscillator is stable, OFF if not).
            value: 1
      - name: HSEExT
        description: HSE external clock bypass mode
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: External HSE clock analog mode
            value: 0
          - name: B_0x1
            description: External HSE clock digital mode (through I/O Schmitt trigger)
            value: 1
  - name: ICSCR1
    displayName: ICSCR1
    description: Internal clock source calibration register 1
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 3019898880
    resetMask: 4294963200
    fields:
      - name: MSICAL1
        description: MSIRC1 clock calibration for MSI ranges 4 to 7
        bitOffset: 0
        bitWidth: 6
        access: read-only
      - name: MSICAL0
        description: MSIRC0 clock calibration for MSI ranges 0 to 3
        bitOffset: 6
        bitWidth: 6
        access: read-only
      - name: MSIHSINDIV
        description: MSIRCx (x = 0, 1) PLL mode HSE input division
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE (16 MHz) is used as MSI input clock when PLL mode with high-speed clock is selected.
            value: 0
          - name: B_0x1
            description: HSE (32 MHz)/2 is used as MSI input clock when PLL mode with high-speed clock is selected.
            value: 1
      - name: MSIPLL1SEL
        description: MSIRC1 PLL mode input clock selection
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE is used as MSIRC1 input clock when PLL mode is selected.
            value: 0
          - name: B_0x1
            description: HSE or HSE/2 is used as MSIRC1 input clock when PLL mode is selected.
            value: 1
      - name: MSIPLL0SEL
        description: MSIRC0 PLL mode input clock selection
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE is used as MSIRC0 input clock when PLL mode is selected.
            value: 0
          - name: B_0x1
            description: HSE or HSE/2 is used as MSIRC0 input clock when PLL mode is selected.
            value: 1
      - name: MSIBIAS
        description: MSI bias mode selection
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI bias continuous mode (clock accuracy fast settling time)
            value: 0
          - name: B_0x1
            description: MSI bias sampling mode when the device is in Stop 1 or Stop 2 mode, or when the regulator is in range 2
            value: 1
      - name: MSIRGSEL
        description: MSI clock range selection
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIS/MSIK ranges provided by MSISDIVS[1:0] and MSIKDIVS[1:0] in RCC_CSR
            value: 0
          - name: B_0x1
            description: MSIS/MSIK ranges provided by MSISDIV[1:0] and MSIKDIV[1:0] in RCC_ICSCR1
            value: 1
      - name: MSIPLL1N
        description: MSIRC1 PLL mode with LSE multiplication factor
        bitOffset: 24
        bitWidth: 2
        access: read-write
      - name: MSIKDIV
        description: MSIK oscillator division
        bitOffset: 26
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_MSIKSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/1 is selected for MSIK (range 0 around 96 MHz).
            value: 0
          - name: B_0x1_MSIKSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/2 is selected for MSIK (range 1 around 48 MHz).
            value: 1
          - name: B_0x2_MSIKSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/4 is selected for MSIK (range 2 around 24 MHz).
            value: 2
          - name: B_0x3_MSIKSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/8 is selected for MSIK (range 3 around 12 MHz).
            value: 3
      - name: MSIKSEL
        description: MSIK clock source selection
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC0 (96 MHz) is selected as source to generate MSIK.
            value: 0
          - name: B_0x1
            description: MSIRC1 (24 MHz) is selected as source to generate MSIK.
            value: 1
      - name: MSISDIV
        description: MSIS oscillator division
        bitOffset: 29
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_MSISSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/1 is selected for MSIS (range 0 around 96 MHz).
            value: 0
          - name: B_0x1_MSISSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/2 is selected for MSIS (range 1 around 48 MHz).
            value: 1
          - name: B_0x2_MSISSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/4 is selected for MSIS (range 2 around 24 MHz).
            value: 2
          - name: B_0x3_MSISSEL_BIT_IN_RCC_ICSCR1__EQUAL_0
            description: MSIRC0/8 is selected for MSIS (range 3 around 12 MHz).
            value: 3
      - name: MSISSEL
        description: MSIS clock source selection
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC0 (96 MHz) is selected as source to generate MSIS.
            value: 0
          - name: B_0x1
            description: MSIRC1 (24 MHz) is selected as source to generate MSIS.
            value: 1
  - name: ICSCR2
    displayName: ICSCR2
    description: Internal clock source calibration register 2
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 2080
    resetMask: 4294967295
    fields:
      - name: MSITRIM1
        description: MSIRC1 clock trimming for ranges 4 to 7
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: MSITRIM0
        description: MSIRC0 clock trimming for ranges 0 to 3
        bitOffset: 6
        bitWidth: 6
        access: read-write
  - name: ICSCR3
    displayName: ICSCR3
    description: Internal clock source calibration register 3
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 1048576
    resetMask: 4294963200
    fields:
      - name: HSICAL
        description: HSI clock calibration
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: HSITRIM
        description: HSI clock trimming
        bitOffset: 16
        bitWidth: 5
        access: read-write
  - name: CRRCR
    displayName: CRRCR
    description: Clock recovery RC register
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294963200
    fields:
      - name: HSI48CAL
        description: HSI48 clock calibration
        bitOffset: 0
        bitWidth: 9
        access: read-only
  - name: CFGR1
    displayName: CFGR1
    description: Clock configuration register 1
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SW
        description: System clock switch
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIS selected as system clock
            value: 0
          - name: B_0x1
            description: HSI16 selected as system clock
            value: 1
          - name: B_0x2
            description: HSE selected as system clock
            value: 2
      - name: SWS
        description: System clock switch status
        bitOffset: 2
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: MSIS oscillator used as system clock
            value: 0
          - name: B_0x1
            description: HSI16 oscillator used as system clock
            value: 1
          - name: B_0x2
            description: HSE used as system clock
            value: 2
      - name: STOPWUCK
        description: Wake-up from Stop and CSS backup clock selection
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIS oscillator selected as wake-up from stop clock and CSS backup clock
            value: 0
          - name: B_0x1
            description: HSI16 oscillator selected as wake-up from stop clock and CSS backup clock
            value: 1
      - name: STOPKERWUCK
        description: Wake-up from Stop kernel clock automatic enable selection
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIK oscillator automatically enabled when exiting Stop mode or when a CSS on HSE event occurs
            value: 0
          - name: B_0x1
            description: HSI16 oscillator automatically enabled when exiting Stop mode or when a CSS on HSE event occurs
            value: 1
      - name: MCO2SEL
        description: Microcontroller clock output 2
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCO2 output disabled, no clock on MCO2
            value: 0
          - name: B_0x1
            description: SYSCLK system clock selected
            value: 1
          - name: B_0x2
            description: MSIS clock selected
            value: 2
          - name: B_0x3
            description: HSI16 clock selected
            value: 3
          - name: B_0x4
            description: 'HSE clock selected 0101: LSI clock selected'
            value: 4
          - name: B_0x6
            description: LSE clock selected
            value: 6
          - name: B_0x7
            description: HSI48 clock selected
            value: 7
          - name: B_0x8
            description: MSIK clock selected
            value: 8
      - name: MCO2PRE
        description: Microcontroller clock output 2 prescaler
        bitOffset: 20
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCO2 divided by 1
            value: 0
          - name: B_0x1
            description: MCO2 divided by 2
            value: 1
          - name: B_0x2
            description: MCO2 divided by 4
            value: 2
          - name: B_0x3
            description: MCO2 divided by 8
            value: 3
          - name: B_0x4
            description: MCO2 divided by 16
            value: 4
          - name: B_0x5
            description: MCO2 divided by 32
            value: 5
          - name: B_0x6
            description: MCO2 divided by 64
            value: 6
          - name: B_0x7
            description: MCO2 divided by 128
            value: 7
      - name: MCOSEL
        description: Microcontroller clock output
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCO output disabled, no clock on MCO
            value: 0
          - name: B_0x1
            description: SYSCLK system clock selected
            value: 1
          - name: B_0x2
            description: MSIS clock selected
            value: 2
          - name: B_0x3
            description: HSI16 clock selected
            value: 3
          - name: B_0x4
            description: HSE clock selected
            value: 4
          - name: B_0x5
            description: LSI clock selected
            value: 5
          - name: B_0x6
            description: LSE clock selected
            value: 6
          - name: B_0x7
            description: HSI48 clock selected
            value: 7
          - name: B_0x8
            description: MSIK clock selected
            value: 8
      - name: MCOPRE
        description: Microcontroller clock output prescaler
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MCO divided by 1
            value: 0
          - name: B_0x1
            description: MCO divided by 2
            value: 1
          - name: B_0x2
            description: MCO divided by 4
            value: 2
          - name: B_0x3
            description: MCO divided by 8
            value: 3
          - name: B_0x4
            description: MCO divided by 16
            value: 4
          - name: B_0x5
            description: MCO divided by 32
            value: 5
          - name: B_0x6
            description: MCO divided by 64
            value: 6
          - name: B_0x7
            description: MCO divided by 128
            value: 7
  - name: CFGR2
    displayName: CFGR2
    description: Clock configuration register 2
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPRE
        description: AHB prescaler
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HCLK = SYSCLK not divided
            value: 0
          - name: B_0x1
            description: HCLK = SYSCLK not divided
            value: 1
          - name: B_0x2
            description: HCLK = SYSCLK not divided
            value: 2
          - name: B_0x3
            description: HCLK = SYSCLK not divided
            value: 3
          - name: B_0x4
            description: HCLK = SYSCLK not divided
            value: 4
          - name: B_0x5
            description: HCLK = SYSCLK not divided
            value: 5
          - name: B_0x6
            description: HCLK = SYSCLK not divided
            value: 6
          - name: B_0x7
            description: HCLK = SYSCLK not divided
            value: 7
          - name: B_0x8
            description: HCLK = SYSCLK divided by 2
            value: 8
          - name: B_0x9
            description: HCLK = SYSCLK divided by 4
            value: 9
          - name: B_0xA
            description: HCLK = SYSCLK divided by 8
            value: 10
          - name: B_0xB
            description: HCLK = SYSCLK divided by 16
            value: 11
          - name: B_0xC
            description: HCLK = SYSCLK divided by 64
            value: 12
          - name: B_0xD
            description: HCLK = SYSCLK divided by 128
            value: 13
          - name: B_0xE
            description: HCLK = SYSCLK divided by 256
            value: 14
          - name: B_0xF
            description: HCLK = SYSCLK divided by 512
            value: 15
      - name: PPRE1
        description: APB1 prescaler
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 = HCLK not divided
            value: 0
          - name: B_0x1
            description: PCLK1 = HCLK not divided
            value: 1
          - name: B_0x2
            description: PCLK1 = HCLK not divided
            value: 2
          - name: B_0x3
            description: PCLK1 = HCLK not divided
            value: 3
          - name: B_0x4
            description: PCLK1 = HCLK divided by 2
            value: 4
          - name: B_0x5
            description: PCLK1 = HCLK divided by 4
            value: 5
          - name: B_0x6
            description: PCLK1 = HCLK divided by 8
            value: 6
          - name: B_0x7
            description: PCLK1 = HCLK divided by 16
            value: 7
      - name: PPRE2
        description: APB2 prescaler
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK2 = HCLK not divided
            value: 0
          - name: B_0x1
            description: PCLK2 = HCLK not divided
            value: 1
          - name: B_0x2
            description: PCLK2 = HCLK not divided
            value: 2
          - name: B_0x3
            description: PCLK2 = HCLK not divided
            value: 3
          - name: B_0x4
            description: PCLK2 = HCLK divided by 2
            value: 4
          - name: B_0x5
            description: PCLK2 = HCLK divided by 4
            value: 5
          - name: B_0x6
            description: PCLK2 = HCLK divided by 8
            value: 6
          - name: B_0x7
            description: PCLK2 = HCLK divided by 16
            value: 7
  - name: CFGR3
    displayName: CFGR3
    description: Clock configuration register 3
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPRE3
        description: APB3 prescaler
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK3 = HCLK not divided
            value: 0
          - name: B_0x1
            description: PCLK3 = HCLK not divided
            value: 1
          - name: B_0x2
            description: PCLK3 = HCLK not divided
            value: 2
          - name: B_0x3
            description: PCLK3 = HCLK not divided
            value: 3
          - name: B_0x4
            description: PCLK3 = HCLK divided by 2
            value: 4
          - name: B_0x5
            description: PCLK3 = HCLK divided by 4
            value: 5
          - name: B_0x6
            description: PCLK3 = HCLK divided by 8
            value: 6
          - name: B_0x7
            description: PCLK3 = HCLK divided by 16
            value: 7
  - name: CFGR4
    displayName: CFGR4
    description: Clock configuration register 4
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BOOSTSEL
        description: EPOD booster input clock source selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No clock
            value: 0
          - name: B_0x1
            description: MSIS selected as EPOD booster clock source
            value: 1
          - name: B_0x2
            description: HSI16 selected as EPOD booster clock source
            value: 2
          - name: B_0x3
            description: HSE selected as EPOD booster clock source
            value: 3
      - name: BOOSTDIV
        description: EPOD booster input clock prescaler
        bitOffset: 12
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Divided by 1 (bypass)
            value: 0
          - name: B_0x1
            description: Divided by 2
            value: 1
          - name: B_0x2
            description: Divided by 4
            value: 2
          - name: B_0x3
            description: Divided by 6
            value: 3
          - name: B_0x4
            description: Divided by 8
            value: 4
          - name: B_0x5
            description: Divided by 10
            value: 5
          - name: B_0x6
            description: Divided by 12
            value: 6
          - name: B_0x7
            description: Divided by 14
            value: 7
          - name: B_0x8
            description: Divided by 16
            value: 8
  - name: CIER
    displayName: CIER
    description: Clock interrupt enable register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYIE
        description: LSI ready interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI ready interrupt disabled
            value: 0
          - name: B_0x1
            description: LSI ready interrupt enabled
            value: 1
      - name: LSERDYIE
        description: LSE ready interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE ready interrupt disabled
            value: 0
          - name: B_0x1
            description: LSE ready interrupt enabled
            value: 1
      - name: MSISRDYIE
        description: MSIS ready interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIS ready interrupt disabled
            value: 0
          - name: B_0x1
            description: MSIS ready interrupt enabled
            value: 1
      - name: HSIRDYIE
        description: HSI16 ready interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI16 ready interrupt disabled
            value: 0
          - name: B_0x1
            description: HSI16 ready interrupt enabled
            value: 1
      - name: HSERDYIE
        description: HSE ready interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE ready interrupt disabled
            value: 0
          - name: B_0x1
            description: HSE ready interrupt enabled
            value: 1
      - name: HSI48RDYIE
        description: HSI48 ready interrupt enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 ready interrupt disabled
            value: 0
          - name: B_0x1
            description: HSI48 ready interrupt enabled
            value: 1
      - name: MSIPLL1RDYIE
        description: MSIRC1 PLL mode ready interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC1 PLL mode lock interrupt disabled
            value: 0
          - name: B_0x1
            description: MSIRC1 PLL mode lock interrupt enabled
            value: 1
      - name: MSIPLL0RDYIE
        description: MSIRC0 PLL mode ready interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIRC0 PLL mode lock interrupt disabled
            value: 0
          - name: B_0x1
            description: MSIRC0 PLL mode lock interrupt enabled
            value: 1
      - name: MSIPLLUIE
        description: MSI PLL mode with LSE unlock interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI PLL mode with LSE unlock interrupt disabled
            value: 0
          - name: B_0x1
            description: MSI PLL mode with LSE unlock interrupt enabled
            value: 1
      - name: MSIPLLHSUIE
        description: MSI PLL mode with HSE unlock interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSI PLL mode with HSE unlock interrupt disabled
            value: 0
          - name: B_0x1
            description: MSI PLL mode with HSE unlock interrupt enabled
            value: 1
      - name: MSIKRDYIE
        description: MSIK ready interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIK ready interrupt disabled
            value: 0
          - name: B_0x1
            description: MSIK ready interrupt enabled
            value: 1
      - name: LSECSSIE
        description: LSE clock security system interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE CSS interrupt disabled
            value: 0
          - name: B_0x1
            description: LSE CSS interrupt enabled
            value: 1
  - name: CIFR
    displayName: CIFR
    description: Clock interrupt flag register
    addressOffset: 84
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No LSI ready interrupt
            value: 0
          - name: B_0x1
            description: LSI ready interrupt
            value: 1
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No LSE ready interrupt
            value: 0
          - name: B_0x1
            description: LSE ready interrupt
            value: 1
      - name: MSISRDYF
        description: MSIS ready interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No MSIS ready interrupt
            value: 0
          - name: B_0x1
            description: MSIS ready interrupt
            value: 1
      - name: HSIRDYF
        description: HSI16 ready interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No HSI16 ready interrupt
            value: 0
          - name: B_0x1
            description: HSI16 ready interrupt
            value: 1
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No HSE ready interrupt
            value: 0
          - name: B_0x1
            description: HSE ready interrupt
            value: 1
      - name: HSI48RDYF
        description: HSI48 ready interrupt flag
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No HSI48 ready interrupt
            value: 0
          - name: B_0x1
            description: HSI48 ready interrupt
            value: 1
      - name: MSIPLL1RDYF
        description: MSIRC1 PLL mode ready interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No MSIRC1 PLL mode ready interrupt
            value: 0
          - name: B_0x1
            description: MSIRC1 PLL mode ready interrupt
            value: 1
      - name: MSIPLL0RDYF
        description: MSIRC0 PLL mode ready interrupt flag
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No MSIRC0 PLL mode ready interrupt
            value: 0
          - name: B_0x1
            description: MSIRC0 PLL mode ready interrupt
            value: 1
      - name: MSIPLLUF
        description: MSI PLL mode with LSE unlock interrupt flag
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No MSI PLL mode with LSE unlock interrupt
            value: 0
          - name: B_0x1
            description: MSI PLL mode with LSE unlock interrupt
            value: 1
      - name: MSIPLLHSUF
        description: MSI PLL mode with HSE unlock interrupt flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No MSI PLL mode with HSE unlock interrupt
            value: 0
          - name: B_0x1
            description: MSI PLL mode with HSE unlock interrupt
            value: 1
      - name: CSSF
        description: Clock security system interrupt flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No HSE clock security interrupt
            value: 0
          - name: B_0x1
            description: HSE clock security interrupt
            value: 1
      - name: MSIKRDYF
        description: MSIK ready interrupt flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No MSIK oscillator clock ready interrupt
            value: 0
          - name: B_0x1
            description: MSIK oscillator clock ready interrupt
            value: 1
      - name: LSECSSF
        description: LSE clock security system interrupt flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No LSE clock security interrupt
            value: 0
          - name: B_0x1
            description: LSE clock security interrupt
            value: 1
  - name: CICR
    displayName: CICR
    description: Clock interrupt clear register
    addressOffset: 88
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYC
        description: LSI ready interrupt clear
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: LSERDYC
        description: LSE ready interrupt clear
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: MSISRDYC
        description: MSIS ready interrupt clear
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: HSIRDYC
        description: HSI16 ready interrupt clear
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: HSERDYC
        description: HSE ready interrupt clear
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: HSI48RDYC
        description: HSI48 ready interrupt clear
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: MSIPLL1RDYC
        description: MSIRC1 PLL mode ready interrupt clear
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: MSIPLL0RDYC
        description: MSIRC0 PLL mode ready interrupt clear
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: MSIPLLUC
        description: MSI PLL mode with LSE unlock interrupt clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: MSIPLLHSUC
        description: MSI PLL mode with HSE unlock interrupt clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CSSC
        description: Clock security system interrupt clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: MSIKRDYC
        description: MSIK oscillator ready interrupt clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: LSECSSC
        description: LSE CSS interrupt clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
  - name: AHB1RSTR1
    displayName: AHB1RSTR1
    description: AHB1 peripheral reset register 1
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPDMA1RST
        description: GPDMA1 reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset GPDMA1
            value: 1
      - name: ADF1RST
        description: ADF1 reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset ADF1
            value: 1
      - name: CRCRST
        description: CRC reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset CRC
            value: 1
      - name: TSCRST
        description: TSC reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TSC
            value: 1
      - name: RAMCFGRST
        description: RAMCFG reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset RAMCFG
            value: 1
  - name: AHB2RSTR1
    displayName: AHB2RSTR1
    description: AHB2 peripheral reset register 1
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARST
        description: I/O port i reset (i = E to A)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: GPIOBRST
        description: I/O port i reset (i = E to A)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: GPIOCRST
        description: I/O port i reset (i = E to A)
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: GPIODRST
        description: I/O port i reset (i = E to A)
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: GPIOERST
        description: I/O port i reset (i = E to A)
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: GPIOGRST
        description: I/O port i reset (i = H to G)
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: GPIOHRST
        description: I/O port i reset (i = H to G)
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I/O port i
            value: 1
      - name: ADC12RST
        description: ADC12 reset
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset ADC12
            value: 1
      - name: DAC1RST
        description: DAC1 reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset DAC1
            value: 1
      - name: AESRST
        description: AES hardware accelerator reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset AES
            value: 1
      - name: HASHRST
        description: HASH reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset HASH
            value: 1
      - name: RNGRST
        description: Random number generator reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset RNG
            value: 1
      - name: PKARST
        description: PKA reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset PKA
            value: 1
      - name: SAESRST
        description: SAES hardware accelerator reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SAES
            value: 1
      - name: CCBRST
        description: CCB reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset CCB
            value: 1
      - name: SDMMC1RST
        description: SDMMC1 reset
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SDMMC1
            value: 1
  - name: AHB2RSTR2
    displayName: AHB2RSTR2
    description: AHB2 peripheral reset register 2
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OCTOSPI1RST
        description: OCTOSPI1 reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset OCTOSPI1
            value: 1
  - name: APB1RSTR1
    displayName: APB1RSTR1
    description: APB1 peripheral reset register 1
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RST
        description: TIMj reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMj
            value: 1
      - name: TIM3RST
        description: TIMj reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMj
            value: 1
      - name: TIM4RST
        description: TIMj reset
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMj
            value: 1
      - name: TIM6RST
        description: TIMj reset
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMj
            value: 1
      - name: TIM7RST
        description: TIMj reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMj
            value: 1
      - name: SPI3RST
        description: SPI3 reset
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SPI3
            value: 1
      - name: SPI2RST
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SPI2
            value: 1
      - name: USART3RST
        description: USART3 reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset USART3
            value: 1
      - name: UART4RST
        description: UART4 reset
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset UART4
            value: 1
      - name: UART5RST
        description: UART5 reset
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset UART5
            value: 1
      - name: I2C1RST
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset the I2C1
            value: 1
      - name: I2C2RST
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset the I2C2
            value: 1
      - name: I3C1RST
        description: I3C1 reset
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset the I3C1
            value: 1
      - name: CRSRST
        description: CRS reset
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset the CRS
            value: 1
      - name: OPAMPRST
        description: OPAMP reset
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset OPAMP
            value: 1
      - name: VREFRST
        description: VREFBUF reset
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset VREFBUF
            value: 1
  - name: APB1RSTR2
    displayName: APB1RSTR2
    description: APB1 peripheral reset register 2
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPTIM2RST
        description: LPTIM2 reset
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset LPTIM2
            value: 1
      - name: FDCAN1RST
        description: FDCAN1 reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset FDCAN1
            value: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: APB2 peripheral reset register
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RST
        description: TIM1 reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM1
            value: 1
      - name: SPI1RST
        description: SPI1 reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SPI1
            value: 1
      - name: USART1RST
        description: USART1 reset
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset USART1
            value: 1
      - name: TIM15RST
        description: TIMi reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMi
            value: 1
      - name: TIM16RST
        description: TIMi reset
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMi
            value: 1
      - name: TIM17RST
        description: TIMi reset
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIMi
            value: 1
      - name: SAI1RST
        description: SAI1 reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SAI1
            value: 1
      - name: USB1RST
        description: USB1 reset
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset USB1
            value: 1
      - name: I3C2RST
        description: I3C2 reset
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I3C2
            value: 1
  - name: APB3RSTR
    displayName: APB3RSTR
    description: APB3 peripheral reset register
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGRST
        description: SYSCFG reset
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SYSCFG
            value: 1
      - name: LPUART1RST
        description: LPUART1 reset
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset LPUART1
            value: 1
      - name: I2C3RST
        description: I2C3 reset
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I2C3
            value: 1
      - name: LPTIM1RST
        description: LPTIM1 reset
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset LPTIM1
            value: 1
      - name: LPTIM3RST
        description: LPTIMi reset
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset LPTIMi
            value: 1
      - name: LPTIM4RST
        description: LPTIMi reset
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset LPTIMi
            value: 1
      - name: COMPRST
        description: COMP reset
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset COMP
            value: 1
  - name: AHB1ENR1
    displayName: AHB1ENR1
    description: AHB1 peripheral clock enable register 1
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 2147483904
    resetMask: 4294967295
    fields:
      - name: GPDMA1EN
        description: GPDMA1 clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 clock disabled
            value: 0
          - name: B_0x1
            description: GPDMA1 clock enabled
            value: 1
      - name: ADF1EN
        description: ADF1 clock enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF1 clock disabled
            value: 0
          - name: B_0x1
            description: ADF1 clock enabled
            value: 1
      - name: FLASHEN
        description: FLASH clock enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH clock disabled
            value: 0
          - name: B_0x1
            description: FLASH clock enabled
            value: 1
      - name: CRCEN
        description: CRC clock enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC clock disabled
            value: 0
          - name: B_0x1
            description: CRC clock enabled
            value: 1
      - name: TSCEN
        description: Touch sensing controller clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TSC clock disabled
            value: 0
          - name: B_0x1
            description: TSC clock enabled
            value: 1
      - name: RAMCFGEN
        description: RAMCFG clock enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG clock disabled
            value: 0
          - name: B_0x1
            description: RAMCFG clock enabled
            value: 1
      - name: GTZC1EN
        description: GTZC1 clock enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GTZC1 clock disabled
            value: 0
          - name: B_0x1
            description: GTZC1 clock enabled
            value: 1
      - name: SRAM1EN
        description: SRAM1 clock enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 clock disabled
            value: 0
          - name: B_0x1
            description: SRAM1 clock enabled
            value: 1
  - name: AHB2ENR1
    displayName: AHB2ENR1
    description: AHB2 peripheral clock enable register 1
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 1073741824
    resetMask: 4294967295
    fields:
      - name: GPIOAEN
        description: I/O port i clock enable (i = E to A)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: GPIOBEN
        description: I/O port i clock enable (i = E to A)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: GPIOCEN
        description: I/O port i clock enable (i = E to A)
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: GPIODEN
        description: I/O port i clock enable (i = E to A)
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: GPIOEEN
        description: I/O port i clock enable (i = E to A)
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: GPIOGEN
        description: I/O port i clock enable (i = H to G)
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: GPIOHEN
        description: I/O port i clock enable (i = H to G)
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clock disabled
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled
            value: 1
      - name: ADC12EN
        description: ADC12 clock enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC12 clock disabled
            value: 0
          - name: B_0x1
            description: ADC12 clock enabled
            value: 1
      - name: DAC1EN
        description: DAC1 clock enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC1 clock disabled
            value: 0
          - name: B_0x1
            description: DAC1 clock enabled
            value: 1
      - name: AESEN
        description: AES clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AES clock disabled
            value: 0
          - name: B_0x1
            description: AES clock enabled
            value: 1
      - name: HASHEN
        description: HASH clock enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH clock disabled
            value: 0
          - name: B_0x1
            description: HASH clock enabled
            value: 1
      - name: RNGEN
        description: RNG clock enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG clock disabled
            value: 0
          - name: B_0x1
            description: RNG clock enabled
            value: 1
      - name: PKAEN
        description: PKA clock enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA clock disabled
            value: 0
          - name: B_0x1
            description: PKA clock enabled
            value: 1
      - name: SAESEN
        description: SAES clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAES clock disabled
            value: 0
          - name: B_0x1
            description: SAES clock enabled
            value: 1
      - name: CCBEN
        description: CCB clock enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCB clock disabled
            value: 0
          - name: B_0x1
            description: CCB clock enabled
            value: 1
      - name: SDMMC1EN
        description: SDMMC1 clock enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 clock disabled
            value: 0
          - name: B_0x1
            description: SDMMC1 clock enabled
            value: 1
      - name: SRAM2EN
        description: SRAM2 clock enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 clock disabled
            value: 0
          - name: B_0x1
            description: SRAM2 clock enabled
            value: 1
  - name: AHB2ENR2
    displayName: AHB2ENR2
    description: AHB2 peripheral clock enable register 2
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OCTOSPI1EN
        description: OCTOSPI1 clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPI1 clock disabled
            value: 0
          - name: B_0x1
            description: OCTOSPI1 clock enabled
            value: 1
  - name: AHB1ENR2
    displayName: AHB1ENR2
    description: AHB1 peripheral clock enable register 2
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PWREN
        description: PWR clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR clock disabled
            value: 0
          - name: B_0x1
            description: PWR clock enabled
            value: 1
  - name: APB1ENR1
    displayName: APB1ENR1
    description: APB1 peripheral clock enable register 1
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2EN
        description: TIMj clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clock disabled
            value: 0
          - name: B_0x1
            description: TIMj clock enabled
            value: 1
      - name: TIM3EN
        description: TIMj clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clock disabled
            value: 0
          - name: B_0x1
            description: TIMj clock enabled
            value: 1
      - name: TIM4EN
        description: TIMj clock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clock disabled
            value: 0
          - name: B_0x1
            description: TIMj clock enabled
            value: 1
      - name: TIM6EN
        description: TIMj clock enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clock disabled
            value: 0
          - name: B_0x1
            description: TIMj clock enabled
            value: 1
      - name: TIM7EN
        description: TIMj clock enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clock disabled
            value: 0
          - name: B_0x1
            description: TIMj clock enabled
            value: 1
      - name: SPI3EN
        description: SPI3 clock enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 clock disabled
            value: 0
          - name: B_0x1
            description: SPI3 clock enabled
            value: 1
      - name: WWDGEN
        description: WWDG clock enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG clock disabled
            value: 0
          - name: B_0x1
            description: WWDG clock enabled
            value: 1
      - name: SPI2EN
        description: SPI2 clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 clock disabled
            value: 0
          - name: B_0x1
            description: SPI2 clock enabled
            value: 1
      - name: USART3EN
        description: USART3 clock enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 clocks disabled
            value: 0
          - name: B_0x1
            description: USART3 clock enabled
            value: 1
      - name: UART4EN
        description: UART4 clock enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 clocks disabled
            value: 0
          - name: B_0x1
            description: UART4 clock enabled
            value: 1
      - name: UART5EN
        description: UART5 clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 clocks disabled
            value: 0
          - name: B_0x1
            description: UART5 clock enabled
            value: 1
      - name: I2C1EN
        description: I2C1 clock enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 clock disabled
            value: 0
          - name: B_0x1
            description: I2C1 clock enabled
            value: 1
      - name: I2C2EN
        description: I2C2 clock enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 clock disabled
            value: 0
          - name: B_0x1
            description: I2C2 clock enabled
            value: 1
      - name: I3C1EN
        description: I3C1 clock enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 clock disabled
            value: 0
          - name: B_0x1
            description: I3C1 clock enabled
            value: 1
      - name: CRSEN
        description: CRS clock enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS clock disabled
            value: 0
          - name: B_0x1
            description: CRS clock enabled
            value: 1
      - name: OPAMPEN
        description: OPAMP clock enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP clock disabled
            value: 0
          - name: B_0x1
            description: OPAMP clock enabled
            value: 1
      - name: VREFEN
        description: VREFBUF clock enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFBUF clock disabled
            value: 0
          - name: B_0x1
            description: VREFBUF clock enabled
            value: 1
      - name: RTCAPBEN
        description: RTC and TAMP APB clock enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC and TAMP APB clock disabled
            value: 0
          - name: B_0x1
            description: RTC and TAMP APB clock enabled
            value: 1
  - name: APB1ENR2
    displayName: APB1ENR2
    description: APB1 peripheral clock enable register 2
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPTIM2EN
        description: LPTIM2 clock enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 clock disabled
            value: 0
          - name: B_0x1
            description: LPTIM2 clock enabled
            value: 1
      - name: FDCAN1EN
        description: FDCAN1 clock enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN1 clock disabled
            value: 0
          - name: B_0x1
            description: FDCAN1 clock enabled
            value: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: APB2 peripheral clock enable register
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1EN
        description: TIM1 clock enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 clock disabled
            value: 0
          - name: B_0x1
            description: TIM1 clock enabled
            value: 1
      - name: SPI1EN
        description: SPI1 clock enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 clock disabled
            value: 0
          - name: B_0x1
            description: SPI1 clock enabled
            value: 1
      - name: USART1EN
        description: USART1clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 clock disabled
            value: 0
          - name: B_0x1
            description: USART1 clock enabled
            value: 1
      - name: TIM15EN
        description: TIMi clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMi clock disabled
            value: 0
          - name: B_0x1
            description: TIMi clock enabled
            value: 1
      - name: TIM16EN
        description: TIMi clock enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMi clock disabled
            value: 0
          - name: B_0x1
            description: TIMi clock enabled
            value: 1
      - name: TIM17EN
        description: TIMi clock enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMi clock disabled
            value: 0
          - name: B_0x1
            description: TIMi clock enabled
            value: 1
      - name: SAI1EN
        description: SAI1 clock enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 clock disabled
            value: 0
          - name: B_0x1
            description: SAI1 clock enabled
            value: 1
      - name: USB1EN
        description: USB1 clock enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB1 clock disabled
            value: 0
          - name: B_0x1
            description: USB1 clock enabled
            value: 1
      - name: I3C2EN
        description: I3C2 clock enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 clock disabled
            value: 0
          - name: B_0x1
            description: I3C2 clock enabled
            value: 1
  - name: APB3ENR
    displayName: APB3ENR
    description: APB3 peripheral clock enable register
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGEN
        description: SYSCFG clock enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG clock disabled
            value: 0
          - name: B_0x1
            description: SYSCFG clock enabled
            value: 1
      - name: LPUART1EN
        description: LPUART1 clock enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 clock disabled
            value: 0
          - name: B_0x1
            description: LPUART1 clock enabled
            value: 1
      - name: I2C3EN
        description: I2C3 clock enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 clock disabled
            value: 0
          - name: B_0x1
            description: I2C3 clock enabled
            value: 1
      - name: LPTIM1EN
        description: LPTIM1 clock enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 clock disabled
            value: 0
          - name: B_0x1
            description: LPTIM1 clock enabled
            value: 1
      - name: LPTIM3EN
        description: LPTIMi clock enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIMi clock disabled
            value: 0
          - name: B_0x1
            description: LPTIMi clock enabled
            value: 1
      - name: LPTIM4EN
        description: LPTIMi clock enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIMi clock disabled
            value: 0
          - name: B_0x1
            description: LPTIMi clock enabled
            value: 1
      - name: COMPEN
        description: COMP clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP clock disabled
            value: 0
          - name: B_0x1
            description: COMP clock enabled
            value: 1
  - name: AHB1SLPENR1
    displayName: AHB1SLPENR1
    description: AHB1 peripheral clock enable in Sleep mode register
    addressOffset: 176
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: GPDMA1SLPEN
        description: GPDMA1 clock enable during Sleep mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: GPDMA1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: ADF1SLPEN
        description: ADF1 clock enable during Sleep mode.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: ADF1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: FLASHSLPEN
        description: FLASH clock enable during Sleep mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: FLASH clock enabled by the clock gating during Sleep mode
            value: 1
      - name: CRCSLPEN
        description: CRC clock enable during Sleep mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: CRC clock enabled by the clock gating during Sleep mode
            value: 1
      - name: TSCSLPEN
        description: TSC clock enable during Sleep mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TSC clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: TSC clock enabled by the clock gating during Sleep mode
            value: 1
      - name: RAMCFGSLPEN
        description: RAMCFG clock enable during Sleep mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: RAMCFG clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GTZC1SLPEN
        description: GTZC1 clock enable during Sleep mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GTZC1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: GTZC1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: ICACHESLPEN
        description: ICACHE clock enable during Sleep mode
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ICACHE clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: ICACHE clock enabled by the clock gating during Sleep mode
            value: 1
      - name: SRAM1SLPEN
        description: SRAM1 clock enable during Sleep mode
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SRAM1 clock enabled by the clock gating during Sleep mode
            value: 1
  - name: AHB2SLPENR1
    displayName: AHB2SLPENR1
    description: AHB2 peripheral clock enable in Sleep mode register 1
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: GPIOASLPEN
        description: I/O port i clock enable during Sleep mode (i = E to A)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GPIOBSLPEN
        description: I/O port i clock enable during Sleep mode (i = E to A)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GPIOCSLPEN
        description: I/O port i clock enable during Sleep mode (i = E to A)
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GPIODSLPEN
        description: I/O port i clock enable during Sleep mode (i = E to A)
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GPIOESLPEN
        description: I/O port i clock enable during Sleep mode (i = E to A)
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GPIOGSLPEN
        description: I/O port i clock enable during Sleep mode (i = H to G)
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: GPIOHSLPEN
        description: I/O port i clock enable during Sleep mode (i = H to G)
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Sleep mode
            value: 1
      - name: ADC12SLPEN
        description: ADC12 clock enable during Sleep mode
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC12 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: ADC12 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: DAC1SLPEN
        description: DAC1 clock enable during Sleep mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: DAC1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: AESSLPEN
        description: AES clock enable during Sleep mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AES clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: AES clock enabled by the clock gating during Sleep mode
            value: 1
      - name: HASHSLPEN
        description: HASH clock enable during Sleep mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: HASH clock enabled by the clock gating during Sleep mode
            value: 1
      - name: RNGSLPEN
        description: RNG clock enable during Sleep mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: RNG clock enabled by the clock gating during Sleep mode
            value: 1
      - name: PKASLPEN
        description: PKA clock enable during Sleep mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: PKA clock enabled by the clock gating during Sleep mode
            value: 1
      - name: SAESSLPEN
        description: SAES accelerator clock enable during Sleep mode
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAES clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SAES clock enabled by the clock gating during Sleep mode
            value: 1
      - name: CCBSLPEN
        description: CCB accelerator clock enable during Sleep mode
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCB clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: CCB clock enabled by the clock gating during Sleep mode
            value: 1
      - name: SDMMC1SLPEN
        description: SDMMC1 clock enable during Sleep mode
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SDMMC1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: SRAM2SLPEN
        description: SRAM2 clock enable during Sleep mode
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SRAM2 clock enabled by the clock gating during Sleep mode
            value: 1
  - name: AHB2SLPENR2
    displayName: AHB2SLPENR2
    description: AHB2 peripheral clock enable in Sleep mode register 2
    addressOffset: 184
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: OCTOSPI1SLPEN
        description: OCTOSPI1 clock enable during Sleep mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPI1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: OCTOSPI1 clock enabled by the clock gating during Sleep mode
            value: 1
  - name: AHB1SLPENR2
    displayName: AHB1SLPENR2
    description: AHB1 peripheral clock enable in Sleep mode register 2
    addressOffset: 188
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: PWRSLPEN
        description: PWR clock enable during Sleep mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR clock disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: PWR clock enabled by the clock gating during Sleep mode
            value: 1
  - name: APB1SLPENR1
    displayName: APB1SLPENR1
    description: APB1 peripheral clock enable in Sleep mode register 1
    addressOffset: 196
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: TIM2SLPEN
        description: TIMj clock enable during Sleep mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMj clock enabled by the clock gating during Sleep mode
            value: 1
      - name: TIM3SLPEN
        description: TIMj clock enable during Sleep mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMj clock enabled by the clock gating during Sleep mode
            value: 1
      - name: TIM4SLPEN
        description: TIMj clock enable during Sleep mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMj clock enabled by the clock gating during Sleep mode
            value: 1
      - name: TIM6SLPEN
        description: TIMj clock enable during Sleep mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMj clock enabled by the clock gating during Sleep mode
            value: 1
      - name: TIM7SLPEN
        description: TIMj clock enable during Sleep mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMj clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMj clock enabled by the clock gating during Sleep mode
            value: 1
      - name: SPI3SLPEN
        description: SPI3 clock enable during Sleep mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SPI3 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: WWDGSLPEN
        description: WWDG clock enable during Sleep mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: WWDG clock enabled by the clock gating during Sleep mode
            value: 1
      - name: SPI2SLPEN
        description: SPI2 clock enable during Sleep mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SPI2 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: USART3SLPEN
        description: USART3 clock enable during Sleep mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: USART3 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: UART4SLPEN
        description: UART4 clock enable during Sleep mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: UART4 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: UART5SLPEN
        description: UART5 clock enable during Sleep mode
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: UART5 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: I2C1SLPEN
        description: I2C1 clock enable during Sleep mode
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I2C1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: I2C2SLPEN
        description: I2C2 clock enable during Sleep mode
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I2C2 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: I3C1SLPEN
        description: I3C1 clock enable during Sleep mode
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I3C1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: CRSSLPEN
        description: CRS clock enable during Sleep mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: CRS clock enabled by the clock gating during Sleep mode
            value: 1
      - name: OPAMPSLPEN
        description: OPAMP clock enable during Sleep mode
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: OPAMP clock enabled by the clock gating during Sleep mode
            value: 1
      - name: VREFSLPEN
        description: VREFBUF clock enable during Sleep mode
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFBUF clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: VREFBUF clock enabled by the clock gating during Sleep mode
            value: 1
      - name: RTCAPBSLPEN
        description: RTC and TAMP APB clock enable during Sleep mode
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC and TAMP APB clock disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: RTC and TAMP APB clock enabled by the clock gating during Sleep mode
            value: 1
  - name: APB1SLPENR2
    displayName: APB1SLPENR2
    description: APB1 peripheral clock enable in Sleep mode register 2
    addressOffset: 200
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: LPTIM2SLPEN
        description: LPTIM2 clock enable during Sleep mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: LPTIM2 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: FDCAN1SLPEN
        description: FDCAN1 clock enable during Sleep mode
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: FDCAN1 clock enabled by the clock gating during Sleep mode
            value: 1
  - name: APB2SLPENR
    displayName: APB2SLPENR
    description: APB2 peripheral clock enable in Sleep mode register
    addressOffset: 204
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: TIM1SLPEN
        description: TIM1 clock enable during Sleep mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: TIM1 clock enabled during Sleep mode
            value: 1
      - name: SPI1SLPEN
        description: SPI1 clock enable during Sleep mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SPI1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: USART1SLPEN
        description: USART1clock enable during Sleep mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: USART1clock enabled by the clock gating during Sleep mode
            value: 1
      - name: TIM15SLPEN
        description: TIMi clock enable during Sleep mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMi clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMi clock enabled during Sleep mode
            value: 1
      - name: TIM16SLPEN
        description: TIMi clock enable during Sleep mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMi clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMi clock enabled during Sleep mode
            value: 1
      - name: TIM17SLPEN
        description: TIMi clock enable during Sleep mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMi clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: TIMi clock enabled during Sleep mode
            value: 1
      - name: SAI1SLPEN
        description: SAI1 clock enable during Sleep mode
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SAI1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: USB1SLPEN
        description: USB1 clock enable during Sleep mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: USB1 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: I3C2SLPEN
        description: I3C2 clock enable during Sleep mode
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I3C2 clock enabled by the clock gating during Sleep mode
            value: 1
  - name: APB3SLPENR
    displayName: APB3SLPENR
    description: APB3 peripheral clock enable in Sleep mode register
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: SYSCFGSLPEN
        description: SYSCFG clock enable during Sleep mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: SYSCFG clock enabled by the clock gating during Sleep mode
            value: 1
      - name: LPUART1SLPEN
        description: LPUART1 clock enable during Sleep mode
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: LPUART1 clock enabled by the clock gating during Sleep m
            value: 1
      - name: I2C3SLPEN
        description: I2C3 clock enable during Sleep mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: I2C3 clock enabled by the clock gating during Sleep mode
            value: 1
      - name: LPTIM1SLPEN
        description: LPTIM1clock enable during Sleep mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: LPTIM1 clock enabled during Sleep mode
            value: 1
      - name: LPTIM3SLPEN
        description: LPTIMi clock enable during Sleep mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIMi clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: LPTIMi clock enabled during Sleep mode
            value: 1
      - name: LPTIM4SLPEN
        description: LPTIMi clock enable during Sleep mode
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIMi clock disabled during Sleep mode
            value: 0
          - name: B_0x1
            description: LPTIMi clock enabled during Sleep mode
            value: 1
      - name: COMPSLPEN
        description: COMP clock enable during Sleep mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP clocks disabled by the clock gating during Sleep mode
            value: 0
          - name: B_0x1
            description: COMP clock enabled by the clock gating during Sleep mode
            value: 1
  - name: AHB1STPENR1
    displayName: AHB1STPENR1
    description: AHB1 peripheral clock enable in Stop mode register
    addressOffset: 216
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: GPDMA1STPEN
        description: GPDMA1 clock enable during Stop mode.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: GPDMA1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: ADF1STPEN
        description: ADF1 clock enable during Stop mode.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADF1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: ADF1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: FLASHSTPEN
        description: FLASH clock enable during Stop mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: FLASH clock enabled by the clock gating during Stop mode
            value: 1
      - name: RAMCFGSTPEN
        description: RAMCFG clock enable during Stop mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAMCFG clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: RAMCFG clock enabled by the clock gating during Stop mode
            value: 1
      - name: GTZC1STPEN
        description: GTZC1 clock enable during Stop mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GTZC1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: GTZC1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: SRAM1STPEN
        description: SRAM1 clock enable during Stop mode
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: SRAM1 clock enabled by the clock gating during Stop mode
            value: 1
  - name: AHB2STPENR1
    displayName: AHB2STPENR1
    description: AHB2 peripheral clock enable in Stop mode register 1
    addressOffset: 220
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: GPIOASTPEN
        description: I/O port i clock enable during Stop mode (i = E to A)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: GPIOBSTPEN
        description: I/O port i clock enable during Stop mode (i = E to A)
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: GPIOCSTPEN
        description: I/O port i clock enable during Stop mode (i = E to A)
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: GPIODSTPEN
        description: I/O port i clock enable during Stop mode (i = E to A)
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: GPIOESTPEN
        description: I/O port i clock enable during Stop mode (i = E to A)
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: GPIOGSTPEN
        description: I/O port i clock enable during Stop mode (i = H to G)
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: GPIOHSTPEN
        description: I/O port i clock enable during Stop mode (i = H to G)
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/O port i clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I/O port i clock enabled by the clock gating during Stop mode
            value: 1
      - name: DAC1STPEN
        description: DAC1 clock enable during Stop mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: DAC1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: SRAM2STPEN
        description: SRAM2 clock enable during Stop mode
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: SRAM2 clock enabled by the clock gating during Stop mode
            value: 1
  - name: APB1STPENR1
    displayName: APB1STPENR1
    description: APB1 peripheral clock enable in Stop mode register 1
    addressOffset: 236
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: SPI3STPEN
        description: SPI3 clock enable during Stop mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: SPI3 clock enabled by the clock gating during Stop mode
            value: 1
      - name: SPI2STPEN
        description: SPI2 clock enable during Stop mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: SPI2 clock enabled by the clock gating during Stop mode
            value: 1
      - name: USART3STPEN
        description: USART3 clock enable during Stop mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: USART3 clock enabled by the clock gating during Stop mode
            value: 1
      - name: UART4STPEN
        description: UART4 clock enable during Stop mode
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: UART4 clock enabled by the clock gating during Stop mode
            value: 1
      - name: UART5STPEN
        description: UART5 clock enable during Stop mode
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: UART5 clock enabled by the clock gating during Stop mode
            value: 1
      - name: I2C1STPEN
        description: I2C1 clock enable during Stop mode
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I2C1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: I2C2STPEN
        description: I2C2 clock enable during Stop mode
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I2C2 clock enabled by the clock gating during Stop mode
            value: 1
      - name: I3C1STPEN
        description: I3C1 clock enable during Stop mode
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I3C1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: OPAMPSTPEN
        description: OPAMP clock enable during Stop mode
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: OPAMP clock enabled by the clock gating during Stop mode
            value: 1
      - name: VREFSTPEN
        description: VREFBUF clock enable during Stop mode
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFBUF clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: VREFBUF clock enabled by the clock gating during Stop mode
            value: 1
      - name: RTCAPBSTPEN
        description: RTC and TAMP APB clock enable during Stop mode
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC and TAMP APB clock disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: RTC and TAMP APB clock enabled by the clock gating during Stop mode
            value: 1
  - name: APB1STPENR2
    displayName: APB1STPENR2
    description: APB1 peripheral clock enable in Stop mode register 2
    addressOffset: 240
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: LPTIM2STPEN
        description: LPTIM2 clock enable during Stop mode
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: LPTIM2 clock enabled by the clock gating during Stop mode
            value: 1
  - name: APB2STPENR
    displayName: APB2STPENR
    description: APB2 peripheral clock enable in Stop mode register
    addressOffset: 244
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: SPI1STPEN
        description: SPI1 clock enable during Stop mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: SPI1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: USART1STPEN
        description: USART1clock enable during Stop mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: USART1clock enabled by the clock gating during Stop mode
            value: 1
      - name: USB1STPEN
        description: USB1 clock enable during Stop mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: USB1 clock enabled by the clock gating during Stop mode
            value: 1
      - name: I3C2STPEN
        description: I3C2 clock enable during Stop mode
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C2 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I3C2 clock enabled by the clock gating during Stop mode
            value: 1
  - name: APB3STPENR
    displayName: APB3STPENR
    description: APB3 peripheral clock enable in Stop mode register
    addressOffset: 248
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: LPUART1STPEN
        description: LPUART1 clock enable during Stop mode
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: LPUART1 clock enabled by the clock gating during Stop m
            value: 1
      - name: I2C3STPEN
        description: I2C3 clock enable during Stop mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: I2C3 clock enabled by the clock gating during Stop mode
            value: 1
      - name: LPTIM1STPEN
        description: LPTIM1clock enable during Stop mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 clock disabled during Stop mode
            value: 0
          - name: B_0x1
            description: LPTIM1 clock enabled during Stop mode
            value: 1
      - name: LPTIM3STPEN
        description: LPTIMi clock enable during Stop mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIMi clock disabled during Stop mode
            value: 0
          - name: B_0x1
            description: LPTIMi clock enabled during Stop mode
            value: 1
      - name: LPTIM4STPEN
        description: LPTIMi clock enable during Stop mode
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIMi clock disabled during Stop mode
            value: 0
          - name: B_0x1
            description: LPTIMi clock enabled during Stop mode
            value: 1
      - name: COMPSTPEN
        description: COMP clock enable during Stop mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP clocks disabled by the clock gating during Stop mode
            value: 0
          - name: B_0x1
            description: COMP clock enabled by the clock gating during Stop mode
            value: 1
  - name: CCIPR1
    displayName: CCIPR1
    description: Peripheral independent clock configuration register 1
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USART1SEL
        description: USART1 kernel clock source selection
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK2 selected
            value: 0
          - name: B_0x1
            description: HSI16 selected
            value: 1
      - name: USART3SEL
        description: USART3 kernel clock source selection
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: HSI16 selected
            value: 1
      - name: UART4SEL
        description: UART4 kernel clock source selection
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: HSI16 selected
            value: 1
      - name: UART5SEL
        description: UART5 kernel clock source selection
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: HSI16 selected
            value: 1
      - name: I3C1SEL
        description: I3C1 kernel clock source selection
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: I2C1SEL
        description: I2C1 kernel clock source selection
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: I2C2SEL
        description: I2C2 kernel clock source selection
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: I3C2SEL
        description: I3C2 kernel clock source selection
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK2 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: SPI2SEL
        description: SPI2 kernel clock source selection
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: LPTIM2SEL
        description: Low-power timer 2 kernel clock source selection
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: LSI selected
            value: 1
          - name: B_0x2
            description: HSI16 selected
            value: 2
          - name: B_0x3
            description: LSE selected
            value: 3
      - name: SPI1SEL
        description: SPI1 kernel clock source selection
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK2 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: SYSTICKSEL
        description: SysTick clock source selection
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HCLK/8 selected
            value: 0
          - name: B_0x1
            description: LSI selected
            value: 1
          - name: B_0x2
            description: LSE selected
            value: 2
      - name: FDCAN1SEL
        description: FDCAN1 kernel clock source selection
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCLK selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: ICLKSEL
        description: Intermediate clock source selection
        bitOffset: 26
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
          - name: B_0x2
            description: HSE selected
            value: 2
          - name: B_0x3
            description: SYSCLK selected
            value: 3
      - name: USB1SEL
        description: USB1 kernel clock prescaler selection
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: usbsdmmc_iclk selected
            value: 0
          - name: B_0x1
            description: usbsdmmc_iclk/2 selected
            value: 1
      - name: TIMICSEL
        description: Clock sources for TIM16,TIM17, and LPTIM2 internal input capture
        bitOffset: 29
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI, MSIK and MSIS dividers disabled
            value: 0
          - name: B_0x1
            description: HSI, MSIK and MSIS dividers disabled
            value: 1
          - name: B_0x2
            description: HSI, MSIK and MSIS dividers disabled
            value: 2
          - name: B_0x3
            description: HSI, MSIK and MSIS dividers disabled
            value: 3
          - name: B_0x4
            description: HSI/256, MSIS/1024 and MSIS/4 are generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture.
            value: 4
          - name: B_0x5
            description: HSI/256, MSIS/1024 and MSIK/4 are generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture.
            value: 5
          - name: B_0x6
            description: HSI/256, MSIK/1024 and MSIS/4 are generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture.
            value: 6
          - name: B_0x7
            description: HSI/256, MSIK/1024 and MSIK/4 are generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture.
            value: 7
  - name: CCIPR2
    displayName: CCIPR2
    description: Peripheral independent clock configuration register 2
    addressOffset: 260
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADF1SEL
        description: ADF1 kernel clock source selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HCLK
            value: 0
          - name: B_0x1
            description: Input pin AUDIOCLK selected
            value: 1
          - name: B_0x2
            description: MSIK clock selected
            value: 2
          - name: B_0x3
            description: SAI1 kernel clock selected
            value: 3
      - name: SPI3SEL
        description: SPI3 kernel clock source selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK1 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: SAI1SEL
        description: SAI1 kernel clock source selection
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIK selected
            value: 0
          - name: B_0x1
            description: input pin AUDIOCLK selected
            value: 1
          - name: B_0x2
            description: HSE clock selected
            value: 2
      - name: RNGSEL
        description: RNG kernel clock source selection
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: ADCDACPRE
        description: ADC12 and DAC1 kernel clock prescaler
        bitOffset: 12
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: adcdac_iclk
            value: 0
          - name: B_0x1
            description: adcdac_iclk/2
            value: 1
          - name: B_0x2
            description: adcdac_iclk/2
            value: 2
          - name: B_0x3
            description: adcdac_iclk/2
            value: 3
          - name: B_0x4
            description: adcdac_iclk/2
            value: 4
          - name: B_0x5
            description: adcdac_iclk/2
            value: 5
          - name: B_0x6
            description: adcdac_iclk/2
            value: 6
          - name: B_0x7
            description: adcdac_iclk/2
            value: 7
          - name: B_0x8
            description: adcdac_iclk/4
            value: 8
          - name: B_0x9
            description: adcdac_iclk/8
            value: 9
          - name: B_0xA
            description: adcdac_iclk/16
            value: 10
          - name: B_0xB
            description: adcdac_iclk/32
            value: 11
          - name: B_0xC
            description: adcdac_iclk/64
            value: 12
          - name: B_0xD
            description: adcdac_iclk/128
            value: 13
          - name: B_0xE
            description: adcdac_iclk/256
            value: 14
          - name: B_0xF
            description: adcdac_iclk/512
            value: 15
      - name: ADCDACSEL
        description: ADC12 and DAC1 intermediate kernel clock source selection
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HCLK selected
            value: 0
          - name: B_0x1
            description: HSE selected
            value: 1
          - name: B_0x2
            description: MSIK selected
            value: 2
      - name: DAC1SHSEL
        description: DAC1 sample and hold clock source selection
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE selected
            value: 0
          - name: B_0x1
            description: LSI selected
            value: 1
      - name: OCTOSPISEL
        description: OCTOSPI1 kernel clock source selection
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCLK selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
  - name: CCIPR3
    displayName: CCIPR3
    description: Peripheral independent clock configuration register 3
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPUART1SEL
        description: LPUART1 kernel clock source selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK3 selected
            value: 0
          - name: B_0x1
            description: HSI16 selected
            value: 1
          - name: B_0x2
            description: LSE selected
            value: 2
          - name: B_0x3
            description: MSIK selected
            value: 3
      - name: I2C3SEL
        description: I2C3 kernel clock source selection
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK3 selected
            value: 0
          - name: B_0x1
            description: MSIK selected
            value: 1
      - name: LPTIM34SEL
        description: LPTIM3 and LPTIM4 kernel clock source selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIK clock selected
            value: 0
          - name: B_0x1
            description: LSI selected
            value: 1
          - name: B_0x2
            description: HSI16 selected
            value: 2
          - name: B_0x3
            description: LSE selected
            value: 3
      - name: LPTIM1SEL
        description: LPTIM1 kernel clock source selection
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MSIK clock selected
            value: 0
          - name: B_0x1
            description: LSI selected
            value: 1
          - name: B_0x2
            description: HSI16 selected
            value: 2
          - name: B_0x3
            description: LSE selected
            value: 3
  - name: BDCR
    displayName: BDCR
    description: Backup domain control register
    addressOffset: 272
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294905855
    fields:
      - name: LSEON
        description: LSE oscillator enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator OFF
            value: 0
          - name: B_0x1
            description: LSE oscillator ON
            value: 1
      - name: LSERDY
        description: LSE oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not ready
            value: 0
          - name: B_0x1
            description: LSE oscillator ready
            value: 1
      - name: LSEBYP
        description: LSE oscillator bypass
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not bypassed
            value: 0
      - name: LSEDRV
        description: LSE oscillator drive capability
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: "'xtal mode' lower driving capability"
            value: 0
          - name: B_0x1
            description: "'xtal mode' medium-low driving capability"
            value: 1
          - name: B_0x2
            description: "'xtal mode' medium-high driving capability"
            value: 2
          - name: B_0x3
            description: "'xtal mode' higher driving capability"
            value: 3
      - name: LSECSSON
        description: CSS on LSE enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on LSE OFF
            value: 0
          - name: B_0x1
            description: CSS on LSE ON
            value: 1
      - name: LSECSSD
        description: CSS on LSE failure detection
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No failure detected on LSE
            value: 0
          - name: B_0x1
            description: Failure detected on LSE
            value: 1
      - name: LSESYSEN
        description: LSE system clock (LSESYS) enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE can be used only for RTC, TAMP, and CSS on LSE.
            value: 0
          - name: B_0x1
            description: LSE can be used by any other peripheral or function.
            value: 1
      - name: RTCSEL
        description: RTC and TAMP clock source selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No clock selected
            value: 0
          - name: B_0x1
            description: LSE selected
            value: 1
          - name: B_0x2
            description: LSI selected
            value: 2
          - name: B_0x3
            description: HSE/32 selected
            value: 3
      - name: LSESYSRDY
        description: LSE system clock (LSESYS) ready
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSESYS clock not ready
            value: 0
          - name: B_0x1
            description: LSESYS clock ready
            value: 1
      - name: LSEGFON
        description: LSE clock glitch filter enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE glitch filter disabled
            value: 0
          - name: B_0x1
            description: LSE glitch filter enabled
            value: 1
      - name: RTCEN
        description: RTC and TAMP clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC and TAMP clock disabled
            value: 0
          - name: B_0x1
            description: RTC and TAMP clock enabled
            value: 1
      - name: BDRST
        description: Backup domain software reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effec
            value: 0
          - name: B_0x1
            description: Reset the entire backup domain
            value: 1
      - name: LSCOEN
        description: Low-speed clock output (LSCO) enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSCO disabled
            value: 0
          - name: B_0x1
            description: LSCO enabled
            value: 1
      - name: LSCOSEL
        description: Low-speed clock output selection
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI selected
            value: 0
          - name: B_0x1
            description: LSE selected
            value: 1
  - name: CSR
    displayName: CSR
    description: Control/status register
    addressOffset: 276
    size: 32
    access: read-write
    resetValue: 201348352
    resetMask: 4294967295
    fields:
      - name: LSION
        description: LSI oscillator enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI oscillator OFF
            value: 0
          - name: B_0x1
            description: LSI oscillator ON
            value: 1
      - name: LSIRDY
        description: LSI oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI oscillator not ready
            value: 0
          - name: B_0x1
            description: LSI oscillator ready
            value: 1
      - name: LSIPREDIV
        description: Low-speed clock divider configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI not divided
            value: 0
          - name: B_0x1
            description: LSI divided by 128
            value: 1
      - name: MSIKDIVS
        description: MSIK oscillator division after Standby mode
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Range 5 around 12 MHz (reset value)
            value: 1
          - name: B_0x2
            description: Range 6 around 6 MHz
            value: 2
          - name: B_0x3
            description: Range 7 around 3 MHz
            value: 3
      - name: MSISDIVS
        description: MSIS oscillator division after Standby mode
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Range 5 around 12 MHz (reset value)
            value: 1
          - name: B_0x2
            description: Range 6 around 6 MHz
            value: 2
          - name: B_0x3
            description: Range 7 around 3 MHz
            value: 3
      - name: RMVF
        description: Remove reset flag
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear the reset flags.
            value: 1
      - name: OBLRSTF
        description: Option-byte loader reset flag
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No reset from option-byte loading occurred.
            value: 0
          - name: B_0x1
            description: Reset from option-byte loading occurred.
            value: 1
      - name: PINRSTF
        description: NRST pin reset flag
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No reset from NRST pin occurred.
            value: 0
          - name: B_0x1
            description: Reset from NRST pin occurred
            value: 1
      - name: BORRSTF
        description: BOR flag
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No BOR occurred.
            value: 0
          - name: B_0x1
            description: BOR occurred.
            value: 1
      - name: SFTRSTF
        description: Software reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No software reset occurred.
            value: 0
          - name: B_0x1
            description: Software reset occurred.
            value: 1
      - name: IWDGRSTF
        description: Independent watchdog reset flag
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No independent watchdog reset occurred.
            value: 0
          - name: B_0x1
            description: Independent watchdog reset occurred.
            value: 1
      - name: WWDGRSTF
        description: Window watchdog reset flag
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No window watchdog reset occurred
            value: 0
          - name: B_0x1
            description: Window watchdog reset occurred
            value: 1
      - name: LPWRRSTF
        description: Low-power reset flag
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No illegal low-power mode reset occurred.
            value: 0
          - name: B_0x1
            description: Illegal low-power mode reset occurred.
            value: 1
  - name: SECCFGR
    displayName: SECCFGR
    description: Secure configuration register
    addressOffset: 304
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HSISEC
        description: HSI clock configuration and status bit security
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: HSESEC
        description: HSE clock configuration, status bits, and HSE_CSS security
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: MSISEC
        description: MSI clock configuration and status bit security
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: LSISEC
        description: LSI clock configuration and status bit security
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: LSESEC
        description: LSE clock configuration and status bit security
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: SYSCLKSEC
        description: SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration security
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: PRESCSEC
        description: AHBx/APBx prescaler configuration bit security
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: BOOSTSEC
        description: EPOD booster configuration bit security
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: ICLKSEC
        description: Intermediate clock source selection security
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: HSI48SEC
        description: HSI48 clock configuration and status bit security
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
      - name: RMVFSEC
        description: Remove reset flag security
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Nonsecure
            value: 0
          - name: B_0x1
            description: Secure
            value: 1
  - name: PRIVCFGR
    displayName: PRIVCFGR
    description: Privilege configuration register
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPRIV
        description: RCC secure function privilege configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read and write to RCC secure functions can be done by privileged or unprivileged access.
            value: 0
          - name: B_0x1
            description: Read and write to RCC secure functions can be done by privileged access only.
            value: 1
      - name: NSPRIV
        description: RCC nonsecure function privilege configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read and write to RCC nonsecure functions can be done by privileged or unprivileged access.
            value: 0
          - name: B_0x1
            description: Read and write to RCC nonsecure functions can be done by privileged access only.
            value: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: RCC non-secure global interrupt
