{"vcs1":{"timestamp_begin":1683059088.233252946, "rt":0.52, "ut":0.26, "st":0.12}}
{"vcselab":{"timestamp_begin":1683059088.818521998, "rt":1.22, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683059090.090374232, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059087.907853767}
{"VCS_COMP_START_TIME": 1683059087.907853767}
{"VCS_COMP_END_TIME": 1683059090.390265964}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340968}}
{"stitch_vcselab": {"peak_mem": 238968}}
