axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,
axi_vip_if.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/axi_vip_if.sv,
clk_vip_if.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/clk_vip_if.sv,
rst_vip_if.sv,systemverilog,xilinx_vip,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/xilinx_vip/hdl/rst_vip_if.sv,
xpm_cdc.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
aurora_8b10b_0_reset_logic.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_reset_logic.v,
aurora_8b10b_0_core.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_core.v,
aurora_8b10b_0_aurora_lane.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_aurora_lane.v,
aurora_8b10b_0_axi_to_ll.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_axi_to_ll.v,
aurora_8b10b_0_channel_err_detect.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_err_detect.v,
aurora_8b10b_0_channel_init_sm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_init_sm.v,
aurora_8b10b_0_chbond_count_dec.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_chbond_count_dec.v,
aurora_8b10b_0_descrambler_top.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_descrambler_top.v,
aurora_8b10b_0_err_detect.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_err_detect.v,
aurora_8b10b_0_global_logic.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_global_logic.v,
aurora_8b10b_0_hotplug.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_hotplug.v,
aurora_8b10b_0_idle_and_ver_gen.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_idle_and_ver_gen.v,
aurora_8b10b_0_lane_init_sm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_lane_init_sm.v,
aurora_8b10b_0_ll_to_axi.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_ll_to_axi.v,
aurora_8b10b_0_rx_ll.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll.v,
aurora_8b10b_0_rx_ll_pdu_datapath.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_pdu_datapath.v,
aurora_8b10b_0_scrambler.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler.v,
aurora_8b10b_0_scrambler_top.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler_top.v,
aurora_8b10b_0_standard_cc_module.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_standard_cc_module.v,
aurora_8b10b_0_sym_dec.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_dec.v,
aurora_8b10b_0_sym_gen.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_gen.v,
aurora_8b10b_0_cdc_sync.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v,
aurora_8b10b_0_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_tx_startup_fsm.v,
aurora_8b10b_0_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v,
aurora_8b10b_0_gtrxreset_seq.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gtrxreset_seq.v,
aurora_8b10b_0_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v,
aurora_8b10b_0_multi_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_multi_gt.v,
aurora_8b10b_0_transceiver_wrapper.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v,
aurora_8b10b_0_tx_ll.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll.v,
aurora_8b10b_0_tx_ll_control.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_control.v,
aurora_8b10b_0_tx_ll_datapath.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v,
aurora_8b10b_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
