{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714415058540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 14:24:18 2024 " "Processing started: Mon Apr 29 14:24:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714415058565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415058565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map soc_system " "Command: quartus_map soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415058565 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1714415070306 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "soc_system_top.sv(279) " "Verilog HDL Module Instantiation warning at soc_system_top.sv(279): ignored dangling comma in List of Port Connections" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714415119448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(296) " "Verilog HDL warning at soc_system_top.sv(296): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714415119448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(305) " "Verilog HDL warning at soc_system_top.sv(305): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714415119448 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(306) " "Verilog HDL warning at soc_system_top.sv(306): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714415119448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415119485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415119485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415119619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415119619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415119736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415119736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415119879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415119879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415119984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415119984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120933 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415120933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415120933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121556 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121556 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121556 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415121643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415121860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415121970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415121970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415122275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415122275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122287 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415122361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415122362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122378 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415122957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415122957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415123753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415123753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123771 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415123873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714415123873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123886 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415123886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415123886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_wall_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_wall_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_wall_sprite " "Found entity 1: soc_system_wall_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124009 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 vga_ball.sv(212) " "Verilog HDL Expression warning at vga_ball.sv(212): truncated literal to match 4 bits" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714415124078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ball.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/vga_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ball " "Found entity 1: vga_ball" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124092 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_counters " "Found entity 2: vga_counters" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_tail_up_sprite " "Found entity 1: soc_system_snake_tail_up_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_tail_right_sprite " "Found entity 1: soc_system_snake_tail_right_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_tail_left_sprite " "Found entity 1: soc_system_snake_tail_left_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_tail_down_sprite " "Found entity 1: soc_system_snake_tail_down_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_head_up_sprite " "Found entity 1: soc_system_snake_head_up_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_head_right_sprite " "Found entity 1: soc_system_snake_head_right_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_head_left_sprite " "Found entity 1: soc_system_snake_head_left_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415124961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415124961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_head_down_sprite " "Found entity 1: soc_system_snake_head_down_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_body_vertical_sprite " "Found entity 1: soc_system_snake_body_vertical_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_body_topright_sprite " "Found entity 1: soc_system_snake_body_topright_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_body_topleft_sprite " "Found entity 1: soc_system_snake_body_topleft_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_body_horizontal_sprite " "Found entity 1: soc_system_snake_body_horizontal_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_body_bottomright_sprite " "Found entity 1: soc_system_snake_body_bottomright_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_snake_body_bottomleft_sprite " "Found entity 1: soc_system_snake_body_bottomleft_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415125994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415125994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415126882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415126882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415127985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415127985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415128073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415128073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415128264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415128264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415128359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415128359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415128465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415128465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415128550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415128550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_apple_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_apple_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_apple_sprite " "Found entity 1: soc_system_apple_sprite" {  } { { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415128667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415128667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1714415128668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714415134203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415134294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_apple_sprite soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite " "Elaborating entity \"soc_system_apple_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "apple_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415134418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415136070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415136259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_apple.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_apple.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415136259 ""}  } { { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415136259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2v1 " "Found entity 1: altsyncram_p2v1" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415136996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415136996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2v1 soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated " "Elaborating entity \"altsyncram_p2v1\" for hierarchy \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415136997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415137688 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714415137688 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137712 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415137773 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137801 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714415137878 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415137878 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714415137878 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714415137878 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415137948 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415137948 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415137977 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714415138018 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714415138018 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714415138018 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714415138018 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415138060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415138212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415138343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415138430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415138480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415139440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415139491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415139492 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415139492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415140247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415140247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415140871 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415140871 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415140871 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415140871 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415140871 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415140871 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415140908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415141013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_body_bottomleft_sprite soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite " "Elaborating entity \"soc_system_snake_body_bottomleft_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_body_bottomleft_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415141084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415141211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415141256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_bottomleft.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_bottomleft.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415141256 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415141256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k402.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k402.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k402 " "Found entity 1: altsyncram_k402" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415141897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415141897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k402 soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated " "Elaborating entity \"altsyncram_k402\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415141898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_body_bottomright_sprite soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite " "Elaborating entity \"soc_system_snake_body_bottomright_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_body_bottomright_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415142009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415142116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415142205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_bottomright.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_bottomright.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415142205 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415142205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7802.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7802 " "Found entity 1: altsyncram_7802" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415142844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415142844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7802 soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated " "Elaborating entity \"altsyncram_7802\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415142845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_body_horizontal_sprite soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite " "Elaborating entity \"soc_system_snake_body_horizontal_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_body_horizontal_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415142958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415143080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415143182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_horizontal.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_horizontal.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415143182 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415143182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u402.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u402.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u402 " "Found entity 1: altsyncram_u402" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415143811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415143811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u402 soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated " "Elaborating entity \"altsyncram_u402\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415143812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_body_topleft_sprite soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite " "Elaborating entity \"soc_system_snake_body_topleft_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_body_topleft_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415143936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415144042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415144181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_topleft.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_topleft.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415144181 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415144181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqv1 " "Found entity 1: altsyncram_iqv1" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415145151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415145151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqv1 soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated " "Elaborating entity \"altsyncram_iqv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415145152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_body_topright_sprite soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite " "Elaborating entity \"soc_system_snake_body_topright_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_body_topright_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415145288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415145451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415145573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_topright.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_topright.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415145573 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415145573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5uv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5uv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5uv1 " "Found entity 1: altsyncram_5uv1" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415146460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415146460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5uv1 soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated " "Elaborating entity \"altsyncram_5uv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415146461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_body_vertical_sprite soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite " "Elaborating entity \"soc_system_snake_body_vertical_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_body_vertical_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415146593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415146727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415146831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_vertical.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_body_vertical.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415146831 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415146831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etv1 " "Found entity 1: altsyncram_etv1" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415147648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415147648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etv1 soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated " "Elaborating entity \"altsyncram_etv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415147649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_head_down_sprite soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite " "Elaborating entity \"soc_system_snake_head_down_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_head_down_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415147786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415147877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415148005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_down.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_down.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148005 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415148005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfv1 " "Found entity 1: altsyncram_gfv1" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415148523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415148523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfv1 soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated " "Elaborating entity \"altsyncram_gfv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415148524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_head_left_sprite soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite " "Elaborating entity \"soc_system_snake_head_left_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_head_left_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415148656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415148803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415148951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_left.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_left.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415148951 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415148951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fv1 " "Found entity 1: altsyncram_3fv1" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415149607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415149607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fv1 soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated " "Elaborating entity \"altsyncram_3fv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415149608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_head_right_sprite soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite " "Elaborating entity \"soc_system_snake_head_right_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_head_right_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415149720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415149830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415149979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_right.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_right.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415149979 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415149979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_miv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_miv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_miv1 " "Found entity 1: altsyncram_miv1" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415150697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415150697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_miv1 soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated " "Elaborating entity \"altsyncram_miv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415150698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_head_up_sprite soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite " "Elaborating entity \"soc_system_snake_head_up_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_head_up_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415150832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415150962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415151106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_up.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_head_up.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415151106 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415151106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8v1 " "Found entity 1: altsyncram_t8v1" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415151750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415151750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8v1 soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated " "Elaborating entity \"altsyncram_t8v1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415151751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_tail_down_sprite soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite " "Elaborating entity \"soc_system_snake_tail_down_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_tail_down_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415151862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415151968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415152077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_down.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_down.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415152078 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gv1 " "Found entity 1: altsyncram_8gv1" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415152786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415152786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8gv1 soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated " "Elaborating entity \"altsyncram_8gv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415152787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_tail_left_sprite soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite " "Elaborating entity \"soc_system_snake_tail_left_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_tail_left_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415152915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415153026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415153168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_left.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_left.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415153168 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415153168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfv1 " "Found entity 1: altsyncram_rfv1" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415153950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415153950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfv1 soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated " "Elaborating entity \"altsyncram_rfv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415153951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_tail_right_sprite soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite " "Elaborating entity \"soc_system_snake_tail_right_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_tail_right_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415154072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415154173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415154311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_right.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_right.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415154311 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415154311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejv1 " "Found entity 1: altsyncram_ejv1" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415154860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415154860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejv1 soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated " "Elaborating entity \"altsyncram_ejv1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415154861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_snake_tail_up_sprite soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite " "Elaborating entity \"soc_system_snake_tail_up_sprite\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\"" {  } { { "soc_system/synthesis/soc_system.v" "snake_tail_up_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415154988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415155096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415155288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_up.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_tail_up.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415155288 ""}  } { { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415155288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9v1 " "Found entity 1: altsyncram_l9v1" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415155799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415155799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9v1 soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated " "Elaborating entity \"altsyncram_l9v1\" for hierarchy \"soc_system:soc_system0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415155800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball soc_system:soc_system0\|vga_ball:vga_ball_0 " "Elaborating entity \"vga_ball\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vga_ball_0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415155919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(193) " "Verilog HDL assignment warning at vga_ball.sv(193): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(198) " "Verilog HDL assignment warning at vga_ball.sv(198): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(207) " "Verilog HDL assignment warning at vga_ball.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(212) " "Verilog HDL assignment warning at vga_ball.sv(212): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(260) " "Verilog HDL assignment warning at vga_ball.sv(260): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(268) " "Verilog HDL assignment warning at vga_ball.sv(268): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(276) " "Verilog HDL assignment warning at vga_ball.sv(276): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(284) " "Verilog HDL assignment warning at vga_ball.sv(284): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415156046 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counters soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters " "Elaborating entity \"vga_counters\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "counters" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415156082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_wall_sprite soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite " "Elaborating entity \"soc_system_wall_sprite\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "wall_sprite" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415156471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "the_altsyncram" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415156590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415156832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_brick_wall.mif " "Parameter \"init_file\" = \"/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/snake/python/mif_output_16/mif_brick_wall.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714415156832 ""}  } { { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714415156832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umv1 " "Found entity 1: altsyncram_umv1" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714415157642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415157642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umv1 soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated " "Elaborating entity \"altsyncram_umv1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415157643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415157781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:snake_tail_up_sprite_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:snake_tail_up_sprite_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_translator" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415157915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415157994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:snake_tail_up_sprite_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:snake_tail_up_sprite_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_agent" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:snake_tail_up_sprite_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:snake_tail_up_sprite_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:snake_tail_up_sprite_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:snake_tail_up_sprite_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_agent_rsp_fifo" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:snake_tail_up_sprite_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:snake_tail_up_sprite_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_agent_rdata_fifo" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_burst_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415158985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:snake_tail_up_sprite_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:snake_tail_up_sprite_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:snake_tail_up_sprite_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_rsp_width_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415159882 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_tail_up_sprite_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415159882 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_tail_up_sprite_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415159882 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_tail_up_sprite_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:snake_tail_up_sprite_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:snake_tail_up_sprite_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "snake_tail_up_sprite_s1_cmd_width_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159919 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714415159976 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_tail_up_sprite_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714415159976 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:snake_tail_up_sprite_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:snake_tail_up_sprite_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:snake_tail_up_sprite_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415159978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_translator" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_agent" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_agent_rsp_fifo" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_agent_rdata_fifo" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_burst_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415160981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415161104 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714415161104 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_rsp_width_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415161639 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415161639 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714415161639 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "vga_ball_0_avalon_slave_0_cmd_width_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161643 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714415161680 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714415161680 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415161991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415162060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415162142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415162182 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_wall_sprite:wall_sprite\|altsyncram:the_altsyncram\|altsyncram_umv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_umv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_umv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_wall_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_wall_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 738 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_wall_sprite:wall_sprite|altsyncram:the_altsyncram|altsyncram_umv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 138 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 134 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_tail_up_sprite:snake_tail_up_sprite\|altsyncram:the_altsyncram\|altsyncram_l9v1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_l9v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_l9v1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 132 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_tail_up_sprite:snake_tail_up_sprite|altsyncram:the_altsyncram|altsyncram_l9v1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 129 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 127 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 124 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 118 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 114 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 112 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 110 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 723 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_right_sprite:snake_tail_right_sprite\|altsyncram:the_altsyncram\|altsyncram_ejv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ejv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_ejv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 691 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_right_sprite:snake_tail_right_sprite|altsyncram:the_altsyncram|altsyncram_ejv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_left_sprite:snake_tail_left_sprite\|altsyncram:the_altsyncram\|altsyncram_rfv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_rfv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 676 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_left_sprite:snake_tail_left_sprite|altsyncram:the_altsyncram|altsyncram_rfv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_tail_down_sprite:snake_tail_down_sprite\|altsyncram:the_altsyncram\|altsyncram_8gv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8gv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_8gv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_tail_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 661 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_tail_down_sprite:snake_tail_down_sprite|altsyncram:the_altsyncram|altsyncram_8gv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_up_sprite:snake_head_up_sprite\|altsyncram:the_altsyncram\|altsyncram_t8v1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_t8v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_t8v1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_up_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 646 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_up_sprite:snake_head_up_sprite|altsyncram:the_altsyncram|altsyncram_t8v1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_right_sprite:snake_head_right_sprite\|altsyncram:the_altsyncram\|altsyncram_miv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_miv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_miv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_right_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 631 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_right_sprite:snake_head_right_sprite|altsyncram:the_altsyncram|altsyncram_miv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_left_sprite:snake_head_left_sprite\|altsyncram:the_altsyncram\|altsyncram_3fv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3fv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_3fv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_left_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 616 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_left_sprite:snake_head_left_sprite|altsyncram:the_altsyncram|altsyncram_3fv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_head_down_sprite:snake_head_down_sprite\|altsyncram:the_altsyncram\|altsyncram_gfv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_gfv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_gfv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_head_down_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 601 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_head_down_sprite:snake_head_down_sprite|altsyncram:the_altsyncram|altsyncram_gfv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite\|altsyncram:the_altsyncram\|altsyncram_etv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_etv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_etv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_vertical_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 586 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_vertical_sprite:snake_body_vertical_sprite|altsyncram:the_altsyncram|altsyncram_etv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topright_sprite:snake_body_topright_sprite\|altsyncram:the_altsyncram\|altsyncram_5uv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_5uv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_5uv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 571 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165512 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topright_sprite:snake_body_topright_sprite|altsyncram:the_altsyncram|altsyncram_5uv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite\|altsyncram:the_altsyncram\|altsyncram_iqv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_iqv1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_iqv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_topleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 556 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_topleft_sprite:snake_body_topleft_sprite|altsyncram:the_altsyncram|altsyncram_iqv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite\|altsyncram:the_altsyncram\|altsyncram_u402:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_u402.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_horizontal_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 541 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_horizontal_sprite:snake_body_horizontal_sprite|altsyncram:the_altsyncram|altsyncram_u402:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite\|altsyncram:the_altsyncram\|altsyncram_7802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_7802.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_7802.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomright_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 526 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomright_sprite:snake_body_bottomright_sprite|altsyncram:the_altsyncram|altsyncram_7802:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite\|altsyncram:the_altsyncram\|altsyncram_k402:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_k402.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_k402.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_snake_body_bottomleft_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 511 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_snake_body_bottomleft_sprite:snake_body_bottomleft_sprite|altsyncram:the_altsyncram|altsyncram_k402:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:soc_system0\|soc_system_apple_sprite:apple_sprite\|altsyncram:the_altsyncram\|altsyncram_p2v1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_p2v1.tdf" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/db/altsyncram_p2v1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/soc_system_apple_sprite.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/submodules/soc_system_apple_sprite.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system/synthesis/soc_system.v" 308 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415165513 "|soc_system_top|soc_system:soc_system0|soc_system_apple_sprite:apple_sprite|altsyncram:the_altsyncram|altsyncram_p2v1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1714415165512 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1714415165512 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "49 " "49 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714415169524 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415170698 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714415170698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714415170700 "|soc_system_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714415170700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415171257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "415 " "415 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714415173103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415173800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/output_files/soc_system.map.smsg " "Generated suppressed messages file /homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/output_files/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415174932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714415381172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714415381172 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall22/sm5169/Documents/embedded/Embedded-System-Final-Project/lab3-hw/soc_system_top.sv" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714415383010 "|soc_system_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714415383010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2525 " "Implemented 2525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714415383028 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714415383028 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "163 " "Implemented 163 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714415383028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1449 " "Implemented 1449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714415383028 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714415383028 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1714415383028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714415383028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 584 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 584 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714415383560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 14:29:43 2024 " "Processing ended: Mon Apr 29 14:29:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714415383560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:25 " "Elapsed time: 00:05:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714415383560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714415383560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714415383560 ""}
