{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641704917563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641704917563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 13:08:37 2022 " "Processing started: Sun Jan 09 13:08:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641704917563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641704917563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641704917563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1641704917883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(21) " "Verilog HDL information at watch.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1641704917929 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "watch.v(73) " "Verilog HDL information at watch.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1641704917929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/project/watch/rtl/watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/project/watch/rtl/watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641704917930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641704917930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641704917965 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(99) " "Verilog HDL Case Statement warning at watch.v(99): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 99 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704917969 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(99) " "Verilog HDL Case Statement warning at watch.v(99): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704917969 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(114) " "Verilog HDL Case Statement warning at watch.v(114): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 114 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704917969 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(114) " "Verilog HDL Case Statement warning at watch.v(114): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704917969 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(125) " "Verilog HDL Case Statement warning at watch.v(125): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 125 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(125) " "Verilog HDL Case Statement warning at watch.v(125): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch.v(140) " "Verilog HDL Case Statement warning at watch.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(140) " "Verilog HDL Case Statement warning at watch.v(140): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch.v(96) " "Verilog HDL Case Statement warning at watch.v(96): incomplete case statement has no default case item" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "watch.v(96) " "Verilog HDL Case Statement information at watch.v(96): all case item expressions in this case statement are onehot" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_bit watch.v(96) " "Verilog HDL Always Construct warning at watch.v(96): inferring latch(es) for variable \"led_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_out watch.v(96) " "Verilog HDL Always Construct warning at watch.v(96): inferring latch(es) for variable \"led_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1641704917970 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[0\] watch.v(96) " "Inferred latch for \"led_out\[0\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917974 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[1\] watch.v(96) " "Inferred latch for \"led_out\[1\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917974 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[2\] watch.v(96) " "Inferred latch for \"led_out\[2\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[3\] watch.v(96) " "Inferred latch for \"led_out\[3\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[4\] watch.v(96) " "Inferred latch for \"led_out\[4\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[5\] watch.v(96) " "Inferred latch for \"led_out\[5\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[6\] watch.v(96) " "Inferred latch for \"led_out\[6\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[7\] watch.v(96) " "Inferred latch for \"led_out\[7\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[0\] watch.v(96) " "Inferred latch for \"led_bit\[0\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[1\] watch.v(96) " "Inferred latch for \"led_bit\[1\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[2\] watch.v(96) " "Inferred latch for \"led_bit\[2\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_bit\[3\] watch.v(96) " "Inferred latch for \"led_bit\[3\]\" at watch.v(96)" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641704917975 "|watch"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[0\]\$latch " "Latch led_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag.1011 " "Ports D and ENA on the latch are fed by the same signal flag.1011" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918711 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[1\]\$latch " "Latch led_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cseh\[31\] " "Ports D and ENA on the latch are fed by the same signal cseh\[31\]" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918711 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[2\]\$latch " "Latch led_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cminl\[31\] " "Ports D and ENA on the latch are fed by the same signal cminl\[31\]" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918711 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[3\]\$latch " "Latch led_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag.0111 " "Ports D and ENA on the latch are fed by the same signal flag.0111" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918711 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[4\]\$latch " "Latch led_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag.1011 " "Ports D and ENA on the latch are fed by the same signal flag.1011" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918711 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[5\]\$latch " "Latch led_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag.0111 " "Ports D and ENA on the latch are fed by the same signal flag.0111" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918711 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[6\]\$latch " "Latch led_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag.1011 " "Ports D and ENA on the latch are fed by the same signal flag.1011" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918712 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_out\[7\]\$latch " "Latch led_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag.1011 " "Ports D and ENA on the latch are fed by the same signal flag.1011" {  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1641704918712 ""}  } { { "../rtl/watch.v" "" { Text "D:/FPGA/project/watch/rtl/watch.v" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1641704918712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641704918979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/project/watch/prj/output_files/watch.map.smsg " "Generated suppressed messages file D:/FPGA/project/watch/prj/output_files/watch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1641704919263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641704919351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641704919351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "518 " "Implemented 518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641704919407 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641704919407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "504 " "Implemented 504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641704919407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641704919407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641704919425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 13:08:39 2022 " "Processing ended: Sun Jan 09 13:08:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641704919425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641704919425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641704919425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641704919425 ""}
