-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_103_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mamba_out_2_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    mamba_out_2_empty_n : IN STD_LOGIC;
    mamba_out_2_read : OUT STD_LOGIC;
    mamba_out_1_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    mamba_out_1_empty_n : IN STD_LOGIC;
    mamba_out_1_read : OUT STD_LOGIC;
    mamba_out_0_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    mamba_out_0_empty_n : IN STD_LOGIC;
    mamba_out_0_read : OUT STD_LOGIC;
    mamba_out_3_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    mamba_out_3_empty_n : IN STD_LOGIC;
    mamba_out_3_read : OUT STD_LOGIC;
    t : IN STD_LOGIC_VECTOR (3 downto 0);
    merged_31_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_31_out_ap_vld : OUT STD_LOGIC;
    merged_30_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_30_out_ap_vld : OUT STD_LOGIC;
    merged_29_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_29_out_ap_vld : OUT STD_LOGIC;
    merged_28_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_28_out_ap_vld : OUT STD_LOGIC;
    merged_27_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_27_out_ap_vld : OUT STD_LOGIC;
    merged_26_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_26_out_ap_vld : OUT STD_LOGIC;
    merged_25_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_25_out_ap_vld : OUT STD_LOGIC;
    merged_24_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_24_out_ap_vld : OUT STD_LOGIC;
    merged_23_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_23_out_ap_vld : OUT STD_LOGIC;
    merged_22_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_22_out_ap_vld : OUT STD_LOGIC;
    merged_21_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_21_out_ap_vld : OUT STD_LOGIC;
    merged_20_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_20_out_ap_vld : OUT STD_LOGIC;
    merged_19_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_19_out_ap_vld : OUT STD_LOGIC;
    merged_18_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_18_out_ap_vld : OUT STD_LOGIC;
    merged_17_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_17_out_ap_vld : OUT STD_LOGIC;
    merged_16_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_16_out_ap_vld : OUT STD_LOGIC;
    merged_15_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_15_out_ap_vld : OUT STD_LOGIC;
    merged_14_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_14_out_ap_vld : OUT STD_LOGIC;
    merged_13_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_13_out_ap_vld : OUT STD_LOGIC;
    merged_12_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_12_out_ap_vld : OUT STD_LOGIC;
    merged_11_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_11_out_ap_vld : OUT STD_LOGIC;
    merged_10_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_10_out_ap_vld : OUT STD_LOGIC;
    merged_9_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_9_out_ap_vld : OUT STD_LOGIC;
    merged_8_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_8_out_ap_vld : OUT STD_LOGIC;
    merged_7_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_7_out_ap_vld : OUT STD_LOGIC;
    merged_6_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_6_out_ap_vld : OUT STD_LOGIC;
    merged_5_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_5_out_ap_vld : OUT STD_LOGIC;
    merged_4_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_4_out_ap_vld : OUT STD_LOGIC;
    merged_3_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_3_out_ap_vld : OUT STD_LOGIC;
    merged_2_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_2_out_ap_vld : OUT STD_LOGIC;
    merged_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_1_out_ap_vld : OUT STD_LOGIC;
    merged_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    merged_out_ap_vld : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1 : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_103_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110001";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010001";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_F1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln103_reg_2575 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln103_reg_2579 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_predicate_op82_read_state2 : BOOLEAN;
    signal ap_predicate_op95_read_state2 : BOOLEAN;
    signal ap_predicate_op108_read_state2 : BOOLEAN;
    signal ap_predicate_op120_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln103_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mamba_out_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mamba_out_1_blk_n : STD_LOGIC;
    signal mamba_out_2_blk_n : STD_LOGIC;
    signal mamba_out_3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln103_fu_745_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_in_phi_fu_715_p8 : STD_LOGIC_VECTOR (241 downto 0);
    signal tmp_27_fu_1102_p16 : STD_LOGIC_VECTOR (241 downto 0);
    signal ap_phi_reg_pp0_iter1_p_in_reg_712 : STD_LOGIC_VECTOR (241 downto 0);
    signal tmp_28_fu_993_p16 : STD_LOGIC_VECTOR (241 downto 0);
    signal tmp_29_fu_884_p16 : STD_LOGIC_VECTOR (241 downto 0);
    signal tmp_26_fu_1211_p16 : STD_LOGIC_VECTOR (241 downto 0);
    signal zext_ln110_fu_769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_1_fu_787_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal chunk_fu_226 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln103_fu_739_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_chunk_2 : STD_LOGIC_VECTOR (2 downto 0);
    signal merged_fu_230 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_32_fu_1338_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_1_fu_234 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_33_fu_1444_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_2_fu_238 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_34_fu_1550_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_3_fu_242 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_35_fu_1656_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_4_fu_246 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_36_fu_1762_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_5_fu_250 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_37_fu_1868_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_6_fu_254 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_38_fu_1974_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_7_fu_258 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_39_fu_2080_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal merged_8_fu_262 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_9_fu_266 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_10_fu_270 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_11_fu_274 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_12_fu_278 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_13_fu_282 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_14_fu_286 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_15_fu_290 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_16_fu_294 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_17_fu_298 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_18_fu_302 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_19_fu_306 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_20_fu_310 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_21_fu_314 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_22_fu_318 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_23_fu_322 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_24_fu_326 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_25_fu_330 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_26_fu_334 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_27_fu_338 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_28_fu_342 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_29_fu_346 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_30_fu_350 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal merged_31_fu_354 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local : STD_LOGIC;
    signal or_ln110_1_fu_759_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln110_2_fu_777_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln105_29_fu_874_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_28_fu_864_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_27_fu_854_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_26_fu_844_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_25_fu_834_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_24_fu_824_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_22_fu_814_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_31_fu_810_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_21_fu_983_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_20_fu_973_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_19_fu_963_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_18_fu_953_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_17_fu_943_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_16_fu_933_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_14_fu_923_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_23_fu_919_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_13_fu_1092_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_12_fu_1082_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_11_fu_1072_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_10_fu_1062_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_s_fu_1052_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_9_fu_1042_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_8_fu_1032_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_15_fu_1028_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_7_fu_1201_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_6_fu_1191_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_5_fu_1181_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_4_fu_1171_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_3_fu_1161_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_2_fu_1151_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_1_fu_1141_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln105_fu_1137_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_fu_1254_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_1_fu_1258_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln2_fu_1246_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_1_fu_1270_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_fu_1266_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_fu_1280_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_8_fu_1274_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_fu_1286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_294_fu_1304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_1_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_fu_1324_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_fu_1294_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_fu_1354_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_3_fu_1364_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_2_fu_1346_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_3_fu_1376_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_2_fu_1372_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_1_fu_1386_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_9_fu_1380_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_295_fu_1392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_296_fu_1410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_2_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_1_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_3_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_2_fu_1430_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_1_fu_1400_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_1460_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_5_fu_1470_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_4_fu_1452_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_5_fu_1482_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_4_fu_1478_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_2_fu_1492_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_10_fu_1486_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_297_fu_1498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_298_fu_1516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_4_fu_1524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_2_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_5_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_4_fu_1536_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_2_fu_1506_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_22_fu_1566_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_7_fu_1576_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_6_fu_1558_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_7_fu_1588_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_6_fu_1584_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_3_fu_1598_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_11_fu_1592_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_299_fu_1604_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_300_fu_1622_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_6_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_3_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_7_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_6_fu_1642_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_3_fu_1612_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_1672_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_9_fu_1682_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_8_fu_1664_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_9_fu_1694_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_8_fu_1690_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_4_fu_1704_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_12_fu_1698_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_301_fu_1710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_302_fu_1728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_8_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_4_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_9_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_8_fu_1748_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_4_fu_1718_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_1778_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_10_fu_1788_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_s_fu_1770_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_11_fu_1800_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_10_fu_1796_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_5_fu_1810_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_13_fu_1804_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_303_fu_1816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_304_fu_1834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_10_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_5_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_11_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_10_fu_1854_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_5_fu_1824_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_25_fu_1884_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_12_fu_1894_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_11_fu_1876_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_13_fu_1906_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_12_fu_1902_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_6_fu_1916_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_14_fu_1910_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_305_fu_1922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_306_fu_1940_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_12_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_6_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_13_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_12_fu_1960_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_6_fu_1930_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_fu_1990_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln111_14_fu_2000_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln111_13_fu_1982_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln111_15_fu_2012_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln111_14_fu_2008_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_7_fu_2022_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln111_15_fu_2016_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_307_fu_2028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_308_fu_2046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_14_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_7_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_15_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_14_fu_2066_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln111_7_fu_2036_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component unet_pvm_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    chunk_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln103_fu_733_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    chunk_fu_226 <= add_ln103_fu_739_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    chunk_fu_226 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln103_reg_2575 <= icmp_ln103_fu_733_p2;
                trunc_ln103_reg_2579 <= trunc_ln103_fu_745_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln103_reg_2579 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                merged_10_fu_270 <= merged_34_fu_1550_p3;
                merged_11_fu_274 <= merged_35_fu_1656_p3;
                merged_12_fu_278 <= merged_36_fu_1762_p3;
                merged_13_fu_282 <= merged_37_fu_1868_p3;
                merged_14_fu_286 <= merged_38_fu_1974_p3;
                merged_15_fu_290 <= merged_39_fu_2080_p3;
                merged_8_fu_262 <= merged_32_fu_1338_p3;
                merged_9_fu_266 <= merged_33_fu_1444_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln103_reg_2579 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                merged_16_fu_294 <= merged_32_fu_1338_p3;
                merged_17_fu_298 <= merged_33_fu_1444_p3;
                merged_18_fu_302 <= merged_34_fu_1550_p3;
                merged_19_fu_306 <= merged_35_fu_1656_p3;
                merged_20_fu_310 <= merged_36_fu_1762_p3;
                merged_21_fu_314 <= merged_37_fu_1868_p3;
                merged_22_fu_318 <= merged_38_fu_1974_p3;
                merged_23_fu_322 <= merged_39_fu_2080_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln103_reg_2579 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                merged_1_fu_234 <= merged_33_fu_1444_p3;
                merged_2_fu_238 <= merged_34_fu_1550_p3;
                merged_3_fu_242 <= merged_35_fu_1656_p3;
                merged_4_fu_246 <= merged_36_fu_1762_p3;
                merged_5_fu_250 <= merged_37_fu_1868_p3;
                merged_6_fu_254 <= merged_38_fu_1974_p3;
                merged_7_fu_258 <= merged_39_fu_2080_p3;
                merged_fu_230 <= merged_32_fu_1338_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln103_reg_2579 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                merged_24_fu_326 <= merged_32_fu_1338_p3;
                merged_25_fu_330 <= merged_33_fu_1444_p3;
                merged_26_fu_334 <= merged_34_fu_1550_p3;
                merged_27_fu_338 <= merged_35_fu_1656_p3;
                merged_28_fu_342 <= merged_36_fu_1762_p3;
                merged_29_fu_346 <= merged_37_fu_1868_p3;
                merged_30_fu_350 <= merged_38_fu_1974_p3;
                merged_31_fu_354 <= merged_39_fu_2080_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln103_fu_739_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_chunk_2) + unsigned(ap_const_lv3_1));
    add_ln111_10_fu_1486_p2 <= std_logic_vector(signed(shl_ln111_4_fu_1452_p3) + signed(shl_ln111_5_fu_1470_p3));
    add_ln111_11_fu_1592_p2 <= std_logic_vector(signed(shl_ln111_6_fu_1558_p3) + signed(shl_ln111_7_fu_1576_p3));
    add_ln111_12_fu_1698_p2 <= std_logic_vector(signed(shl_ln111_8_fu_1664_p3) + signed(shl_ln111_9_fu_1682_p3));
    add_ln111_13_fu_1804_p2 <= std_logic_vector(signed(shl_ln111_s_fu_1770_p3) + signed(shl_ln111_10_fu_1788_p3));
    add_ln111_14_fu_1910_p2 <= std_logic_vector(signed(shl_ln111_11_fu_1876_p3) + signed(shl_ln111_12_fu_1894_p3));
    add_ln111_15_fu_2016_p2 <= std_logic_vector(signed(shl_ln111_13_fu_1982_p3) + signed(shl_ln111_14_fu_2000_p3));
    add_ln111_1_fu_1386_p2 <= std_logic_vector(signed(sext_ln111_3_fu_1376_p1) + signed(sext_ln111_2_fu_1372_p1));
    add_ln111_2_fu_1492_p2 <= std_logic_vector(signed(sext_ln111_5_fu_1482_p1) + signed(sext_ln111_4_fu_1478_p1));
    add_ln111_3_fu_1598_p2 <= std_logic_vector(signed(sext_ln111_7_fu_1588_p1) + signed(sext_ln111_6_fu_1584_p1));
    add_ln111_4_fu_1704_p2 <= std_logic_vector(signed(sext_ln111_9_fu_1694_p1) + signed(sext_ln111_8_fu_1690_p1));
    add_ln111_5_fu_1810_p2 <= std_logic_vector(signed(sext_ln111_11_fu_1800_p1) + signed(sext_ln111_10_fu_1796_p1));
    add_ln111_6_fu_1916_p2 <= std_logic_vector(signed(sext_ln111_13_fu_1906_p1) + signed(sext_ln111_12_fu_1902_p1));
    add_ln111_7_fu_2022_p2 <= std_logic_vector(signed(sext_ln111_15_fu_2012_p1) + signed(sext_ln111_14_fu_2008_p1));
    add_ln111_8_fu_1274_p2 <= std_logic_vector(signed(shl_ln2_fu_1246_p3) + signed(shl_ln111_1_fu_1258_p3));
    add_ln111_9_fu_1380_p2 <= std_logic_vector(signed(shl_ln111_2_fu_1346_p3) + signed(shl_ln111_3_fu_1364_p3));
    add_ln111_fu_1280_p2 <= std_logic_vector(signed(sext_ln111_1_fu_1270_p1) + signed(sext_ln111_fu_1266_p1));
    and_ln111_1_fu_1424_p2 <= (xor_ln111_2_fu_1418_p2 and tmp_296_fu_1410_p3);
    and_ln111_2_fu_1530_p2 <= (xor_ln111_4_fu_1524_p2 and tmp_298_fu_1516_p3);
    and_ln111_3_fu_1636_p2 <= (xor_ln111_6_fu_1630_p2 and tmp_300_fu_1622_p3);
    and_ln111_4_fu_1742_p2 <= (xor_ln111_8_fu_1736_p2 and tmp_302_fu_1728_p3);
    and_ln111_5_fu_1848_p2 <= (xor_ln111_10_fu_1842_p2 and tmp_304_fu_1834_p3);
    and_ln111_6_fu_1954_p2 <= (xor_ln111_12_fu_1948_p2 and tmp_306_fu_1940_p3);
    and_ln111_7_fu_2060_p2 <= (xor_ln111_14_fu_2054_p2 and tmp_308_fu_2046_p3);
    and_ln111_fu_1318_p2 <= (xor_ln111_fu_1312_p2 and tmp_294_fu_1304_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mamba_out_2_empty_n, ap_predicate_op82_read_state2, mamba_out_1_empty_n, ap_predicate_op95_read_state2, mamba_out_0_empty_n, ap_predicate_op108_read_state2, mamba_out_3_empty_n, ap_predicate_op120_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op120_read_state2 = ap_const_boolean_1) and (mamba_out_3_empty_n = ap_const_logic_0)) or ((ap_predicate_op108_read_state2 = ap_const_boolean_1) and (mamba_out_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op95_read_state2 = ap_const_boolean_1) and (mamba_out_1_empty_n = ap_const_logic_0)) or ((ap_predicate_op82_read_state2 = ap_const_boolean_1) and (mamba_out_2_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln103_fu_733_p2)
    begin
        if (((icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_p_in_phi_fu_715_p8_assign_proc : process(icmp_ln103_reg_2575, trunc_ln103_reg_2579, tmp_27_fu_1102_p16, ap_phi_reg_pp0_iter1_p_in_reg_712, tmp_28_fu_993_p16, tmp_29_fu_884_p16, tmp_26_fu_1211_p16)
    begin
        if ((icmp_ln103_reg_2575 = ap_const_lv1_0)) then
            if ((trunc_ln103_reg_2579 = ap_const_lv2_3)) then 
                ap_phi_mux_p_in_phi_fu_715_p8 <= tmp_26_fu_1211_p16;
            elsif ((trunc_ln103_reg_2579 = ap_const_lv2_2)) then 
                ap_phi_mux_p_in_phi_fu_715_p8 <= tmp_29_fu_884_p16;
            elsif ((trunc_ln103_reg_2579 = ap_const_lv2_1)) then 
                ap_phi_mux_p_in_phi_fu_715_p8 <= tmp_28_fu_993_p16;
            elsif ((trunc_ln103_reg_2579 = ap_const_lv2_0)) then 
                ap_phi_mux_p_in_phi_fu_715_p8 <= tmp_27_fu_1102_p16;
            else 
                ap_phi_mux_p_in_phi_fu_715_p8 <= ap_phi_reg_pp0_iter1_p_in_reg_712;
            end if;
        else 
            ap_phi_mux_p_in_phi_fu_715_p8 <= ap_phi_reg_pp0_iter1_p_in_reg_712;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_p_in_reg_712 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op108_read_state2_assign_proc : process(icmp_ln103_reg_2575, trunc_ln103_reg_2579)
    begin
                ap_predicate_op108_read_state2 <= ((trunc_ln103_reg_2579 = ap_const_lv2_0) and (icmp_ln103_reg_2575 = ap_const_lv1_0));
    end process;


    ap_predicate_op120_read_state2_assign_proc : process(icmp_ln103_reg_2575, trunc_ln103_reg_2579)
    begin
                ap_predicate_op120_read_state2 <= ((trunc_ln103_reg_2579 = ap_const_lv2_3) and (icmp_ln103_reg_2575 = ap_const_lv1_0));
    end process;


    ap_predicate_op82_read_state2_assign_proc : process(icmp_ln103_reg_2575, trunc_ln103_reg_2579)
    begin
                ap_predicate_op82_read_state2 <= ((trunc_ln103_reg_2579 = ap_const_lv2_2) and (icmp_ln103_reg_2575 = ap_const_lv1_0));
    end process;


    ap_predicate_op95_read_state2_assign_proc : process(icmp_ln103_reg_2575, trunc_ln103_reg_2579)
    begin
                ap_predicate_op95_read_state2 <= ((trunc_ln103_reg_2579 = ap_const_lv2_1) and (icmp_ln103_reg_2575 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_chunk_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, chunk_fu_226, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_chunk_2 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_chunk_2 <= chunk_fu_226;
        end if; 
    end process;

    icmp_ln103_fu_733_p2 <= "1" when (ap_sig_allocacmp_chunk_2 = ap_const_lv3_4) else "0";

    mamba_out_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mamba_out_0_empty_n, ap_predicate_op108_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op108_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_0_blk_n <= mamba_out_0_empty_n;
        else 
            mamba_out_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mamba_out_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op108_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op108_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_0_read <= ap_const_logic_1;
        else 
            mamba_out_0_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mamba_out_1_empty_n, ap_predicate_op95_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op95_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_1_blk_n <= mamba_out_1_empty_n;
        else 
            mamba_out_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mamba_out_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op95_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op95_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_1_read <= ap_const_logic_1;
        else 
            mamba_out_1_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mamba_out_2_empty_n, ap_predicate_op82_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op82_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_2_blk_n <= mamba_out_2_empty_n;
        else 
            mamba_out_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mamba_out_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op82_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op82_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_2_read <= ap_const_logic_1;
        else 
            mamba_out_2_read <= ap_const_logic_0;
        end if; 
    end process;


    mamba_out_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mamba_out_3_empty_n, ap_predicate_op120_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op120_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_3_blk_n <= mamba_out_3_empty_n;
        else 
            mamba_out_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mamba_out_3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op120_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op120_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mamba_out_3_read <= ap_const_logic_1;
        else 
            mamba_out_3_read <= ap_const_logic_0;
        end if; 
    end process;

    merged_10_out <= merged_10_fu_270;

    merged_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_10_out_ap_vld <= ap_const_logic_1;
        else 
            merged_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_11_out <= merged_11_fu_274;

    merged_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_11_out_ap_vld <= ap_const_logic_1;
        else 
            merged_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_12_out <= merged_12_fu_278;

    merged_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_12_out_ap_vld <= ap_const_logic_1;
        else 
            merged_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_13_out <= merged_13_fu_282;

    merged_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_13_out_ap_vld <= ap_const_logic_1;
        else 
            merged_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_14_out <= merged_14_fu_286;

    merged_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_14_out_ap_vld <= ap_const_logic_1;
        else 
            merged_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_15_out <= merged_15_fu_290;

    merged_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_15_out_ap_vld <= ap_const_logic_1;
        else 
            merged_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_16_out <= merged_16_fu_294;

    merged_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_16_out_ap_vld <= ap_const_logic_1;
        else 
            merged_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_17_out <= merged_17_fu_298;

    merged_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_17_out_ap_vld <= ap_const_logic_1;
        else 
            merged_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_18_out <= merged_18_fu_302;

    merged_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_18_out_ap_vld <= ap_const_logic_1;
        else 
            merged_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_19_out <= merged_19_fu_306;

    merged_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_19_out_ap_vld <= ap_const_logic_1;
        else 
            merged_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_1_out <= merged_1_fu_234;

    merged_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_1_out_ap_vld <= ap_const_logic_1;
        else 
            merged_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_20_out <= merged_20_fu_310;

    merged_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_20_out_ap_vld <= ap_const_logic_1;
        else 
            merged_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_21_out <= merged_21_fu_314;

    merged_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_21_out_ap_vld <= ap_const_logic_1;
        else 
            merged_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_22_out <= merged_22_fu_318;

    merged_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_22_out_ap_vld <= ap_const_logic_1;
        else 
            merged_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_23_out <= merged_23_fu_322;

    merged_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_23_out_ap_vld <= ap_const_logic_1;
        else 
            merged_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_24_out <= merged_24_fu_326;

    merged_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_24_out_ap_vld <= ap_const_logic_1;
        else 
            merged_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_25_out <= merged_25_fu_330;

    merged_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_25_out_ap_vld <= ap_const_logic_1;
        else 
            merged_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_26_out <= merged_26_fu_334;

    merged_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_26_out_ap_vld <= ap_const_logic_1;
        else 
            merged_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_27_out <= merged_27_fu_338;

    merged_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_27_out_ap_vld <= ap_const_logic_1;
        else 
            merged_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_28_out <= merged_28_fu_342;

    merged_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_28_out_ap_vld <= ap_const_logic_1;
        else 
            merged_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_29_out <= merged_29_fu_346;

    merged_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_29_out_ap_vld <= ap_const_logic_1;
        else 
            merged_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_2_out <= merged_2_fu_238;

    merged_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_2_out_ap_vld <= ap_const_logic_1;
        else 
            merged_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_30_out <= merged_30_fu_350;

    merged_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_30_out_ap_vld <= ap_const_logic_1;
        else 
            merged_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_31_out <= merged_31_fu_354;

    merged_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_31_out_ap_vld <= ap_const_logic_1;
        else 
            merged_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_32_fu_1338_p3 <= 
        select_ln111_fu_1324_p3 when (xor_ln111_1_fu_1332_p2(0) = '1') else 
        trunc_ln_fu_1294_p4;
    merged_33_fu_1444_p3 <= 
        select_ln111_2_fu_1430_p3 when (xor_ln111_3_fu_1438_p2(0) = '1') else 
        trunc_ln111_1_fu_1400_p4;
    merged_34_fu_1550_p3 <= 
        select_ln111_4_fu_1536_p3 when (xor_ln111_5_fu_1544_p2(0) = '1') else 
        trunc_ln111_2_fu_1506_p4;
    merged_35_fu_1656_p3 <= 
        select_ln111_6_fu_1642_p3 when (xor_ln111_7_fu_1650_p2(0) = '1') else 
        trunc_ln111_3_fu_1612_p4;
    merged_36_fu_1762_p3 <= 
        select_ln111_8_fu_1748_p3 when (xor_ln111_9_fu_1756_p2(0) = '1') else 
        trunc_ln111_4_fu_1718_p4;
    merged_37_fu_1868_p3 <= 
        select_ln111_10_fu_1854_p3 when (xor_ln111_11_fu_1862_p2(0) = '1') else 
        trunc_ln111_5_fu_1824_p4;
    merged_38_fu_1974_p3 <= 
        select_ln111_12_fu_1960_p3 when (xor_ln111_13_fu_1968_p2(0) = '1') else 
        trunc_ln111_6_fu_1930_p4;
    merged_39_fu_2080_p3 <= 
        select_ln111_14_fu_2066_p3 when (xor_ln111_15_fu_2074_p2(0) = '1') else 
        trunc_ln111_7_fu_2036_p4;
    merged_3_out <= merged_3_fu_242;

    merged_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_3_out_ap_vld <= ap_const_logic_1;
        else 
            merged_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_4_out <= merged_4_fu_246;

    merged_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_4_out_ap_vld <= ap_const_logic_1;
        else 
            merged_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_5_out <= merged_5_fu_250;

    merged_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_5_out_ap_vld <= ap_const_logic_1;
        else 
            merged_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_6_out <= merged_6_fu_254;

    merged_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_6_out_ap_vld <= ap_const_logic_1;
        else 
            merged_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_7_out <= merged_7_fu_258;

    merged_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_7_out_ap_vld <= ap_const_logic_1;
        else 
            merged_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_8_out <= merged_8_fu_262;

    merged_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_8_out_ap_vld <= ap_const_logic_1;
        else 
            merged_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_9_out <= merged_9_fu_266;

    merged_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_9_out_ap_vld <= ap_const_logic_1;
        else 
            merged_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merged_out <= merged_fu_230;

    merged_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln103_fu_733_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln103_fu_733_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            merged_out_ap_vld <= ap_const_logic_1;
        else 
            merged_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln110_1_fu_759_p4 <= ((t & trunc_ln103_fu_745_p1) & ap_const_lv1_0);
    or_ln110_2_fu_777_p4 <= ((t & trunc_ln103_fu_745_p1) & ap_const_lv1_1);
    select_ln111_10_fu_1854_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_5_fu_1848_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_12_fu_1960_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_6_fu_1954_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_14_fu_2066_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_7_fu_2060_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_2_fu_1430_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_1_fu_1424_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_4_fu_1536_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_2_fu_1530_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_6_fu_1642_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_3_fu_1636_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_8_fu_1748_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_4_fu_1742_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln111_fu_1324_p3 <= 
        ap_const_lv18_1FFFF when (and_ln111_fu_1318_p2(0) = '1') else 
        ap_const_lv18_20000;
        sext_ln111_10_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_10_fu_1788_p3),29));

        sext_ln111_11_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_s_fu_1770_p3),29));

        sext_ln111_12_fu_1902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_12_fu_1894_p3),29));

        sext_ln111_13_fu_1906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_11_fu_1876_p3),29));

        sext_ln111_14_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_14_fu_2000_p3),29));

        sext_ln111_15_fu_2012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_13_fu_1982_p3),29));

        sext_ln111_1_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_1246_p3),29));

        sext_ln111_2_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_3_fu_1364_p3),29));

        sext_ln111_3_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_2_fu_1346_p3),29));

        sext_ln111_4_fu_1478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_5_fu_1470_p3),29));

        sext_ln111_5_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_4_fu_1452_p3),29));

        sext_ln111_6_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_7_fu_1576_p3),29));

        sext_ln111_7_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_6_fu_1558_p3),29));

        sext_ln111_8_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_9_fu_1682_p3),29));

        sext_ln111_9_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_8_fu_1664_p3),29));

        sext_ln111_fu_1266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln111_1_fu_1258_p3),29));

    shl_ln111_10_fu_1788_p3 <= (tmp_24_fu_1778_p4 & ap_const_lv10_0);
    shl_ln111_11_fu_1876_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 & ap_const_lv10_0);
    shl_ln111_12_fu_1894_p3 <= (tmp_25_fu_1884_p4 & ap_const_lv10_0);
    shl_ln111_13_fu_1982_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 & ap_const_lv10_0);
    shl_ln111_14_fu_2000_p3 <= (tmp_31_fu_1990_p4 & ap_const_lv10_0);
    shl_ln111_1_fu_1258_p3 <= (trunc_ln111_fu_1254_p1 & ap_const_lv10_0);
    shl_ln111_2_fu_1346_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1 & ap_const_lv10_0);
    shl_ln111_3_fu_1364_p3 <= (tmp_20_fu_1354_p4 & ap_const_lv10_0);
    shl_ln111_4_fu_1452_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1 & ap_const_lv10_0);
    shl_ln111_5_fu_1470_p3 <= (tmp_21_fu_1460_p4 & ap_const_lv10_0);
    shl_ln111_6_fu_1558_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1 & ap_const_lv10_0);
    shl_ln111_7_fu_1576_p3 <= (tmp_22_fu_1566_p4 & ap_const_lv10_0);
    shl_ln111_8_fu_1664_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 & ap_const_lv10_0);
    shl_ln111_9_fu_1682_p3 <= (tmp_23_fu_1672_p4 & ap_const_lv10_0);
    shl_ln111_s_fu_1770_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 & ap_const_lv10_0);
    shl_ln2_fu_1246_p3 <= (unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1 & ap_const_lv10_0);
    tmp_20_fu_1354_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(49 downto 32);
    tmp_21_fu_1460_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(81 downto 64);
    tmp_22_fu_1566_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(113 downto 96);
    tmp_23_fu_1672_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(145 downto 128);
    tmp_24_fu_1778_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(177 downto 160);
    tmp_25_fu_1884_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(209 downto 192);
    tmp_26_fu_1211_p16 <= ((((((((((((((trunc_ln105_7_fu_1201_p4 & ap_const_lv14_0) & trunc_ln105_6_fu_1191_p4) & ap_const_lv14_0) & trunc_ln105_5_fu_1181_p4) & ap_const_lv14_0) & trunc_ln105_4_fu_1171_p4) & ap_const_lv14_0) & trunc_ln105_3_fu_1161_p4) & ap_const_lv14_0) & trunc_ln105_2_fu_1151_p4) & ap_const_lv14_0) & trunc_ln105_1_fu_1141_p4) & ap_const_lv14_0) & trunc_ln105_fu_1137_p1);
    tmp_27_fu_1102_p16 <= ((((((((((((((trunc_ln105_13_fu_1092_p4 & ap_const_lv14_0) & trunc_ln105_12_fu_1082_p4) & ap_const_lv14_0) & trunc_ln105_11_fu_1072_p4) & ap_const_lv14_0) & trunc_ln105_10_fu_1062_p4) & ap_const_lv14_0) & trunc_ln105_s_fu_1052_p4) & ap_const_lv14_0) & trunc_ln105_9_fu_1042_p4) & ap_const_lv14_0) & trunc_ln105_8_fu_1032_p4) & ap_const_lv14_0) & trunc_ln105_15_fu_1028_p1);
    tmp_28_fu_993_p16 <= ((((((((((((((trunc_ln105_21_fu_983_p4 & ap_const_lv14_0) & trunc_ln105_20_fu_973_p4) & ap_const_lv14_0) & trunc_ln105_19_fu_963_p4) & ap_const_lv14_0) & trunc_ln105_18_fu_953_p4) & ap_const_lv14_0) & trunc_ln105_17_fu_943_p4) & ap_const_lv14_0) & trunc_ln105_16_fu_933_p4) & ap_const_lv14_0) & trunc_ln105_14_fu_923_p4) & ap_const_lv14_0) & trunc_ln105_23_fu_919_p1);
    tmp_294_fu_1304_p3 <= add_ln111_8_fu_1274_p2(27 downto 27);
    tmp_295_fu_1392_p3 <= add_ln111_1_fu_1386_p2(28 downto 28);
    tmp_296_fu_1410_p3 <= add_ln111_9_fu_1380_p2(27 downto 27);
    tmp_297_fu_1498_p3 <= add_ln111_2_fu_1492_p2(28 downto 28);
    tmp_298_fu_1516_p3 <= add_ln111_10_fu_1486_p2(27 downto 27);
    tmp_299_fu_1604_p3 <= add_ln111_3_fu_1598_p2(28 downto 28);
    tmp_29_fu_884_p16 <= ((((((((((((((trunc_ln105_29_fu_874_p4 & ap_const_lv14_0) & trunc_ln105_28_fu_864_p4) & ap_const_lv14_0) & trunc_ln105_27_fu_854_p4) & ap_const_lv14_0) & trunc_ln105_26_fu_844_p4) & ap_const_lv14_0) & trunc_ln105_25_fu_834_p4) & ap_const_lv14_0) & trunc_ln105_24_fu_824_p4) & ap_const_lv14_0) & trunc_ln105_22_fu_814_p4) & ap_const_lv14_0) & trunc_ln105_31_fu_810_p1);
    tmp_300_fu_1622_p3 <= add_ln111_11_fu_1592_p2(27 downto 27);
    tmp_301_fu_1710_p3 <= add_ln111_4_fu_1704_p2(28 downto 28);
    tmp_302_fu_1728_p3 <= add_ln111_12_fu_1698_p2(27 downto 27);
    tmp_303_fu_1816_p3 <= add_ln111_5_fu_1810_p2(28 downto 28);
    tmp_304_fu_1834_p3 <= add_ln111_13_fu_1804_p2(27 downto 27);
    tmp_305_fu_1922_p3 <= add_ln111_6_fu_1916_p2(28 downto 28);
    tmp_306_fu_1940_p3 <= add_ln111_14_fu_1910_p2(27 downto 27);
    tmp_307_fu_2028_p3 <= add_ln111_7_fu_2022_p2(28 downto 28);
    tmp_308_fu_2046_p3 <= add_ln111_15_fu_2016_p2(27 downto 27);
    tmp_31_fu_1990_p4 <= ap_phi_mux_p_in_phi_fu_715_p8(241 downto 224);
    tmp_fu_1286_p3 <= add_ln111_fu_1280_p2(28 downto 28);
    trunc_ln103_fu_745_p1 <= ap_sig_allocacmp_chunk_2(2 - 1 downto 0);
    trunc_ln105_10_fu_1062_p4 <= mamba_out_0_dout(89 downto 72);
    trunc_ln105_11_fu_1072_p4 <= mamba_out_0_dout(107 downto 90);
    trunc_ln105_12_fu_1082_p4 <= mamba_out_0_dout(125 downto 108);
    trunc_ln105_13_fu_1092_p4 <= mamba_out_0_dout(143 downto 126);
    trunc_ln105_14_fu_923_p4 <= mamba_out_1_dout(35 downto 18);
    trunc_ln105_15_fu_1028_p1 <= mamba_out_0_dout(18 - 1 downto 0);
    trunc_ln105_16_fu_933_p4 <= mamba_out_1_dout(53 downto 36);
    trunc_ln105_17_fu_943_p4 <= mamba_out_1_dout(71 downto 54);
    trunc_ln105_18_fu_953_p4 <= mamba_out_1_dout(89 downto 72);
    trunc_ln105_19_fu_963_p4 <= mamba_out_1_dout(107 downto 90);
    trunc_ln105_1_fu_1141_p4 <= mamba_out_3_dout(35 downto 18);
    trunc_ln105_20_fu_973_p4 <= mamba_out_1_dout(125 downto 108);
    trunc_ln105_21_fu_983_p4 <= mamba_out_1_dout(143 downto 126);
    trunc_ln105_22_fu_814_p4 <= mamba_out_2_dout(35 downto 18);
    trunc_ln105_23_fu_919_p1 <= mamba_out_1_dout(18 - 1 downto 0);
    trunc_ln105_24_fu_824_p4 <= mamba_out_2_dout(53 downto 36);
    trunc_ln105_25_fu_834_p4 <= mamba_out_2_dout(71 downto 54);
    trunc_ln105_26_fu_844_p4 <= mamba_out_2_dout(89 downto 72);
    trunc_ln105_27_fu_854_p4 <= mamba_out_2_dout(107 downto 90);
    trunc_ln105_28_fu_864_p4 <= mamba_out_2_dout(125 downto 108);
    trunc_ln105_29_fu_874_p4 <= mamba_out_2_dout(143 downto 126);
    trunc_ln105_2_fu_1151_p4 <= mamba_out_3_dout(53 downto 36);
    trunc_ln105_31_fu_810_p1 <= mamba_out_2_dout(18 - 1 downto 0);
    trunc_ln105_3_fu_1161_p4 <= mamba_out_3_dout(71 downto 54);
    trunc_ln105_4_fu_1171_p4 <= mamba_out_3_dout(89 downto 72);
    trunc_ln105_5_fu_1181_p4 <= mamba_out_3_dout(107 downto 90);
    trunc_ln105_6_fu_1191_p4 <= mamba_out_3_dout(125 downto 108);
    trunc_ln105_7_fu_1201_p4 <= mamba_out_3_dout(143 downto 126);
    trunc_ln105_8_fu_1032_p4 <= mamba_out_0_dout(35 downto 18);
    trunc_ln105_9_fu_1042_p4 <= mamba_out_0_dout(53 downto 36);
    trunc_ln105_fu_1137_p1 <= mamba_out_3_dout(18 - 1 downto 0);
    trunc_ln105_s_fu_1052_p4 <= mamba_out_0_dout(71 downto 54);
    trunc_ln111_1_fu_1400_p4 <= add_ln111_9_fu_1380_p2(27 downto 10);
    trunc_ln111_2_fu_1506_p4 <= add_ln111_10_fu_1486_p2(27 downto 10);
    trunc_ln111_3_fu_1612_p4 <= add_ln111_11_fu_1592_p2(27 downto 10);
    trunc_ln111_4_fu_1718_p4 <= add_ln111_12_fu_1698_p2(27 downto 10);
    trunc_ln111_5_fu_1824_p4 <= add_ln111_13_fu_1804_p2(27 downto 10);
    trunc_ln111_6_fu_1930_p4 <= add_ln111_14_fu_1910_p2(27 downto 10);
    trunc_ln111_7_fu_2036_p4 <= add_ln111_15_fu_2016_p2(27 downto 10);
    trunc_ln111_fu_1254_p1 <= ap_phi_mux_p_in_phi_fu_715_p8(18 - 1 downto 0);
    trunc_ln_fu_1294_p4 <= add_ln111_8_fu_1274_p2(27 downto 10);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 <= zext_ln110_1_fu_787_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 <= zext_ln110_fu_769_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 <= zext_ln110_1_fu_787_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 <= zext_ln110_fu_769_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 <= zext_ln110_1_fu_787_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 <= zext_ln110_fu_769_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 <= zext_ln110_1_fu_787_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 <= zext_ln110_fu_769_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln111_10_fu_1842_p2 <= (tmp_303_fu_1816_p3 xor ap_const_lv1_1);
    xor_ln111_11_fu_1862_p2 <= (tmp_304_fu_1834_p3 xor tmp_303_fu_1816_p3);
    xor_ln111_12_fu_1948_p2 <= (tmp_305_fu_1922_p3 xor ap_const_lv1_1);
    xor_ln111_13_fu_1968_p2 <= (tmp_306_fu_1940_p3 xor tmp_305_fu_1922_p3);
    xor_ln111_14_fu_2054_p2 <= (tmp_307_fu_2028_p3 xor ap_const_lv1_1);
    xor_ln111_15_fu_2074_p2 <= (tmp_308_fu_2046_p3 xor tmp_307_fu_2028_p3);
    xor_ln111_1_fu_1332_p2 <= (tmp_fu_1286_p3 xor tmp_294_fu_1304_p3);
    xor_ln111_2_fu_1418_p2 <= (tmp_295_fu_1392_p3 xor ap_const_lv1_1);
    xor_ln111_3_fu_1438_p2 <= (tmp_296_fu_1410_p3 xor tmp_295_fu_1392_p3);
    xor_ln111_4_fu_1524_p2 <= (tmp_297_fu_1498_p3 xor ap_const_lv1_1);
    xor_ln111_5_fu_1544_p2 <= (tmp_298_fu_1516_p3 xor tmp_297_fu_1498_p3);
    xor_ln111_6_fu_1630_p2 <= (tmp_299_fu_1604_p3 xor ap_const_lv1_1);
    xor_ln111_7_fu_1650_p2 <= (tmp_300_fu_1622_p3 xor tmp_299_fu_1604_p3);
    xor_ln111_8_fu_1736_p2 <= (tmp_301_fu_1710_p3 xor ap_const_lv1_1);
    xor_ln111_9_fu_1756_p2 <= (tmp_302_fu_1728_p3 xor tmp_301_fu_1710_p3);
    xor_ln111_fu_1312_p2 <= (tmp_fu_1286_p3 xor ap_const_lv1_1);
    zext_ln110_1_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln110_2_fu_777_p4),64));
    zext_ln110_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln110_1_fu_759_p4),64));
end behav;
