-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity syncGen is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    time_stream_V_sec_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    time_stream_V_sec_V_TVALID : IN STD_LOGIC;
    time_stream_V_sec_V_TREADY : OUT STD_LOGIC;
    sync_pulse_V : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of syncGen is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "syncGen,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.438375,HLS_SYN_LAT=12500007,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=165,HLS_SYN_LUT=903}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv11_40 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_const_lv11_69 : STD_LOGIC_VECTOR (10 downto 0) := "00001101001";
    constant ap_const_lv11_B5 : STD_LOGIC_VECTOR (10 downto 0) := "00010110101";
    constant ap_const_lv11_10A : STD_LOGIC_VECTOR (10 downto 0) := "00100001010";
    constant ap_const_lv11_11C : STD_LOGIC_VECTOR (10 downto 0) := "00100011100";
    constant ap_const_lv11_17E : STD_LOGIC_VECTOR (10 downto 0) := "00101111110";
    constant ap_const_lv11_1D5 : STD_LOGIC_VECTOR (10 downto 0) := "00111010101";
    constant ap_const_lv11_213 : STD_LOGIC_VECTOR (10 downto 0) := "01000010011";
    constant ap_const_lv11_221 : STD_LOGIC_VECTOR (10 downto 0) := "01000100001";
    constant ap_const_lv11_227 : STD_LOGIC_VECTOR (10 downto 0) := "01000100111";
    constant ap_const_lv11_266 : STD_LOGIC_VECTOR (10 downto 0) := "01001100110";
    constant ap_const_lv11_2C8 : STD_LOGIC_VECTOR (10 downto 0) := "01011001000";
    constant ap_const_lv11_2D6 : STD_LOGIC_VECTOR (10 downto 0) := "01011010110";
    constant ap_const_lv11_32A : STD_LOGIC_VECTOR (10 downto 0) := "01100101010";
    constant ap_const_lv11_33E : STD_LOGIC_VECTOR (10 downto 0) := "01100111110";
    constant ap_const_lv11_34E : STD_LOGIC_VECTOR (10 downto 0) := "01101001110";
    constant ap_const_lv11_37D : STD_LOGIC_VECTOR (10 downto 0) := "01101111101";
    constant ap_const_lv11_3D7 : STD_LOGIC_VECTOR (10 downto 0) := "01111010111";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_459 : STD_LOGIC_VECTOR (10 downto 0) := "10001011001";
    constant ap_const_lv11_4AC : STD_LOGIC_VECTOR (10 downto 0) := "10010101100";
    constant ap_const_lv11_4BE : STD_LOGIC_VECTOR (10 downto 0) := "10010111110";
    constant ap_const_lv11_4DA : STD_LOGIC_VECTOR (10 downto 0) := "10011011010";
    constant ap_const_lv11_4E9 : STD_LOGIC_VECTOR (10 downto 0) := "10011101001";
    constant ap_const_lv11_505 : STD_LOGIC_VECTOR (10 downto 0) := "10100000101";
    constant ap_const_lv11_563 : STD_LOGIC_VECTOR (10 downto 0) := "10101100011";
    constant ap_const_lv11_5C5 : STD_LOGIC_VECTOR (10 downto 0) := "10111000101";
    constant ap_const_lv11_601 : STD_LOGIC_VECTOR (10 downto 0) := "11000000001";
    constant ap_const_lv11_61F : STD_LOGIC_VECTOR (10 downto 0) := "11000011111";
    constant ap_const_lv11_662 : STD_LOGIC_VECTOR (10 downto 0) := "11001100010";
    constant ap_const_lv11_6A1 : STD_LOGIC_VECTOR (10 downto 0) := "11010100001";
    constant ap_const_lv11_6B6 : STD_LOGIC_VECTOR (10 downto 0) := "11010110110";
    constant ap_const_lv11_6D0 : STD_LOGIC_VECTOR (10 downto 0) := "11011010000";
    constant ap_const_lv11_6D5 : STD_LOGIC_VECTOR (10 downto 0) := "11011010101";
    constant ap_const_lv11_713 : STD_LOGIC_VECTOR (10 downto 0) := "11100010011";
    constant ap_const_lv11_746 : STD_LOGIC_VECTOR (10 downto 0) := "11101000110";
    constant ap_const_lv11_77D : STD_LOGIC_VECTOR (10 downto 0) := "11101111101";
    constant ap_const_lv11_7CB : STD_LOGIC_VECTOR (10 downto 0) := "11111001011";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv25_17D7840 : STD_LOGIC_VECTOR (24 downto 0) := "1011111010111100001000000";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal time_stream_V_sec_V_0_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal time_stream_V_sec_V_0_vld_in : STD_LOGIC;
    signal time_stream_V_sec_V_0_vld_out : STD_LOGIC;
    signal time_stream_V_sec_V_0_ack_out : STD_LOGIC;
    signal time_stream_V_sec_V_0_data_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal time_stream_V_sec_V_0_areset_d : STD_LOGIC;
    signal time_stream_V_sec_V_0_in_rdy : STD_LOGIC := '0';
    signal time_stream_V_sec_V_0_has_vld_data_reg_i : STD_LOGIC;
    signal time_stream_V_sec_V_0_has_vld_data_reg : STD_LOGIC := '0';
    signal i : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal time_to_sync_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal time_to_sync_ce0 : STD_LOGIC;
    signal time_to_sync_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal time_stream_V_sec_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_69 : BOOLEAN;
    signal time_stream_V_sec_V_read_reg_1535 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_524_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_reg_1540 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_83 : BOOLEAN;
    signal p_i_load_12_fu_685_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_12_reg_1587 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_9_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1597 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_15_fu_707_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_15_reg_1602 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_10_reg_1607 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1613 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_12_reg_1619 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1625 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_13_reg_1631 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_14_reg_1636 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_15_reg_1643 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_16_reg_1648 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_load_43_fu_973_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_43_reg_1655 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_116 : BOOLEAN;
    signal grp_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_24_reg_1660 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1665 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_45_fu_995_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_45_reg_1670 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_26_reg_1675 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1681 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_28_reg_1687 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_29_reg_1699 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_30_reg_1704 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_31_reg_1711 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_32_reg_1716 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_14_fu_1230_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_14_reg_1722 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_147 : BOOLEAN;
    signal p_15_fu_1238_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_15_reg_1727 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_16_fu_1252_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_16_reg_1737 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_162 : BOOLEAN;
    signal tmp_54_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal time_to_sync_load_reg_1752 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_172 : BOOLEAN;
    signal tmp_84_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_1757 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1762 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_183 : BOOLEAN;
    signal j_1_fu_1529_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_192 : BOOLEAN;
    signal j_reg_303 : STD_LOGIC_VECTOR (24 downto 0);
    signal exitcond_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_106_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_314_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_319_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_324_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_329_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_334_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_339_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_344_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_349_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_354_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_359_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_364_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_369_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_374_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_379_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_384_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_389_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_394_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_399_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_cast5_fu_549_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_fu_571_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_5_cast_fu_553_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_5_2_fu_593_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_5_cast_cast_fu_579_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_fu_563_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_5_fu_613_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_5_cast_3_fu_601_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_5_cast_cast_6_fu_621_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_4_fu_605_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_cast1_cast_fu_651_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_5_7_fu_635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_5_10_fu_673_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_5_cast_cast_9_fu_659_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_8_fu_643_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_13_fu_693_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_cast_11_fu_681_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_cast_cast_14_fu_727_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_5_17_fu_740_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_cast_cast_18_fu_747_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_16_fu_734_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_5_cast1_cast_21_fu_767_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_19_fu_754_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_cast_cast_22_fu_774_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_20_fu_760_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_cast1_cast_25_fu_795_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_23_fu_781_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_27_fu_813_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_5_cast_cast_26_fu_802_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_24_fu_788_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_30_fu_833_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_cast_28_fu_821_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_cast_cast_31_fu_840_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_29_fu_825_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_34_fu_867_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_32_fu_851_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_cast_cast_35_fu_875_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_33_fu_859_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_38_fu_905_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_36_fu_889_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_cast_cas_fu_913_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_37_fu_897_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_41_fu_943_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_39_fu_927_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_cast_c_fu_951_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_load_40_fu_935_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_cast_44_fu_981_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_42_fu_965_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_cast_1_fu_1015_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_5_ca_fu_1028_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_ca_1_fu_1035_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_lo_fu_1022_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_5_s_fu_1055_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_46_fu_1042_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_1_fu_1062_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_i_s_fu_1048_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_18_fu_1083_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_47_fu_1069_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_5_48_fu_1101_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_19_fu_1090_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_s_fu_1076_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_18_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_6_fu_1121_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_3_fu_1109_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_4_fu_1113_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_9_fu_1148_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_7_fu_1132_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_8_fu_1140_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_fu_1178_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_20_fu_1162_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_1_fu_1170_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_12_fu_1208_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_10_fu_1192_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_11_fu_1200_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_13_fu_1222_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_17_fu_1260_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component syncGen_time_to_sync IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    time_to_sync_U : component syncGen_time_to_sync
    generic map (
        DataWidth => 11,
        AddressRange => 42,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => time_to_sync_address0,
        ce0 => time_to_sync_ce0,
        q0 => time_to_sync_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    time_stream_V_sec_V_0_has_vld_data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                time_stream_V_sec_V_0_has_vld_data_reg <= ap_const_logic_0;
            else
                time_stream_V_sec_V_0_has_vld_data_reg <= time_stream_V_sec_V_0_has_vld_data_reg_i;
            end if;
        end if;
    end process;


    time_stream_V_sec_V_0_in_rdy_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                time_stream_V_sec_V_0_in_rdy <= ap_const_logic_0;
            else
                time_stream_V_sec_V_0_in_rdy <= (time_stream_V_sec_V_0_ack_out or not(time_stream_V_sec_V_0_has_vld_data_reg_i));
            end if;
        end if;
    end process;


    j_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((tmp_2_fu_1449_p2 = ap_const_lv1_0)))) then 
                j_reg_303 <= ap_const_lv25_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and not((tmp_2_reg_1762 = ap_const_lv1_0)) and (ap_const_lv1_0 = exitcond_fu_1523_p2))) then 
                j_reg_303 <= j_1_fu_1529_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_106_fu_1512_p2)))) then
                i <= p_16_reg_1737;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                p_14_reg_1722 <= p_14_fu_1230_p3;
                    p_15_reg_1727(0) <= p_15_fu_1238_p3(0);
                p_16_reg_1737 <= p_16_fu_1252_p3;
                tmp_22_reg_1732 <= tmp_22_fu_1246_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                p_5_15_reg_1602 <= p_5_15_fu_707_p3;
                p_i_load_12_reg_1587 <= p_i_load_12_fu_685_p3;
                r_V_reg_1540 <= r_V_fu_524_p1;
                tmp_4_10_reg_1607 <= grp_fu_369_p2;
                tmp_4_12_reg_1619 <= grp_fu_379_p2;
                tmp_4_13_reg_1631 <= grp_fu_384_p2;
                tmp_4_14_reg_1636 <= grp_fu_389_p2;
                tmp_4_15_reg_1643 <= grp_fu_394_p2;
                tmp_4_16_reg_1648 <= grp_fu_399_p2;
                tmp_4_9_reg_1592 <= grp_fu_359_p2;
                tmp_7_reg_1597 <= tmp_7_fu_701_p2;
                tmp_8_reg_1613 <= tmp_8_fu_715_p2;
                tmp_9_reg_1625 <= tmp_9_fu_721_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                p_5_45_reg_1670 <= p_5_45_fu_995_p3;
                p_i_load_43_reg_1655 <= p_i_load_43_fu_973_p3;
                tmp_14_reg_1665 <= tmp_14_fu_989_p2;
                tmp_15_reg_1681 <= tmp_15_fu_1003_p2;
                tmp_16_reg_1693 <= tmp_16_fu_1009_p2;
                tmp_4_24_reg_1660 <= grp_fu_439_p2;
                tmp_4_26_reg_1675 <= grp_fu_449_p2;
                tmp_4_28_reg_1687 <= grp_fu_459_p2;
                tmp_4_29_reg_1699 <= grp_fu_464_p2;
                tmp_4_30_reg_1704 <= grp_fu_469_p2;
                tmp_4_31_reg_1711 <= grp_fu_474_p2;
                tmp_4_32_reg_1716 <= grp_fu_479_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_const_logic_1)) then
                time_stream_V_sec_V_0_areset_d <= ap_rst_n_inv;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = time_stream_V_sec_V_0_vld_in) and (ap_const_logic_1 = time_stream_V_sec_V_0_in_rdy))) then
                time_stream_V_sec_V_0_data_reg <= time_stream_V_sec_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((time_stream_V_sec_V_0_vld_out = ap_const_logic_0)))) then
                time_stream_V_sec_V_read_reg_1535 <= time_stream_V_sec_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                time_to_sync_load_reg_1752 <= time_to_sync_q0;
                tmp_84_reg_1757 <= tmp_84_fu_1443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
                tmp_2_reg_1762 <= tmp_2_fu_1449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                tmp_54_reg_1747 <= tmp_54_fu_1354_p2;
            end if;
        end if;
    end process;
    p_15_reg_1727(5 downto 1) <= "10100";

    ap_NS_fsm_assign_proc : process (time_stream_V_sec_V_0_vld_out, ap_CS_fsm, tmp_2_reg_1762, exitcond_fu_1523_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((time_stream_V_sec_V_0_vld_out = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                if (((tmp_2_reg_1762 = ap_const_lv1_0) or not((ap_const_lv1_0 = exitcond_fu_1523_p2)))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_116_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_116 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_147_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_147 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_162_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_162 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_172_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_172 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_183_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_183 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_192_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_192 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_69_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_69 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_83_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_83 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_69)
    begin
        if (ap_sig_69) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_83)
    begin
        if (ap_sig_83) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_116)
    begin
        if (ap_sig_116) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_147)
    begin
        if (ap_sig_147) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_162)
    begin
        if (ap_sig_162) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_172)
    begin
        if (ap_sig_172) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_183)
    begin
        if (ap_sig_183) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_192)
    begin
        if (ap_sig_192) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_1523_p2 <= "1" when (j_reg_303 = ap_const_lv25_17D7840) else "0";

    grp_fu_314_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_314_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_314_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_314_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_314_p2 <= "1" when (grp_fu_314_p0 = ap_const_lv11_0) else "0";

    grp_fu_319_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_319_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_319_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_319_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_319_p2 <= "1" when (grp_fu_319_p0 = ap_const_lv11_1) else "0";

    grp_fu_324_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_324_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_324_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_324_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_324_p2 <= "1" when (grp_fu_324_p0 = ap_const_lv11_3) else "0";

    grp_fu_329_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_329_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_329_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_329_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_329_p2 <= "1" when (grp_fu_329_p0 = ap_const_lv11_40) else "0";

    grp_fu_334_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_334_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_334_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_334_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_334_p2 <= "1" when (grp_fu_334_p0 = ap_const_lv11_69) else "0";

    grp_fu_339_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_339_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_339_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_339_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_339_p2 <= "1" when (grp_fu_339_p0 = ap_const_lv11_B5) else "0";

    grp_fu_344_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_344_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_344_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_344_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_344_p2 <= "1" when (grp_fu_344_p0 = ap_const_lv11_10A) else "0";

    grp_fu_349_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_349_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_349_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_349_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_349_p2 <= "1" when (grp_fu_349_p0 = ap_const_lv11_11C) else "0";

    grp_fu_354_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_354_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_354_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_354_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_354_p2 <= "1" when (grp_fu_354_p0 = ap_const_lv11_17E) else "0";

    grp_fu_359_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_359_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_359_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_359_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_359_p2 <= "1" when (grp_fu_359_p0 = ap_const_lv11_1D5) else "0";

    grp_fu_364_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            grp_fu_364_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_364_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_364_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_364_p2 <= "1" when (grp_fu_364_p0 = ap_const_lv11_213) else "0";

    grp_fu_369_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_369_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_369_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_369_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_369_p2 <= "1" when (grp_fu_369_p0 = ap_const_lv11_221) else "0";

    grp_fu_374_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_374_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_374_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_374_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_374_p2 <= "1" when (grp_fu_374_p0 = ap_const_lv11_227) else "0";

    grp_fu_379_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_379_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_379_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_379_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_379_p2 <= "1" when (grp_fu_379_p0 = ap_const_lv11_266) else "0";

    grp_fu_384_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_384_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_384_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_384_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_384_p2 <= "1" when (grp_fu_384_p0 = ap_const_lv11_2C8) else "0";

    grp_fu_389_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_389_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_389_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_389_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_389_p2 <= "1" when (grp_fu_389_p0 = ap_const_lv11_2D6) else "0";

    grp_fu_394_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_394_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_394_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_394_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_394_p2 <= "1" when (grp_fu_394_p0 = ap_const_lv11_32A) else "0";

    grp_fu_399_p0_assign_proc : process(r_V_fu_524_p1, r_V_reg_1540, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_fu_399_p0 <= r_V_reg_1540;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_fu_399_p0 <= r_V_fu_524_p1;
        else 
            grp_fu_399_p0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_399_p2 <= "1" when (grp_fu_399_p0 = ap_const_lv11_33E) else "0";
    grp_fu_404_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_34E) else "0";
    grp_fu_409_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_37D) else "0";
    grp_fu_414_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_3D7) else "0";
    grp_fu_419_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_400) else "0";
    grp_fu_424_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_459) else "0";
    grp_fu_429_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_4AC) else "0";
    grp_fu_434_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_4BE) else "0";
    grp_fu_439_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_4DA) else "0";
    grp_fu_444_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_4E9) else "0";
    grp_fu_449_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_505) else "0";
    grp_fu_454_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_563) else "0";
    grp_fu_459_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_5C5) else "0";
    grp_fu_464_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_601) else "0";
    grp_fu_469_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_61F) else "0";
    grp_fu_474_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_662) else "0";
    grp_fu_479_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_6A1) else "0";
    grp_fu_484_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_6B6) else "0";
    grp_fu_489_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_6D0) else "0";
    grp_fu_494_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_6D5) else "0";
    grp_fu_499_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_713) else "0";
    grp_fu_504_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_746) else "0";
    grp_fu_509_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_77D) else "0";
    grp_fu_514_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_7CB) else "0";
    grp_fu_519_p2 <= "1" when (r_V_reg_1540 = ap_const_lv11_7FF) else "0";
    j_1_fu_1529_p2 <= std_logic_vector(unsigned(j_reg_303) + unsigned(ap_const_lv25_1));
    p_10_fu_1192_p3 <= 
        p_2_fu_1178_p3 when (tmp_20_fu_1186_p2(0) = '1') else 
        p_20_fu_1162_p3;
    p_11_fu_1200_p3 <= 
        p_2_fu_1178_p3 when (tmp_20_fu_1186_p2(0) = '1') else 
        p_1_fu_1170_p3;
    p_12_fu_1208_p3 <= 
        ap_const_lv6_27 when (grp_fu_509_p2(0) = '1') else 
        ap_const_lv6_26;
    p_13_fu_1222_p3 <= 
        p_12_fu_1208_p3 when (tmp_21_fu_1216_p2(0) = '1') else 
        p_10_fu_1192_p3;
    p_14_fu_1230_p3 <= 
        p_12_fu_1208_p3 when (tmp_21_fu_1216_p2(0) = '1') else 
        p_11_fu_1200_p3;
    p_15_fu_1238_p3 <= 
        ap_const_lv6_29 when (grp_fu_519_p2(0) = '1') else 
        ap_const_lv6_28;
    p_16_fu_1252_p3 <= 
        p_15_fu_1238_p3 when (tmp_22_fu_1246_p2(0) = '1') else 
        p_13_fu_1222_p3;
    p_17_fu_1260_p3 <= 
        p_15_reg_1727 when (tmp_22_reg_1732(0) = '1') else 
        p_14_reg_1722;
    p_18_fu_1083_p3 <= 
        ap_const_lv5_1F when (tmp_4_30_reg_1704(0) = '1') else 
        ap_const_lv5_1E;
    p_19_fu_1090_p3 <= 
        ap_const_lv6_1F when (tmp_4_30_reg_1704(0) = '1') else 
        ap_const_lv6_1E;
    p_1_fu_1170_p3 <= 
        p_9_fu_1148_p3 when (tmp_19_fu_1156_p2(0) = '1') else 
        p_8_fu_1140_p3;
    p_20_fu_1162_p3 <= 
        p_9_fu_1148_p3 when (tmp_19_fu_1156_p2(0) = '1') else 
        p_7_fu_1132_p3;
    p_2_fu_1178_p3 <= 
        ap_const_lv6_25 when (grp_fu_499_p2(0) = '1') else 
        ap_const_lv6_24;
    p_3_fu_1109_p1 <= std_logic_vector(resize(unsigned(p_5_48_fu_1101_p3),6));
    p_4_fu_1113_p3 <= 
        p_19_fu_1090_p3 when (tmp_17_fu_1097_p2(0) = '1') else 
        p_s_fu_1076_p3;
    p_5_10_fu_673_p3 <= 
        p_5_cast1_cast_fu_651_p3 when (tmp_6_fu_667_p2(0) = '1') else 
        p_5_7_fu_635_p3;
    p_5_13_fu_693_p3 <= 
        ap_const_lv4_9 when (grp_fu_359_p2(0) = '1') else 
        ap_const_lv4_8;
    p_5_15_fu_707_p3 <= 
        p_5_13_fu_693_p3 when (tmp_7_fu_701_p2(0) = '1') else 
        p_5_cast_11_fu_681_p1;
    p_5_17_fu_740_p3 <= 
        ap_const_lv4_B when (tmp_4_10_reg_1607(0) = '1') else 
        ap_const_lv4_A;
    p_5_19_fu_754_p3 <= 
        p_5_17_fu_740_p3 when (tmp_8_reg_1613(0) = '1') else 
        p_5_15_reg_1602;
    p_5_1_fu_1062_p3 <= 
        ap_const_lv6_1D when (tmp_4_28_reg_1687(0) = '1') else 
        ap_const_lv6_1C;
    p_5_23_fu_781_p3 <= 
        p_5_cast1_cast_21_fu_767_p3 when (tmp_9_reg_1625(0) = '1') else 
        p_5_19_fu_754_p3;
    p_5_27_fu_813_p3 <= 
        p_5_cast1_cast_25_fu_795_p3 when (tmp_s_fu_809_p2(0) = '1') else 
        p_5_23_fu_781_p3;
    p_5_2_fu_593_p3 <= 
        p_5_fu_571_p3 when (tmp_3_fu_587_p2(0) = '1') else 
        p_5_cast_fu_553_p1;
    p_5_30_fu_833_p3 <= 
        ap_const_lv5_11 when (tmp_4_16_reg_1648(0) = '1') else 
        ap_const_lv5_10;
    p_5_32_fu_851_p3 <= 
        p_5_30_fu_833_p3 when (tmp_10_fu_847_p2(0) = '1') else 
        p_5_cast_28_fu_821_p1;
    p_5_34_fu_867_p3 <= 
        ap_const_lv5_13 when (grp_fu_409_p2(0) = '1') else 
        ap_const_lv5_12;
    p_5_36_fu_889_p3 <= 
        p_5_34_fu_867_p3 when (tmp_11_fu_883_p2(0) = '1') else 
        p_5_32_fu_851_p3;
    p_5_38_fu_905_p3 <= 
        ap_const_lv5_15 when (grp_fu_419_p2(0) = '1') else 
        ap_const_lv5_14;
    p_5_39_fu_927_p3 <= 
        p_5_38_fu_905_p3 when (tmp_12_fu_921_p2(0) = '1') else 
        p_5_36_fu_889_p3;
    p_5_41_fu_943_p3 <= 
        ap_const_lv5_17 when (grp_fu_429_p2(0) = '1') else 
        ap_const_lv5_16;
    p_5_42_fu_965_p3 <= 
        p_5_41_fu_943_p3 when (tmp_13_fu_959_p2(0) = '1') else 
        p_5_39_fu_927_p3;
    p_5_45_fu_995_p3 <= 
        p_5_cast_44_fu_981_p3 when (tmp_14_fu_989_p2(0) = '1') else 
        p_5_42_fu_965_p3;
    p_5_46_fu_1042_p3 <= 
        p_5_ca_fu_1028_p3 when (tmp_15_reg_1681(0) = '1') else 
        p_5_45_reg_1670;
    p_5_47_fu_1069_p3 <= 
        p_5_s_fu_1055_p3 when (tmp_16_reg_1693(0) = '1') else 
        p_5_46_fu_1042_p3;
    p_5_48_fu_1101_p3 <= 
        p_18_fu_1083_p3 when (tmp_17_fu_1097_p2(0) = '1') else 
        p_5_47_fu_1069_p3;
    p_5_5_fu_613_p3 <= 
        ap_const_lv3_5 when (grp_fu_339_p2(0) = '1') else 
        ap_const_lv3_4;
    p_5_7_fu_635_p3 <= 
        p_5_5_fu_613_p3 when (tmp_5_fu_629_p2(0) = '1') else 
        p_5_cast_3_fu_601_p1;
    p_5_ca_1_fu_1035_p3 <= 
        ap_const_lv6_1B when (tmp_4_26_reg_1675(0) = '1') else 
        ap_const_lv6_1A;
    p_5_ca_fu_1028_p3 <= 
        ap_const_lv5_1B when (tmp_4_26_reg_1675(0) = '1') else 
        ap_const_lv5_1A;
    p_5_cast1_cast_21_fu_767_p3 <= 
        ap_const_lv4_D when (tmp_4_12_reg_1619(0) = '1') else 
        ap_const_lv4_C;
    p_5_cast1_cast_25_fu_795_p3 <= 
        ap_const_lv4_F when (tmp_4_14_reg_1636(0) = '1') else 
        ap_const_lv4_E;
    p_5_cast1_cast_fu_651_p3 <= 
        ap_const_lv3_7 when (grp_fu_349_p2(0) = '1') else 
        ap_const_lv3_6;
    p_5_cast5_fu_549_p1 <= std_logic_vector(resize(unsigned(grp_fu_319_p2),6));
    p_5_cast_11_fu_681_p1 <= std_logic_vector(resize(unsigned(p_5_10_fu_673_p3),4));
    p_5_cast_1_fu_1015_p3 <= 
        ap_const_lv6_19 when (tmp_4_24_reg_1660(0) = '1') else 
        ap_const_lv6_18;
    p_5_cast_28_fu_821_p1 <= std_logic_vector(resize(unsigned(p_5_27_fu_813_p3),5));
    p_5_cast_3_fu_601_p1 <= std_logic_vector(resize(unsigned(p_5_2_fu_593_p3),3));
    p_5_cast_44_fu_981_p3 <= 
        ap_const_lv5_19 when (grp_fu_439_p2(0) = '1') else 
        ap_const_lv5_18;
    p_5_cast_c_fu_951_p3 <= 
        ap_const_lv6_17 when (grp_fu_429_p2(0) = '1') else 
        ap_const_lv6_16;
    p_5_cast_cas_fu_913_p3 <= 
        ap_const_lv6_15 when (grp_fu_419_p2(0) = '1') else 
        ap_const_lv6_14;
    p_5_cast_cast_14_fu_727_p3 <= 
        ap_const_lv6_9 when (tmp_4_9_reg_1592(0) = '1') else 
        ap_const_lv6_8;
    p_5_cast_cast_18_fu_747_p3 <= 
        ap_const_lv6_B when (tmp_4_10_reg_1607(0) = '1') else 
        ap_const_lv6_A;
    p_5_cast_cast_22_fu_774_p3 <= 
        ap_const_lv6_D when (tmp_4_12_reg_1619(0) = '1') else 
        ap_const_lv6_C;
    p_5_cast_cast_26_fu_802_p3 <= 
        ap_const_lv6_F when (tmp_4_14_reg_1636(0) = '1') else 
        ap_const_lv6_E;
    p_5_cast_cast_31_fu_840_p3 <= 
        ap_const_lv6_11 when (tmp_4_16_reg_1648(0) = '1') else 
        ap_const_lv6_10;
    p_5_cast_cast_35_fu_875_p3 <= 
        ap_const_lv6_13 when (grp_fu_409_p2(0) = '1') else 
        ap_const_lv6_12;
    p_5_cast_cast_6_fu_621_p3 <= 
        ap_const_lv6_5 when (grp_fu_339_p2(0) = '1') else 
        ap_const_lv6_4;
    p_5_cast_cast_9_fu_659_p3 <= 
        ap_const_lv6_7 when (grp_fu_349_p2(0) = '1') else 
        ap_const_lv6_6;
    p_5_cast_cast_fu_579_p3 <= 
        ap_const_lv6_3 when (grp_fu_329_p2(0) = '1') else 
        ap_const_lv6_2;
    p_5_cast_fu_553_p1 <= std_logic_vector(resize(unsigned(grp_fu_319_p2),2));
    p_5_fu_571_p3 <= 
        ap_const_lv2_3 when (grp_fu_329_p2(0) = '1') else 
        ap_const_lv2_2;
    p_5_s_fu_1055_p3 <= 
        ap_const_lv5_1D when (tmp_4_28_reg_1687(0) = '1') else 
        ap_const_lv5_1C;
    p_6_fu_1121_p3 <= 
        ap_const_lv6_21 when (tmp_4_32_reg_1716(0) = '1') else 
        ap_const_lv6_20;
    p_7_fu_1132_p3 <= 
        p_6_fu_1121_p3 when (tmp_18_fu_1128_p2(0) = '1') else 
        p_3_fu_1109_p1;
    p_8_fu_1140_p3 <= 
        p_6_fu_1121_p3 when (tmp_18_fu_1128_p2(0) = '1') else 
        p_4_fu_1113_p3;
    p_9_fu_1148_p3 <= 
        ap_const_lv6_23 when (grp_fu_489_p2(0) = '1') else 
        ap_const_lv6_22;
    p_i_lo_fu_1022_p3 <= 
        p_5_cast_1_fu_1015_p3 when (tmp_14_reg_1665(0) = '1') else 
        p_i_load_43_reg_1655;
    p_i_load_12_fu_685_p3 <= 
        p_5_cast_cast_9_fu_659_p3 when (tmp_6_fu_667_p2(0) = '1') else 
        p_i_load_8_fu_643_p3;
    p_i_load_16_fu_734_p3 <= 
        p_5_cast_cast_14_fu_727_p3 when (tmp_7_reg_1597(0) = '1') else 
        p_i_load_12_reg_1587;
    p_i_load_20_fu_760_p3 <= 
        p_5_cast_cast_18_fu_747_p3 when (tmp_8_reg_1613(0) = '1') else 
        p_i_load_16_fu_734_p3;
    p_i_load_24_fu_788_p3 <= 
        p_5_cast_cast_22_fu_774_p3 when (tmp_9_reg_1625(0) = '1') else 
        p_i_load_20_fu_760_p3;
    p_i_load_29_fu_825_p3 <= 
        p_5_cast_cast_26_fu_802_p3 when (tmp_s_fu_809_p2(0) = '1') else 
        p_i_load_24_fu_788_p3;
    p_i_load_33_fu_859_p3 <= 
        p_5_cast_cast_31_fu_840_p3 when (tmp_10_fu_847_p2(0) = '1') else 
        p_i_load_29_fu_825_p3;
    p_i_load_37_fu_897_p3 <= 
        p_5_cast_cast_35_fu_875_p3 when (tmp_11_fu_883_p2(0) = '1') else 
        p_i_load_33_fu_859_p3;
    p_i_load_40_fu_935_p3 <= 
        p_5_cast_cas_fu_913_p3 when (tmp_12_fu_921_p2(0) = '1') else 
        p_i_load_37_fu_897_p3;
    p_i_load_43_fu_973_p3 <= 
        p_5_cast_c_fu_951_p3 when (tmp_13_fu_959_p2(0) = '1') else 
        p_i_load_40_fu_935_p3;
    p_i_load_4_fu_605_p3 <= 
        p_5_cast_cast_fu_579_p3 when (tmp_3_fu_587_p2(0) = '1') else 
        p_i_load_fu_563_p3;
    p_i_load_8_fu_643_p3 <= 
        p_5_cast_cast_6_fu_621_p3 when (tmp_5_fu_629_p2(0) = '1') else 
        p_i_load_4_fu_605_p3;
    p_i_load_fu_563_p3 <= 
        p_5_cast5_fu_549_p1 when (tmp_fu_557_p2(0) = '1') else 
        i;
    p_i_s_fu_1048_p3 <= 
        p_5_ca_1_fu_1035_p3 when (tmp_15_reg_1681(0) = '1') else 
        p_i_lo_fu_1022_p3;
    p_s_fu_1076_p3 <= 
        p_5_1_fu_1062_p3 when (tmp_16_reg_1693(0) = '1') else 
        p_i_s_fu_1048_p3;
    r_V_fu_524_p1 <= time_stream_V_sec_V_read_reg_1535(11 - 1 downto 0);

    sync_pulse_V_assign_proc : process(tmp_2_fu_1449_p2, tmp_2_reg_1762, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, exitcond_fu_1523_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and not((tmp_2_reg_1762 = ap_const_lv1_0)) and (ap_const_lv1_0 = exitcond_fu_1523_p2))) then 
            sync_pulse_V <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (tmp_2_fu_1449_p2 = ap_const_lv1_0))) then 
            sync_pulse_V <= ap_const_lv1_0;
        else 
            sync_pulse_V <= "X";
        end if; 
    end process;


    time_stream_V_sec_V_0_ack_out_assign_proc : process(time_stream_V_sec_V_0_vld_out, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((time_stream_V_sec_V_0_vld_out = ap_const_logic_0)))) then 
            time_stream_V_sec_V_0_ack_out <= ap_const_logic_1;
        else 
            time_stream_V_sec_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    time_stream_V_sec_V_0_data_out_assign_proc : process(time_stream_V_sec_V_TDATA, time_stream_V_sec_V_0_data_reg, time_stream_V_sec_V_0_has_vld_data_reg)
    begin
        if ((ap_const_logic_1 = time_stream_V_sec_V_0_has_vld_data_reg)) then 
            time_stream_V_sec_V_0_data_out <= time_stream_V_sec_V_0_data_reg;
        else 
            time_stream_V_sec_V_0_data_out <= time_stream_V_sec_V_TDATA;
        end if; 
    end process;


    time_stream_V_sec_V_0_has_vld_data_reg_i_assign_proc : process(time_stream_V_sec_V_0_vld_in, time_stream_V_sec_V_0_ack_out, time_stream_V_sec_V_0_in_rdy, time_stream_V_sec_V_0_has_vld_data_reg)
    begin
        if (((ap_const_logic_1 = time_stream_V_sec_V_0_vld_in) and (ap_const_logic_0 = time_stream_V_sec_V_0_ack_out) and (ap_const_logic_1 = time_stream_V_sec_V_0_in_rdy))) then 
            time_stream_V_sec_V_0_has_vld_data_reg_i <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = time_stream_V_sec_V_0_ack_out) and (ap_const_logic_1 = time_stream_V_sec_V_0_has_vld_data_reg) and ((ap_const_logic_0 = time_stream_V_sec_V_0_vld_in) or (ap_const_logic_0 = time_stream_V_sec_V_0_in_rdy)))) then 
            time_stream_V_sec_V_0_has_vld_data_reg_i <= ap_const_logic_0;
        else 
            time_stream_V_sec_V_0_has_vld_data_reg_i <= time_stream_V_sec_V_0_has_vld_data_reg;
        end if; 
    end process;

    time_stream_V_sec_V_0_vld_in <= time_stream_V_sec_V_TVALID;
    time_stream_V_sec_V_0_vld_out <= ((time_stream_V_sec_V_TVALID or time_stream_V_sec_V_0_has_vld_data_reg) and not(time_stream_V_sec_V_0_areset_d));

    time_stream_V_sec_V_TDATA_blk_n_assign_proc : process(time_stream_V_sec_V_0_vld_out, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            time_stream_V_sec_V_TDATA_blk_n <= time_stream_V_sec_V_0_vld_out;
        else 
            time_stream_V_sec_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    time_stream_V_sec_V_TREADY <= time_stream_V_sec_V_0_in_rdy;
    time_to_sync_address0 <= tmp_1_fu_1265_p1(6 - 1 downto 0);

    time_to_sync_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            time_to_sync_ce0 <= ap_const_logic_1;
        else 
            time_to_sync_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_100_fu_1494_p2 <= (grp_fu_329_p2 or tmp_98_fu_1488_p2);
    tmp_102_fu_1500_p2 <= (grp_fu_324_p2 or tmp_100_fu_1494_p2);
    tmp_104_fu_1506_p2 <= (grp_fu_319_p2 or tmp_102_fu_1500_p2);
    tmp_106_fu_1512_p2 <= (grp_fu_314_p2 or tmp_104_fu_1506_p2);
    tmp_10_fu_847_p2 <= (tmp_4_16_reg_1648 or tmp_4_15_reg_1643);
    tmp_11_fu_883_p2 <= (grp_fu_409_p2 or grp_fu_404_p2);
    tmp_12_fu_921_p2 <= (grp_fu_419_p2 or grp_fu_414_p2);
    tmp_13_fu_959_p2 <= (grp_fu_429_p2 or grp_fu_424_p2);
    tmp_14_fu_989_p2 <= (grp_fu_439_p2 or grp_fu_434_p2);
    tmp_15_fu_1003_p2 <= (grp_fu_449_p2 or grp_fu_444_p2);
    tmp_16_fu_1009_p2 <= (grp_fu_459_p2 or grp_fu_454_p2);
    tmp_17_fu_1097_p2 <= (tmp_4_30_reg_1704 or tmp_4_29_reg_1699);
    tmp_18_fu_1128_p2 <= (tmp_4_32_reg_1716 or tmp_4_31_reg_1711);
    tmp_19_fu_1156_p2 <= (grp_fu_489_p2 or grp_fu_484_p2);
    tmp_1_fu_1265_p1 <= std_logic_vector(resize(unsigned(p_17_fu_1260_p3),64));
    tmp_20_fu_1186_p2 <= (grp_fu_499_p2 or grp_fu_494_p2);
    tmp_21_fu_1216_p2 <= (grp_fu_509_p2 or grp_fu_504_p2);
    tmp_22_fu_1246_p2 <= (grp_fu_519_p2 or grp_fu_514_p2);
    tmp_26_fu_1270_p2 <= (grp_fu_514_p2 or grp_fu_519_p2);
    tmp_28_fu_1276_p2 <= (grp_fu_509_p2 or tmp_26_fu_1270_p2);
    tmp_2_fu_1449_p2 <= "1" when (r_V_reg_1540 = time_to_sync_load_reg_1752) else "0";
    tmp_30_fu_1282_p2 <= (grp_fu_504_p2 or tmp_28_fu_1276_p2);
    tmp_32_fu_1288_p2 <= (grp_fu_499_p2 or tmp_30_fu_1282_p2);
    tmp_34_fu_1294_p2 <= (grp_fu_494_p2 or tmp_32_fu_1288_p2);
    tmp_36_fu_1300_p2 <= (grp_fu_489_p2 or tmp_34_fu_1294_p2);
    tmp_38_fu_1306_p2 <= (grp_fu_484_p2 or tmp_36_fu_1300_p2);
    tmp_3_fu_587_p2 <= (grp_fu_329_p2 or grp_fu_324_p2);
    tmp_40_fu_1312_p2 <= (grp_fu_479_p2 or tmp_38_fu_1306_p2);
    tmp_42_fu_1318_p2 <= (grp_fu_474_p2 or tmp_40_fu_1312_p2);
    tmp_44_fu_1324_p2 <= (grp_fu_469_p2 or tmp_42_fu_1318_p2);
    tmp_46_fu_1330_p2 <= (grp_fu_464_p2 or tmp_44_fu_1324_p2);
    tmp_48_fu_1336_p2 <= (grp_fu_459_p2 or tmp_46_fu_1330_p2);
    tmp_50_fu_1342_p2 <= (grp_fu_454_p2 or tmp_48_fu_1336_p2);
    tmp_52_fu_1348_p2 <= (grp_fu_449_p2 or tmp_50_fu_1342_p2);
    tmp_54_fu_1354_p2 <= (grp_fu_444_p2 or tmp_52_fu_1348_p2);
    tmp_56_fu_1360_p2 <= (grp_fu_439_p2 or tmp_54_reg_1747);
    tmp_58_fu_1365_p2 <= (grp_fu_434_p2 or tmp_56_fu_1360_p2);
    tmp_5_fu_629_p2 <= (grp_fu_339_p2 or grp_fu_334_p2);
    tmp_60_fu_1371_p2 <= (grp_fu_429_p2 or tmp_58_fu_1365_p2);
    tmp_62_fu_1377_p2 <= (grp_fu_424_p2 or tmp_60_fu_1371_p2);
    tmp_64_fu_1383_p2 <= (grp_fu_419_p2 or tmp_62_fu_1377_p2);
    tmp_66_fu_1389_p2 <= (grp_fu_414_p2 or tmp_64_fu_1383_p2);
    tmp_68_fu_1395_p2 <= (grp_fu_409_p2 or tmp_66_fu_1389_p2);
    tmp_6_fu_667_p2 <= (grp_fu_349_p2 or grp_fu_344_p2);
    tmp_70_fu_1401_p2 <= (grp_fu_404_p2 or tmp_68_fu_1395_p2);
    tmp_72_fu_1407_p2 <= (grp_fu_399_p2 or tmp_70_fu_1401_p2);
    tmp_74_fu_1413_p2 <= (grp_fu_394_p2 or tmp_72_fu_1407_p2);
    tmp_76_fu_1419_p2 <= (grp_fu_389_p2 or tmp_74_fu_1413_p2);
    tmp_78_fu_1425_p2 <= (grp_fu_384_p2 or tmp_76_fu_1419_p2);
    tmp_7_fu_701_p2 <= (grp_fu_359_p2 or grp_fu_354_p2);
    tmp_80_fu_1431_p2 <= (grp_fu_379_p2 or tmp_78_fu_1425_p2);
    tmp_82_fu_1437_p2 <= (grp_fu_374_p2 or tmp_80_fu_1431_p2);
    tmp_84_fu_1443_p2 <= (grp_fu_369_p2 or tmp_82_fu_1437_p2);
    tmp_86_fu_1453_p2 <= (grp_fu_364_p2 or tmp_84_reg_1757);
    tmp_88_fu_1458_p2 <= (grp_fu_359_p2 or tmp_86_fu_1453_p2);
    tmp_8_fu_715_p2 <= (grp_fu_369_p2 or grp_fu_364_p2);
    tmp_90_fu_1464_p2 <= (grp_fu_354_p2 or tmp_88_fu_1458_p2);
    tmp_92_fu_1470_p2 <= (grp_fu_349_p2 or tmp_90_fu_1464_p2);
    tmp_94_fu_1476_p2 <= (grp_fu_344_p2 or tmp_92_fu_1470_p2);
    tmp_96_fu_1482_p2 <= (grp_fu_339_p2 or tmp_94_fu_1476_p2);
    tmp_98_fu_1488_p2 <= (grp_fu_334_p2 or tmp_96_fu_1482_p2);
    tmp_9_fu_721_p2 <= (grp_fu_379_p2 or grp_fu_374_p2);
    tmp_fu_557_p2 <= (grp_fu_319_p2 or grp_fu_314_p2);
    tmp_s_fu_809_p2 <= (tmp_4_14_reg_1636 or tmp_4_13_reg_1631);
end behav;
