##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CARD_UART_IntClock
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CARD_UART_IntClock:R)
		5.2::Critical Path Report for (CARD_UART_IntClock:R vs. CARD_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CARD_UART_IntClock   | Frequency: 45.02 MHz  | Target: 0.94 MHz   | 
Clock: CyHFCLK              | Frequency: 47.34 MHz  | Target: 15.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                | N/A                   | Target: 15.00 MHz  | 
Clock: CyLFCLK              | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1            | N/A                   | Target: 15.00 MHz  | 
Clock: CySYSCLK             | N/A                   | Target: 15.00 MHz  | 
Clock: DB_UART_SCBCLK       | N/A                   | Target: 1.36 MHz   | 
Clock: DB_UART_SCBCLK(FFB)  | N/A                   | Target: 1.36 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CARD_UART_IntClock  CARD_UART_IntClock  1.06667e+006     1044452     N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK             CARD_UART_IntClock  66666.7          45542       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase      
-----------  ------------  --------------------  
Tx_1(0)_PAD  29470         CARD_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CARD_UART_IntClock
************************************************
Clock: CARD_UART_IntClock
Frequency: 45.02 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1044452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1055147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1044452  RISE       1
\CARD_UART:BUART:counter_load_not\/main_1           macrocell2      3787   5037  1044452  RISE       1
\CARD_UART:BUART:counter_load_not\/q                macrocell2      3350   8387  1044452  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2307  10694  1044452  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 47.34 MHz | Target: 15.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 45542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             61457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15915
-------------------------------------   ----- 
End-of-path arrival time (ps)           15915
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell3         4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_postpoll\/main_1         macrocell6      6269  10316  45542  RISE       1
\CARD_UART:BUART:rx_postpoll\/q              macrocell6      3350  13666  45542  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  15915  45542  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CARD_UART_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 45542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             61457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15915
-------------------------------------   ----- 
End-of-path arrival time (ps)           15915
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell3         4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_postpoll\/main_1         macrocell6      6269  10316  45542  RISE       1
\CARD_UART:BUART:rx_postpoll\/q              macrocell6      3350  13666  45542  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  15915  45542  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (CARD_UART_IntClock:R vs. CARD_UART_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1044452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1055147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1044452  RISE       1
\CARD_UART:BUART:counter_load_not\/main_1           macrocell2      3787   5037  1044452  RISE       1
\CARD_UART:BUART:counter_load_not\/q                macrocell2      3350   8387  1044452  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2307  10694  1044452  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 45542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             61457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15915
-------------------------------------   ----- 
End-of-path arrival time (ps)           15915
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell3         4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_postpoll\/main_1         macrocell6      6269  10316  45542  RISE       1
\CARD_UART:BUART:rx_postpoll\/q              macrocell6      3350  13666  45542  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2249  15915  45542  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_state_2\/main_9
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 52681p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3       4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_state_2\/main_9  macrocell18   6428  10475  52681  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:pollcount_1\/main_3
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 53551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  45542  RISE       1
\CARD_UART:BUART:pollcount_1\/main_3  macrocell21   5559   9606  53551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:pollcount_0\/main_2
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 53551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  45542  RISE       1
\CARD_UART:BUART:pollcount_0\/main_2  macrocell22   5559   9606  53551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_status_3\/main_6
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 53551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_status_3\/main_6  macrocell23   5559   9606  53551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_state_0\/main_10
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 53946p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell3       4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_state_0\/main_10  macrocell15   5163   9210  53946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \CARD_UART:BUART:rx_last\/main_0
Capture Clock  : \CARD_UART:BUART:rx_last\/clock_0
Path slack     : 53946p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#16 vs. CARD_UART_IntClock:R#2)   66667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             63157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell3                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       4047   4047  45542  RISE       1
\CARD_UART:BUART:rx_last\/main_0  macrocell24   5163   9210  53946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_last\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1044452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1055147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1044452  RISE       1
\CARD_UART:BUART:counter_load_not\/main_1           macrocell2      3787   5037  1044452  RISE       1
\CARD_UART:BUART:counter_load_not\/q                macrocell2      3350   8387  1044452  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2307  10694  1044452  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CARD_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \CARD_UART:BUART:sTX:TxSts\/clock
Path slack     : 1047526p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1065097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17571
-------------------------------------   ----- 
End-of-path arrival time (ps)           17571
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1047526  RISE       1
\CARD_UART:BUART:tx_status_0\/main_3                 macrocell3      3523   8803  1047526  RISE       1
\CARD_UART:BUART:tx_status_0\/q                      macrocell3      3350  12153  1047526  RISE       1
\CARD_UART:BUART:sTX:TxSts\/status_0                 statusicell1    5417  17571  1047526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxSts\/clock                         statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \CARD_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1051068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1062447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q            macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_counter_load\/main_1  macrocell5    4535   5785  1051068  RISE       1
\CARD_UART:BUART:rx_counter_load\/q       macrocell5    3350   9135  1051068  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/load   count7cell    2243  11378  1051068  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \CARD_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \CARD_UART:BUART:sRX:RxSts\/clock
Path slack     : 1051358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1065097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13739
-------------------------------------   ----- 
End-of-path arrival time (ps)           13739
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1051358  RISE       1
\CARD_UART:BUART:rx_status_4\/main_1                 macrocell7      2241   7521  1051358  RISE       1
\CARD_UART:BUART:rx_status_4\/q                      macrocell7      3350  10871  1051358  RISE       1
\CARD_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2867  13739  1051358  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxSts\/clock                         statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \CARD_UART:BUART:txn\/main_3
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1053045p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  1053045  RISE       1
\CARD_UART:BUART:txn\/main_3                macrocell9      2832  10112  1053045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1054062p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  1051068  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5055   6305  1054062  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CARD_UART:BUART:tx_state_0\/main_3
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1054353p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1047526  RISE       1
\CARD_UART:BUART:tx_state_0\/main_3                  macrocell11     3523   8803  1054353  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1054394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1045873  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4983   5983  1054394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1054706p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1054706  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4411   5661  1054706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \CARD_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1055286p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  1045442  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3841   5091  1055286  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_1\/q
Path End       : \CARD_UART:BUART:pollcount_1\/main_2
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1055907p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1049969  RISE       1
\CARD_UART:BUART:pollcount_1\/main_2  macrocell21   6000   7250  1055907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_1\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_5
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1055907p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1049969  RISE       1
\CARD_UART:BUART:rx_status_3\/main_5  macrocell23   6000   7250  1055907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \CARD_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1056405p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  1044452  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2722   3972  1056405  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1056587p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1060367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1053080  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2529   3779  1056587  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1056971p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1054706  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_2  macrocell16   4936   6186  1056971  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1056971p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1054706  RISE       1
\CARD_UART:BUART:rx_state_2\/main_2   macrocell18   4936   6186  1056971  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_4
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1057269p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  1053370  RISE       1
\CARD_UART:BUART:rx_status_3\/main_4  macrocell23   4638   5888  1057269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1057372p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_1  macrocell16   4535   5785  1057372  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1057372p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_state_2\/main_1  macrocell18   4535   5785  1057372  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_state_0\/main_7
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1057748p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1057748  RISE       1
\CARD_UART:BUART:rx_state_0\/main_7         macrocell15   3299   5409  1057748  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_state_3\/main_7
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1057748p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1057748  RISE       1
\CARD_UART:BUART:rx_state_3\/main_7         macrocell17   3299   5409  1057748  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_4
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1057839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1053370  RISE       1
\CARD_UART:BUART:rx_state_0\/main_4  macrocell15   4067   5317  1057839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_4
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1057839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1053370  RISE       1
\CARD_UART:BUART:rx_state_3\/main_4  macrocell17   4067   5317  1057839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1057839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  1053370  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   4067   5317  1057839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_state_0\/main_8
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1057891p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1057891  RISE       1
\CARD_UART:BUART:rx_state_0\/main_8         macrocell15   3156   5266  1057891  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_state_3\/main_8
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1057891p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1057891  RISE       1
\CARD_UART:BUART:rx_state_3\/main_8         macrocell17   3156   5266  1057891  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_state_0\/main_5
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1057898p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1057898  RISE       1
\CARD_UART:BUART:rx_state_0\/main_5         macrocell15   3148   5258  1057898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_state_3\/main_5
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1057898p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1057898  RISE       1
\CARD_UART:BUART:rx_state_3\/main_5         macrocell17   3148   5258  1057898  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_state_0\/main_6
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1057910p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1057910  RISE       1
\CARD_UART:BUART:rx_state_0\/main_6         macrocell15   3137   5247  1057910  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_state_3\/main_6
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1057910p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1057910  RISE       1
\CARD_UART:BUART:rx_state_3\/main_6         macrocell17   3137   5247  1057910  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CARD_UART:BUART:tx_state_1\/main_4
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1057943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1057943  RISE       1
\CARD_UART:BUART:tx_state_1\/main_4               macrocell10     4214   5214  1057943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CARD_UART:BUART:tx_state_2\/main_4
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1057943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1057943  RISE       1
\CARD_UART:BUART:tx_state_2\/main_4               macrocell12     4214   5214  1057943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_0
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058051p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1045442  RISE       1
\CARD_UART:BUART:tx_state_0\/main_0  macrocell11   3855   5105  1058051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1058051p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  1045442  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_0  macrocell13   3855   5105  1058051  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_state_0\/main_2
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058099p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1045873  RISE       1
\CARD_UART:BUART:tx_state_0\/main_2               macrocell11     4057   5057  1058099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1058099p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1045873  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_2                macrocell13     4057   5057  1058099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_1
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1058119p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1044452  RISE       1
\CARD_UART:BUART:tx_state_1\/main_1  macrocell10   3787   5037  1058119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_1
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1058119p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1044452  RISE       1
\CARD_UART:BUART:tx_state_2\/main_1  macrocell12   3787   5037  1058119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:txn\/main_2
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1058136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  1044452  RISE       1
\CARD_UART:BUART:txn\/main_2    macrocell9    3771   5021  1058136  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_1\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_9
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058152p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_1\/q      macrocell21   1250   1250  1049969  RISE       1
\CARD_UART:BUART:rx_state_0\/main_9  macrocell15   3754   5004  1058152  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \CARD_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \CARD_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1058210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1058210  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2837   4947  1058210  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CARD_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \CARD_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1058210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1058210  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   2837   4947  1058210  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CARD_UART:BUART:pollcount_1\/main_1
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1058210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1058210  RISE       1
\CARD_UART:BUART:pollcount_1\/main_1        macrocell21   2837   4947  1058210  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CARD_UART:BUART:pollcount_0\/main_1
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 1058210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1058210  RISE       1
\CARD_UART:BUART:pollcount_0\/main_1        macrocell22   2837   4947  1058210  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CARD_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \CARD_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1058211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1058211  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   2836   4946  1058211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CARD_UART:BUART:pollcount_1\/main_0
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1058211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1058211  RISE       1
\CARD_UART:BUART:pollcount_1\/main_0        macrocell21   2836   4946  1058211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CARD_UART:BUART:pollcount_0\/main_0
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 1058211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1058211  RISE       1
\CARD_UART:BUART:pollcount_0\/main_0        macrocell22   2836   4946  1058211  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058301p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1053080  RISE       1
\CARD_UART:BUART:rx_state_0\/main_0    macrocell15   3606   4856  1058301  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058301p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1053080  RISE       1
\CARD_UART:BUART:rx_state_3\/main_0    macrocell17   3606   4856  1058301  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1058301p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1053080  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   3606   4856  1058301  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_0
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1058313p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1053080  RISE       1
\CARD_UART:BUART:rx_status_3\/main_0   macrocell23   3594   4844  1058313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_4
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058411p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1045634  RISE       1
\CARD_UART:BUART:tx_state_0\/main_4  macrocell11   3496   4746  1058411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1058411p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  1045634  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_3  macrocell13   3496   4746  1058411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058413p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  1052110  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_3  macrocell16   3494   4744  1058413  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058413p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1052110  RISE       1
\CARD_UART:BUART:rx_state_2\/main_3  macrocell18   3494   4744  1058413  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058495p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1057748  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_7       macrocell16   2552   4662  1058495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CARD_UART:BUART:rx_state_2\/main_7
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058495p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1057748  RISE       1
\CARD_UART:BUART:rx_state_2\/main_7         macrocell18   2552   4662  1058495  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CARD_UART:BUART:txn\/main_5
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1058514p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1057943  RISE       1
\CARD_UART:BUART:txn\/main_5                      macrocell9      3643   4643  1058514  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_5
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1058580p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1058580  RISE       1
\CARD_UART:BUART:tx_state_1\/main_5  macrocell10   3327   4577  1058580  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_5
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1058580p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1058580  RISE       1
\CARD_UART:BUART:tx_state_2\/main_5  macrocell12   3327   4577  1058580  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:txn\/main_6
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1058596p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  1058580  RISE       1
\CARD_UART:BUART:txn\/main_6   macrocell9    3311   4561  1058596  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1057898  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_5       macrocell16   2263   4373  1058783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CARD_UART:BUART:rx_state_2\/main_5
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1057898  RISE       1
\CARD_UART:BUART:rx_state_2\/main_5         macrocell18   2263   4373  1058783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058785p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1057891  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_8       macrocell16   2261   4371  1058785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \CARD_UART:BUART:rx_state_2\/main_8
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058785p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1057891  RISE       1
\CARD_UART:BUART:rx_state_2\/main_8         macrocell18   2261   4371  1058785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1058791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1057910  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_6       macrocell16   2256   4366  1058791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CARD_UART:BUART:rx_state_2\/main_6
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1058791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxBitCounter\/clock                  count7cell                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1057910  RISE       1
\CARD_UART:BUART:rx_state_2\/main_6         macrocell18   2256   4366  1058791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058959p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1054706  RISE       1
\CARD_UART:BUART:rx_state_0\/main_2   macrocell15   2947   4197  1058959  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1058959p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1054706  RISE       1
\CARD_UART:BUART:rx_state_3\/main_2   macrocell17   2947   4197  1058959  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_bitclk_enable\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_2
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1058965p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1054706  RISE       1
\CARD_UART:BUART:rx_status_3\/main_2  macrocell23   2941   4191  1058965  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_11
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1058977p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051054  RISE       1
\CARD_UART:BUART:rx_state_0\/main_11  macrocell15   2929   4179  1058977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:pollcount_1\/main_4
Capture Clock  : \CARD_UART:BUART:pollcount_1\/clock_0
Path slack     : 1058985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051054  RISE       1
\CARD_UART:BUART:pollcount_1\/main_4  macrocell21   2921   4171  1058985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_1\/clock_0                     macrocell21                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:pollcount_0\/main_3
Capture Clock  : \CARD_UART:BUART:pollcount_0\/clock_0
Path slack     : 1058985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051054  RISE       1
\CARD_UART:BUART:pollcount_0\/main_3  macrocell22   2921   4171  1058985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:pollcount_0\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_7
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1058985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:pollcount_0\/clock_0                     macrocell22                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1051054  RISE       1
\CARD_UART:BUART:rx_status_3\/main_7  macrocell23   2921   4171  1058985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_last\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_10
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1059023p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_last\/clock_0                         macrocell24                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_last\/q           macrocell24   1250   1250  1059023  RISE       1
\CARD_UART:BUART:rx_state_2\/main_10  macrocell18   2883   4133  1059023  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_0
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059108p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1045442  RISE       1
\CARD_UART:BUART:tx_state_1\/main_0  macrocell10   2798   4048  1059108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_0
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059108p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1045442  RISE       1
\CARD_UART:BUART:tx_state_2\/main_0  macrocell12   2798   4048  1059108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_1\/q
Path End       : \CARD_UART:BUART:txn\/main_1
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059110p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  1045442  RISE       1
\CARD_UART:BUART:txn\/main_1    macrocell9    2797   4047  1059110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1059116p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_state_0\/main_1  macrocell15   2790   4040  1059116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1059116p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_state_3\/main_1  macrocell17   2790   4040  1059116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1059116p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   2790   4040  1059116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_0\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_1
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1059137p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  1051068  RISE       1
\CARD_UART:BUART:rx_status_3\/main_1  macrocell23   2770   4020  1059137  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_1
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1059198p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1044452  RISE       1
\CARD_UART:BUART:tx_state_0\/main_1  macrocell11   2709   3959  1059198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_0\/q
Path End       : \CARD_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \CARD_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1059198p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  1044452  RISE       1
\CARD_UART:BUART:tx_bitclk\/main_1  macrocell13   2709   3959  1059198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_status_3\/main_3
Capture Clock  : \CARD_UART:BUART:rx_status_3\/clock_0
Path slack     : 1059292p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  1052110  RISE       1
\CARD_UART:BUART:rx_status_3\/main_3  macrocell23   2615   3865  1059292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_0\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_0\/clock_0
Path slack     : 1059293p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1052110  RISE       1
\CARD_UART:BUART:rx_state_0\/main_3  macrocell15   2614   3864  1059293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_0\/clock_0                      macrocell15                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_3\/main_3
Capture Clock  : \CARD_UART:BUART:rx_state_3\/clock_0
Path slack     : 1059293p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1052110  RISE       1
\CARD_UART:BUART:rx_state_3\/main_3  macrocell17   2614   3864  1059293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_3\/q
Path End       : \CARD_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \CARD_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1059293p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_3\/clock_0                      macrocell17                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  1052110  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   2614   3864  1059293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_state_1\/main_3
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1045634  RISE       1
\CARD_UART:BUART:tx_state_1\/main_3  macrocell10   2606   3856  1059300  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:tx_state_2\/main_3
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1045634  RISE       1
\CARD_UART:BUART:tx_state_2\/main_3  macrocell12   2606   3856  1059300  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_state_2\/q
Path End       : \CARD_UART:BUART:txn\/main_4
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059301p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  1045634  RISE       1
\CARD_UART:BUART:txn\/main_4    macrocell9    2606   3856  1059301  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1059383p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1053080  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_0  macrocell16   2524   3774  1059383  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_0
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1059383p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1053080  RISE       1
\CARD_UART:BUART:rx_state_2\/main_0    macrocell18   2524   3774  1059383  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_state_1\/main_2
Capture Clock  : \CARD_UART:BUART:tx_state_1\/clock_0
Path slack     : 1059539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3617
-------------------------------------   ---- 
End-of-path arrival time (ps)           3617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1045873  RISE       1
\CARD_UART:BUART:tx_state_1\/main_2               macrocell10     2617   3617  1059539  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_1\/clock_0                      macrocell10                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CARD_UART:BUART:tx_state_2\/main_2
Capture Clock  : \CARD_UART:BUART:tx_state_2\/clock_0
Path slack     : 1059539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3617
-------------------------------------   ---- 
End-of-path arrival time (ps)           3617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1045873  RISE       1
\CARD_UART:BUART:tx_state_2\/main_2               macrocell12     2617   3617  1059539  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_2\/clock_0                      macrocell12                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:txn\/q
Path End       : \CARD_UART:BUART:txn\/main_0
Capture Clock  : \CARD_UART:BUART:txn\/clock_0
Path slack     : 1059606p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:txn\/q       macrocell9    1250   1250  1059606  RISE       1
\CARD_UART:BUART:txn\/main_0  macrocell9    2301   3551  1059606  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:txn\/clock_0                             macrocell9                 0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:tx_bitclk\/q
Path End       : \CARD_UART:BUART:tx_state_0\/main_5
Capture Clock  : \CARD_UART:BUART:tx_state_0\/clock_0
Path slack     : 1059654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_bitclk\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1058580  RISE       1
\CARD_UART:BUART:tx_state_0\/main_5  macrocell11   2253   3503  1059654  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:tx_state_0\/clock_0                      macrocell11                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \CARD_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1059673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  1053370  RISE       1
\CARD_UART:BUART:rx_load_fifo\/main_4  macrocell16   2234   3484  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_state_2\/q
Path End       : \CARD_UART:BUART:rx_state_2\/main_4
Capture Clock  : \CARD_UART:BUART:rx_state_2\/clock_0
Path slack     : 1059673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1063157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1053370  RISE       1
\CARD_UART:BUART:rx_state_2\/main_4  macrocell18   2234   3484  1059673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_state_2\/clock_0                      macrocell18                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_load_fifo\/q
Path End       : \CARD_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \CARD_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1060794p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1064737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_load_fifo\/clock_0                    macrocell16                0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1054959  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2692   3942  1060794  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CARD_UART:BUART:rx_status_3\/q
Path End       : \CARD_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \CARD_UART:BUART:sRX:RxSts\/clock
Path slack     : 1061530p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CARD_UART_IntClock:R#1 vs. CARD_UART_IntClock:R#2)   1066667
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1065097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:rx_status_3\/clock_0                     macrocell23                0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\CARD_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  1061530  RISE       1
\CARD_UART:BUART:sRX:RxSts\/status_3  statusicell2   2317   3567  1061530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CARD_UART:BUART:sRX:RxSts\/clock                         statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

