[{"origin":"https://github.com/NVIDIA/aistore","visit":27,"date":"2022-12-09T08:38:02.838871+00:00","status":"full","snapshot":"f542aa19e65d6ddedde79b2e0473b9ce6aa8c62d","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/27/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/f542aa19e65d6ddedde79b2e0473b9ce6aa8c62d/"},{"origin":"https://github.com/NVIDIA/aistore","visit":26,"date":"2022-11-23T01:09:07.030271+00:00","status":"full","snapshot":"045a217c1abe3765d9d4bbc28ffd34398650dd58","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/26/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/045a217c1abe3765d9d4bbc28ffd34398650dd58/"},{"origin":"https://github.com/NVIDIA/aistore","visit":25,"date":"2022-11-11T22:21:54.915108+00:00","status":"full","snapshot":"06b95900735963ebe1011e45a64e1013a6f3d6a9","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/25/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/06b95900735963ebe1011e45a64e1013a6f3d6a9/"},{"origin":"https://github.com/NVIDIA/aistore","visit":24,"date":"2022-10-31T03:16:12.978702+00:00","status":"full","snapshot":"2ec6067fbc5dae549e2e8d759f485414b935ef17","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/24/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/2ec6067fbc5dae549e2e8d759f485414b935ef17/"},{"origin":"https://github.com/NVIDIA/aistore","visit":23,"date":"2022-10-10T20:13:24.145567+00:00","status":"full","snapshot":"f711c43ce9be27e7a6ef92c97f4e5870540d542d","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/23/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/f711c43ce9be27e7a6ef92c97f4e5870540d542d/"},{"origin":"https://github.com/NVIDIA/aistore","visit":22,"date":"2022-09-20T01:38:18.801272+00:00","status":"full","snapshot":"5a589e36f665dac576522d77629c4ac4ff7294a7","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/22/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5a589e36f665dac576522d77629c4ac4ff7294a7/"},{"origin":"https://github.com/NVIDIA/aistore","visit":21,"date":"2022-09-14T05:53:29.371605+00:00","status":"full","snapshot":"4ed8a0b84825f2f806780d2800ca0867e9c3524a","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/21/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/4ed8a0b84825f2f806780d2800ca0867e9c3524a/"},{"origin":"https://github.com/NVIDIA/aistore","visit":20,"date":"2022-09-03T04:17:11.959245+00:00","status":"full","snapshot":"35c914e4063156013e145e46a034c9d7685e31cf","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/20/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/35c914e4063156013e145e46a034c9d7685e31cf/"},{"origin":"https://github.com/NVIDIA/aistore","visit":19,"date":"2022-08-10T08:05:31.110939+00:00","status":"full","snapshot":"904f464e6ffcf07e7e0af81954694e72f7122e45","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/19/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/904f464e6ffcf07e7e0af81954694e72f7122e45/"},{"origin":"https://github.com/NVIDIA/aistore","visit":18,"date":"2022-07-19T10:27:47.351226+00:00","status":"full","snapshot":"22827d567e22232617b30a9828b82c92c10d9b94","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/18/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/22827d567e22232617b30a9828b82c92c10d9b94/"}]
[{"origin":"https://github.com/NVIDIA/aistore","visit":17,"date":"2022-06-29T17:19:22.492989+00:00","status":"full","snapshot":"6868a6e7e7648d174c16d317230a5e50fbcdd5fa","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/17/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/6868a6e7e7648d174c16d317230a5e50fbcdd5fa/"},{"origin":"https://github.com/NVIDIA/aistore","visit":16,"date":"2022-06-05T03:46:05.165281+00:00","status":"full","snapshot":"65e7f0fce84a94849e24ed37312bff46a535f9b1","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/16/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/65e7f0fce84a94849e24ed37312bff46a535f9b1/"},{"origin":"https://github.com/NVIDIA/aistore","visit":15,"date":"2022-05-26T16:10:04.437979+00:00","status":"full","snapshot":"01331c4b15e67e7dc813ff1b24b589d6dec0732f","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/15/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/01331c4b15e67e7dc813ff1b24b589d6dec0732f/"},{"origin":"https://github.com/NVIDIA/aistore","visit":14,"date":"2022-05-05T03:05:56.396785+00:00","status":"full","snapshot":"8dac7d557e7eebc9136347a72012107f76009eaf","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/14/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/8dac7d557e7eebc9136347a72012107f76009eaf/"},{"origin":"https://github.com/NVIDIA/aistore","visit":13,"date":"2022-03-08T07:14:21.070687+00:00","status":"full","snapshot":"4ae6f6eb0387937442ee63d7214df14e9ae27258","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/13/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/4ae6f6eb0387937442ee63d7214df14e9ae27258/"},{"origin":"https://github.com/NVIDIA/aistore","visit":12,"date":"2022-02-14T12:27:11.438484+00:00","status":"full","snapshot":"ec51888eb72e378d9a7bad7ac60c954efbee67da","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/12/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/ec51888eb72e378d9a7bad7ac60c954efbee67da/"},{"origin":"https://github.com/NVIDIA/aistore","visit":11,"date":"2022-02-01T10:52:27.357581+00:00","status":"full","snapshot":"fdcbf9a500ac6fd9c7ed8c7a1816e0fb6690d06e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/11/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/fdcbf9a500ac6fd9c7ed8c7a1816e0fb6690d06e/"},{"origin":"https://github.com/NVIDIA/aistore","visit":10,"date":"2022-01-12T13:36:48.466070+00:00","status":"full","snapshot":"86320896b9685fddca735ea810d9e90e97536ca1","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/10/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/86320896b9685fddca735ea810d9e90e97536ca1/"},{"origin":"https://github.com/NVIDIA/aistore","visit":9,"date":"2021-12-26T12:15:12.769669+00:00","status":"full","snapshot":"5e5e7e554d29e6002d416aa3826a3310c2bc361c","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/9/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5e5e7e554d29e6002d416aa3826a3310c2bc361c/"},{"origin":"https://github.com/NVIDIA/aistore","visit":8,"date":"2021-12-08T08:19:14.304223+00:00","status":"full","snapshot":"8c883a1aefad78526aafde616f677d50e503405e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/8/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/8c883a1aefad78526aafde616f677d50e503405e/"}]
[{"origin":"https://github.com/NVIDIA/aistore","visit":7,"date":"2021-11-28T16:16:59.866942+00:00","status":"full","snapshot":"df6d361a6b4459329fa5587ea3d7f8cde67c1b12","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/7/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/df6d361a6b4459329fa5587ea3d7f8cde67c1b12/"},{"origin":"https://github.com/NVIDIA/aistore","visit":6,"date":"2021-11-10T03:02:44.317824+00:00","status":"full","snapshot":"79b07bdac5aa6e84be5817c13bd15b43035f9653","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/79b07bdac5aa6e84be5817c13bd15b43035f9653/"},{"origin":"https://github.com/NVIDIA/aistore","visit":5,"date":"2021-09-21T11:42:28.766708+00:00","status":"full","snapshot":"a24e6e1dc5c2eea590b790b06cd26947627a88f7","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/a24e6e1dc5c2eea590b790b06cd26947627a88f7/"},{"origin":"https://github.com/NVIDIA/aistore","visit":4,"date":"2021-08-10T10:57:20.491006+00:00","status":"full","snapshot":"0f7659cdccd72b580fb9fe2b5dfccdd2d0680127","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0f7659cdccd72b580fb9fe2b5dfccdd2d0680127/"},{"origin":"https://github.com/NVIDIA/aistore","visit":3,"date":"2021-07-24T07:20:48.991244+00:00","status":"full","snapshot":"a582e7065c0ae9ed47d4b6bdde6c7a97612d12ce","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/a582e7065c0ae9ed47d4b6bdde6c7a97612d12ce/"},{"origin":"https://github.com/NVIDIA/aistore","visit":2,"date":"2021-06-28T09:19:24.151133+00:00","status":"full","snapshot":"96add31ee3675e49475115ba96d64a351d7efd64","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/96add31ee3675e49475115ba96d64a351d7efd64/"},{"origin":"https://github.com/NVIDIA/aistore","visit":1,"date":"2020-12-29T01:03:07.784721+00:00","status":"full","snapshot":"4e50ae6371fbe1dc228a36cc944f94eb1e3d143a","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/aistore/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/4e50ae6371fbe1dc228a36cc944f94eb1e3d143a/"}]
