{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1732866940605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1732866940605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:25:40 2024 " "Processing started: Fri Nov 29 11:25:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1732866940605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1732866940605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1732866940605 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1732866941011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file one_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_pulser " "Found entity 1: one_pulser" {  } { { "one_pulser.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/one_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter " "Found entity 1: UpCounter" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/up_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_s_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_s_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_s_complement " "Found entity 1: two_s_complement" {  } { { "two_s_complement.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/two_s_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/two_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_to_two_s_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_to_two_s_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_to_two_s_comp " "Found entity 1: sign_to_two_s_comp" {  } { { "sign_to_two_s_comp.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sign_to_two_s_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941120 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShiftRegister.v(9) " "Verilog HDL information at ShiftRegister.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ShiftRegister.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ShiftRegister.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1732866941120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX8.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941120 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1732866941136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "messageprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file messageprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 MessageProcess " "Found entity 1: MessageProcess" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivhl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdivhl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivHL " "Found entity 1: FreqDivHL" {  } { { "FreqDivHL.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FreqDivHL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalmodulation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalmodulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalModulation " "Found entity 1: DigitalModulation" {  } { { "DigitalModulation.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_pwm " "Found entity 1: dac_pwm" {  } { { "dac_pwm.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/dac_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "fifo1.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941167 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UpCounter UpCounter.v(3) " "Verilog HDL Parameter Declaration warning at UpCounter.v(3): Parameter Declaration in module \"UpCounter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1732866941167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalModulation " "Elaborating entity \"DigitalModulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1732866941214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_pwm dac_pwm:inst7 " "Elaborating entity \"dac_pwm\" for hierarchy \"dac_pwm:inst7\"" {  } { { "DigitalModulation.bdf" "inst7" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 80 1064 1256 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 MUX8:inst9 " "Elaborating entity \"MUX8\" for hierarchy \"MUX8:inst9\"" {  } { { "DigitalModulation.bdf" "inst9" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 184 800 976 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageProcess MessageProcess:inst6 " "Elaborating entity \"MessageProcess\" for hierarchy \"MessageProcess:inst6\"" {  } { { "DigitalModulation.bdf" "inst6" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { -24 456 624 88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(30) " "Verilog HDL assignment warning at MessageProcess.v(30): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941229 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(35) " "Verilog HDL assignment warning at MessageProcess.v(35): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941229 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(37) " "Verilog HDL assignment warning at MessageProcess.v(37): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941229 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(38) " "Verilog HDL assignment warning at MessageProcess.v(38): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941229 "|DigitalModulation|MessageProcess:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister MessageProcess:inst6\|ShiftRegister:MSG_REG " "Elaborating entity \"ShiftRegister\" for hierarchy \"MessageProcess:inst6\|ShiftRegister:MSG_REG\"" {  } { { "MessageProcess.v" "MSG_REG" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineMaker " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineMaker\"" {  } { { "MessageProcess.v" "SineMaker" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941245 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineMaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineCounter " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineCounter\"" {  } { { "MessageProcess.v" "SineCounter" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941245 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:frq1 " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:frq1\"" {  } { { "DigitalModulation.bdf" "frq1" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 104 96 240 248 "frq1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FrequencyDivider.v(20) " "Verilog HDL assignment warning at FrequencyDivider.v(20): truncated value with size 32 to match size of target (9)" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941245 "|DigitalModulation|FrequencyDivider:frq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivHL FreqDivHL:inst5 " "Elaborating entity \"FreqDivHL\" for hierarchy \"FreqDivHL:inst5\"" {  } { { "DigitalModulation.bdf" "inst5" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 384 -232 -112 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1 fifo1:inst " "Elaborating entity \"fifo1\" for hierarchy \"fifo1:inst\"" {  } { { "DigitalModulation.bdf" "inst" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { -24 -296 -120 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo1:inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\"" {  } { { "fifo1.v" "scfifo_component" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo1:inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo1:inst\|scfifo:scfifo_component\"" {  } { { "fifo1.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1732866941338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo1:inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo1:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732866941338 ""}  } { { "fifo1.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1732866941338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s931 " "Found entity 1: scfifo_s931" {  } { { "db/scfifo_s931.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/scfifo_s931.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s931 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated " "Elaborating entity \"scfifo_s931\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3g31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3g31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3g31 " "Found entity 1: a_dpfifo_3g31" {  } { { "db/a_dpfifo_3g31.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3g31 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo " "Elaborating entity \"a_dpfifo_3g31\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\"" {  } { { "db/scfifo_s931.tdf" "dpfifo" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/scfifo_s931.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_3g31.tdf" "fifo_state" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oj7 " "Found entity 1: cntr_oj7" {  } { { "db/cntr_oj7.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/cntr_oj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oj7 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw " "Elaborating entity \"cntr_oj7\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ot01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ot01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ot01 " "Found entity 1: dpram_ot01" {  } { { "db/dpram_ot01.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/dpram_ot01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ot01 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram " "Elaborating entity \"dpram_ot01\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram\"" {  } { { "db/a_dpfifo_3g31.tdf" "FIFOram" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orj1 " "Found entity 1: altsyncram_orj1" {  } { { "db/altsyncram_orj1.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/altsyncram_orj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_orj1 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram\|altsyncram_orj1:altsyncram2 " "Elaborating entity \"altsyncram_orj1\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram\|altsyncram_orj1:altsyncram2\"" {  } { { "db/dpram_ot01.tdf" "altsyncram2" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/dpram_ot01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjb " "Found entity 1: cntr_cjb" {  } { { "db/cntr_cjb.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/cntr_cjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732866941760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732866941760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjb fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|cntr_cjb:rd_ptr_count " "Elaborating entity \"cntr_cjb\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|cntr_cjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_3g31.tdf" "rd_ptr_count" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_pulser one_pulser:inst11 " "Elaborating entity \"one_pulser\" for hierarchy \"one_pulser:inst11\"" {  } { { "DigitalModulation.bdf" "inst11" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 56 -640 -488 168 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:inst8 " "Elaborating entity \"DDS\" for hierarchy \"DDS:inst8\"" {  } { { "DigitalModulation.bdf" "inst8" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 184 488 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator DDS:inst8\|phase_accumulator:PA " "Elaborating entity \"phase_accumulator\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\"" {  } { { "DDS.v" "PA" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter DDS:inst8\|phase_accumulator:PA\|up_counter:UC1 " "Elaborating entity \"up_counter\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\"" {  } { { "phase_accumulator.v" "UC1" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/phase_accumulator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(14) " "Verilog HDL assignment warning at up_counter.v(14): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/up_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941775 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(16) " "Verilog HDL assignment warning at up_counter.v(16): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/up_counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941775 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_s_complement DDS:inst8\|two_s_complement:compl1 " "Elaborating entity \"two_s_complement\" for hierarchy \"DDS:inst8\|two_s_complement:compl1\"" {  } { { "DDS.v" "compl1" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 two_s_complement.v(4) " "Verilog HDL assignment warning at two_s_complement.v(4): truncated value with size 32 to match size of target (6)" {  } { { "two_s_complement.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/two_s_complement.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941775 "|DigitalModulation|DDS:inst8|two_s_complement:compl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux1 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux1\"" {  } { { "DDS.v" "mux1" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DDS:inst8\|ROM:sine_ROM " "Elaborating entity \"ROM\" for hierarchy \"DDS:inst8\|ROM:sine_ROM\"" {  } { { "DDS.v" "sine_ROM" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941791 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LUT ROM.v(4) " "Verilog HDL warning at ROM.v(4): object LUT used but never assigned" {  } { { "ROM.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ROM.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1732866941791 "|DigitalModulation|DDS:inst8|ROM:sine_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux2 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux2\"" {  } { { "DDS.v" "mux2" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_to_two_s_comp DDS:inst8\|sign_to_two_s_comp:compl2 " "Elaborating entity \"sign_to_two_s_comp\" for hierarchy \"DDS:inst8\|sign_to_two_s_comp:compl2\"" {  } { { "DDS.v" "compl2" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sign_to_two_s_comp.v(7) " "Verilog HDL assignment warning at sign_to_two_s_comp.v(7): truncated value with size 32 to match size of target (8)" {  } { { "sign_to_two_s_comp.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sign_to_two_s_comp.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732866941791 "|DigitalModulation|DDS:inst8|sign_to_two_s_comp:compl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst4 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst4\"" {  } { { "DigitalModulation.bdf" "inst4" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 232 320 464 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732866941791 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX:inst4\|OUT " "Found clock multiplexer MUX:inst4\|OUT" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1732866941916 "|DigitalModulation|MUX:inst4|OUT"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1732866941916 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DDS:inst8\|ROM:sine_ROM\|LUT " "RAM logic \"DDS:inst8\|ROM:sine_ROM\|LUT\" is uninferred due to asynchronous read logic" {  } { { "ROM.v" "LUT" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ROM.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1732866941994 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1732866941994 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "192 256 0 1 1 " "192 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64 255 " "Addresses ranging from 64 to 255 are not initialized" {  } { { "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1 1732866941994 ""}  } { { "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1 1732866941994 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1 1732866941994 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1732866943054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 2/Desktop/dld_lab_4/output_files/DigitalModulation.map.smsg " "Generated suppressed messages file C:/Users/DLD lab 2/Desktop/dld_lab_4/output_files/DigitalModulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1732866943101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1732866943242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1732866943242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1732866943304 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1732866943304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1732866943304 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1732866943304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1732866943304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1732866943320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:25:43 2024 " "Processing ended: Fri Nov 29 11:25:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1732866943320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1732866943320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1732866943320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732866943320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1732866944396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1732866944396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:25:44 2024 " "Processing started: Fri Nov 29 11:25:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1732866944396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1732866944396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1732866944396 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1732866944536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalModulation EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DigitalModulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1732866944552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1732866944599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1732866944599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1732866944739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1732866944755 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1732866945129 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1732866945129 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1732866945129 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1732866945129 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 508 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1732866945129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 509 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1732866945129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 510 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1732866945129 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1732866945129 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1732866945129 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 18 " "No exact pin location assignment(s) for 1 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid " "Pin valid not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { valid } } } { "DigitalModulation.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { -128 648 824 -112 "valid" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1732866945238 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1732866945238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalModulation.sdc " "Synopsys Design Constraints File file not found: 'DigitalModulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1732866945301 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1732866945316 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1732866945316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[1\] " "Destination node FrequencyDivider:frq1\|cnt\[1\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[2\] " "Destination node FrequencyDivider:frq1\|cnt\[2\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[3\] " "Destination node FrequencyDivider:frq1\|cnt\[3\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[4\] " "Destination node FrequencyDivider:frq1\|cnt\[4\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[5\] " "Destination node FrequencyDivider:frq1\|cnt\[5\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[6\] " "Destination node FrequencyDivider:frq1\|cnt\[6\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[7\] " "Destination node FrequencyDivider:frq1\|cnt\[7\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|cnt\[8\] " "Destination node FrequencyDivider:frq1\|cnt\[8\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq2\|cnt\[0\] " "Destination node FrequencyDivider:frq2\|cnt\[0\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq2|cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq2\|cnt\[1\] " "Destination node FrequencyDivider:frq2\|cnt\[1\]" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq2|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1732866945332 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1732866945332 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DigitalModulation.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { -96 -952 -784 -80 "clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1732866945332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FrequencyDivider:frq1\|WideAnd0  " "Automatically promoted node FrequencyDivider:frq1\|WideAnd0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MessageProcess:inst6\|ShiftRegister:MSG_REG\|register\[8\] " "Destination node MessageProcess:inst6\|ShiftRegister:MSG_REG\|register\[8\]" {  } { { "ShiftRegister.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ShiftRegister.v" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MessageProcess:inst6|ShiftRegister:MSG_REG|register[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX:inst4\|OUT " "Destination node MUX:inst4\|OUT" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 3 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX:inst4|OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:frq1\|always0~0 " "Destination node FrequencyDivider:frq1\|always0~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1732866945332 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1732866945332 ""}  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 24 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:frq1|WideAnd0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1732866945332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX:inst4\|OUT  " "Automatically promoted node MUX:inst4\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1732866945332 ""}  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 3 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX:inst4|OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1732866945332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1732866945332 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "DigitalModulation.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 464 -936 -768 480 "rst" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1732866945332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1732866945426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1732866945441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1732866945441 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1732866945441 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1732866945441 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1732866945441 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1732866945441 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1732866945441 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1732866945441 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1732866945441 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1732866945457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1732866947110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1732866947251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1732866947251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1732866948062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1732866948062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1732866948468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/DLD lab 2/Desktop/dld_lab_4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1732866949404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1732866949404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1732866950184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1732866950184 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1732866950184 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1732866950199 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1732866950199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full_LED 0 " "Pin \"full_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1732866950199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty_LED 0 " "Pin \"empty_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1732866950199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valid 0 " "Pin \"valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1732866950199 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1732866950199 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1732866950355 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1732866950371 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1732866950542 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1732866950823 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1732866950823 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1732866950917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 2/Desktop/dld_lab_4/output_files/DigitalModulation.fit.smsg " "Generated suppressed messages file C:/Users/DLD lab 2/Desktop/dld_lab_4/output_files/DigitalModulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1732866951026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1732866951244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:25:51 2024 " "Processing ended: Fri Nov 29 11:25:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1732866951244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1732866951244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1732866951244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732866951244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1732866952321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1732866952321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:25:52 2024 " "Processing started: Fri Nov 29 11:25:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1732866952321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1732866952321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1732866952321 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1732866953420 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1732866953467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1732866953966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:25:53 2024 " "Processing ended: Fri Nov 29 11:25:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1732866953966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1732866953966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1732866953966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732866953966 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1732866954609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1732866955170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1732866955170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:25:54 2024 " "Processing started: Fri Nov 29 11:25:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1732866955170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1732866955170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalModulation -c DigitalModulation " "Command: quartus_sta DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1732866955170 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1732866955248 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1732866955404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1732866955451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1732866955451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalModulation.sdc " "Synopsys Design Constraints File file not found: 'DigitalModulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1732866955575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1732866955575 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1732866955591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider:frq1\|cnt\[0\] FrequencyDivider:frq1\|cnt\[0\] " "create_clock -period 1.000 -name FrequencyDivider:frq1\|cnt\[0\] FrequencyDivider:frq1\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1732866955591 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1732866955591 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1732866955591 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1732866955591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1732866955607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.042 " "Worst-case setup slack is -11.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.042      -100.823 clk  " "  -11.042      -100.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.935       -63.208 FrequencyDivider:frq1\|cnt\[0\]  " "   -3.935       -63.208 FrequencyDivider:frq1\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1732866955607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.937 " "Worst-case hold slack is -1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937       -14.511 clk  " "   -1.937       -14.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 FrequencyDivider:frq1\|cnt\[0\]  " "    0.445         0.000 FrequencyDivider:frq1\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1732866955607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1732866955607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1732866955622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -123.131 clk  " "   -2.064      -123.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -42.770 FrequencyDivider:frq1\|cnt\[0\]  " "   -0.611       -42.770 FrequencyDivider:frq1\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1732866955622 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1732866955685 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1732866955700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1732866955716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.298 " "Worst-case setup slack is -3.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298       -16.260 clk  " "   -3.298       -16.260 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468        -8.803 FrequencyDivider:frq1\|cnt\[0\]  " "   -1.468        -8.803 FrequencyDivider:frq1\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1732866955731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.497 " "Worst-case hold slack is -1.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497        -9.232 clk  " "   -1.497        -9.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 FrequencyDivider:frq1\|cnt\[0\]  " "    0.215         0.000 FrequencyDivider:frq1\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1732866955731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1732866955731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1732866955747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627       -98.698 clk  " "   -1.627       -98.698 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -35.000 FrequencyDivider:frq1\|cnt\[0\]  " "   -0.500       -35.000 FrequencyDivider:frq1\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1732866955747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1732866955747 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1732866955825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1732866955856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1732866955856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1732866955950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:25:55 2024 " "Processing ended: Fri Nov 29 11:25:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1732866955950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1732866955950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1732866955950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732866955950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1732866957058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1732866957058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:25:56 2024 " "Processing started: Fri Nov 29 11:25:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1732866957058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1732866957058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1732866957058 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DigitalModulation.vho\", \"DigitalModulation_fast.vho DigitalModulation_vhd.sdo DigitalModulation_vhd_fast.sdo C:/Users/DLD lab 2/Desktop/dld_lab_4/simulation/modelsim/ simulation " "Generated files \"DigitalModulation.vho\", \"DigitalModulation_fast.vho\", \"DigitalModulation_vhd.sdo\" and \"DigitalModulation_vhd_fast.sdo\" in directory \"C:/Users/DLD lab 2/Desktop/dld_lab_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1732866957579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1732866957626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:25:57 2024 " "Processing ended: Fri Nov 29 11:25:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1732866957626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1732866957626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1732866957626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732866957626 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732866958262 ""}
