// Seed: 3747910931
module module_0 (
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    output id_9,
    inout logic id_10,
    input id_11,
    input logic id_12,
    output id_13,
    input logic id_14,
    output logic id_15,
    output id_16,
    input logic id_17,
    output id_18,
    output id_19,
    input logic id_20,
    output logic id_21,
    output logic id_22,
    input id_23
);
  logic id_24;
  always begin
    begin
      id_20 = 1'b0;
      begin
        id_8 = "";
      end
    end
  end
  logic id_25;
endmodule : id_26
module module_1 ();
  assign id_1[1] = 1;
  assign id_1 = 1 < 1;
  logic id_2;
  logic id_3;
  type_6(
      1 == 1, id_1
  );
  assign id_3 = 1;
  type_7 id_4 (
      .id_0(id_3),
      .id_1(id_2#(.id_2(id_2), .id_3(1 & id_2))),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_1),
      .id_7(1'b0),
      .id_8(id_1),
      .id_9("")
  );
  always id_3 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_6 = {1{id_5}};
  genvar id_7;
endmodule
