

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2_Pipeline_1'
================================================================
* Date:           Wed Nov  1 04:14:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2314|     2314|  23.140 us|  23.140 us|  2314|  2314|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2312|     2312|         1|          1|          1|  2312|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|     65|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_74_fu_58_p2       |         +|   0|  0|  19|          12|           1|
    |exitcond13912_fu_52_p2  |      icmp|   0|  0|  19|          12|          12|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  38|          24|          13|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   12|         24|
    |empty_fu_26              |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_26  |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  load_buffer_tile_c2_Pipeline_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  load_buffer_tile_c2_Pipeline_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  load_buffer_tile_c2_Pipeline_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  load_buffer_tile_c2_Pipeline_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  load_buffer_tile_c2_Pipeline_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  load_buffer_tile_c2_Pipeline_1|  return value|
|input_fm_buffer_1_address0  |  out|   12|   ap_memory|               input_fm_buffer_1|         array|
|input_fm_buffer_1_ce0       |  out|    1|   ap_memory|               input_fm_buffer_1|         array|
|input_fm_buffer_1_we0       |  out|    1|   ap_memory|               input_fm_buffer_1|         array|
|input_fm_buffer_1_d0        |  out|   32|   ap_memory|               input_fm_buffer_1|         array|
+----------------------------+-----+-----+------------+--------------------------------+--------------+

