#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x558f0151a470 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x558f015acb50 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x558f0168f890_0 .var "Clk", 0 0;
v0x558f0168f950_0 .var "Reset", 0 0;
v0x558f0168fa10_0 .var "Start", 0 0;
v0x558f0168fab0_0 .var "address", 26 0;
v0x558f0168fb50_0 .var/i "counter", 31 0;
v0x558f0168fc30_0 .net "cpu_mem_addr", 31 0, L_0x558f016a4d00;  1 drivers
v0x558f0168fcf0_0 .net "cpu_mem_data", 255 0, L_0x558f016a4e30;  1 drivers
v0x558f0168fdb0_0 .net "cpu_mem_enable", 0 0, L_0x558f016a47d0;  1 drivers
v0x558f0168fe50_0 .net "cpu_mem_write", 0 0, L_0x558f016a4f30;  1 drivers
v0x558f0168ff80_0 .var "flag", 0 0;
v0x558f01690040_0 .var/i "i", 31 0;
v0x558f01690120_0 .var "index", 3 0;
v0x558f01690200_0 .var/i "j", 31 0;
v0x558f016902e0_0 .net "mem_cpu_ack", 0 0, L_0x558f016a8c00;  1 drivers
v0x558f01690380_0 .net "mem_cpu_data", 255 0, v0x558f0168ef60_0;  1 drivers
v0x558f01690440_0 .var/i "outfile", 31 0;
v0x558f01690520_0 .var/i "outfile2", 31 0;
v0x558f01690710_0 .var "tag", 24 0;
S_0x558f0161d380 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x558f0151a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
    .port_info 9 /NODIR 0 "";
v0x558f0168a040_0 .net "ALUCtrl", 3 0, v0x558f0162d8e0_0;  1 drivers
v0x558f0168a120_0 .net "ALU_Res", 31 0, v0x558f0162e210_0;  1 drivers
v0x558f0168a230_0 .net "CacheCtrl_MEMWB_Data", 31 0, L_0x558f016a3eb0;  1 drivers
v0x558f0168a320_0 .net "CacheCtrl_Stall", 0 0, L_0x558f016a3df0;  1 drivers
v0x558f0168a3c0_0 .net "Ctrl_ALUOp", 1 0, v0x558f01671260_0;  1 drivers
v0x558f0168a520_0 .net "Ctrl_ALUSrc", 0 0, v0x558f01671360_0;  1 drivers
v0x558f0168a610_0 .net "Ctrl_Branch", 0 0, v0x558f01671420_0;  1 drivers
v0x558f0168a700_0 .net "Ctrl_MemRead", 0 0, v0x558f01671520_0;  1 drivers
v0x558f0168a7f0_0 .net "Ctrl_MemWrite", 0 0, v0x558f016715c0_0;  1 drivers
v0x558f0168a920_0 .net "Ctrl_MemtoReg", 0 0, v0x558f016716b0_0;  1 drivers
v0x558f0168aa10_0 .net "Ctrl_RegWrite", 0 0, v0x558f01671910_0;  1 drivers
v0x558f0168ab00_0 .net "EXMEM_ALU_Res", 31 0, v0x558f01677fd0_0;  1 drivers
v0x558f0168abc0_0 .net "EXMEM_MemRead", 0 0, v0x558f01678160_0;  1 drivers
v0x558f0168acb0_0 .net "EXMEM_MemWrite", 0 0, v0x558f016784e0_0;  1 drivers
v0x558f0168ada0_0 .net "EXMEM_MemWrite_Data", 31 0, v0x558f01678340_0;  1 drivers
v0x558f0168aeb0_0 .net "EXMEM_MemtoReg", 0 0, v0x558f01678660_0;  1 drivers
v0x558f0168afa0_0 .net "EXMEM_RDaddr", 4 0, v0x558f016787e0_0;  1 drivers
v0x558f0168b060_0 .net "EXMEM_RegWrite", 0 0, v0x558f01678920_0;  1 drivers
v0x558f0168b100_0 .net "Equal_Res", 0 0, L_0x558f016a0b00;  1 drivers
v0x558f0168b1f0_0 .net "Flush", 0 0, L_0x558f01627d00;  1 drivers
v0x558f0168b290_0 .net "ForwardA_MUX_Res", 31 0, L_0x558f016a3240;  1 drivers
v0x558f0168b3a0_0 .net "ForwardB_MUX_Res", 31 0, v0x558f01673020_0;  1 drivers
v0x558f0168b460_0 .net "Forward_A", 1 0, L_0x558f016a3160;  1 drivers
v0x558f0168b570_0 .net "Forward_B", 1 0, L_0x558f016a31d0;  1 drivers
v0x558f0168b680_0 .net "IDEX_ALUOp", 1 0, v0x558f01679360_0;  1 drivers
v0x558f0168b790_0 .net "IDEX_ALUSrc", 0 0, v0x558f01679530_0;  1 drivers
v0x558f0168b880_0 .net "IDEX_MemRead", 0 0, v0x558f016796f0_0;  1 drivers
v0x558f0168b920_0 .net "IDEX_MemWrite", 0 0, v0x558f01679880_0;  1 drivers
v0x558f0168ba10_0 .net "IDEX_MemtoReg", 0 0, v0x558f01679a20_0;  1 drivers
v0x558f0168bb00_0 .net "IDEX_RDaddr", 4 0, v0x558f01679b90_0;  1 drivers
v0x558f0168bbc0_0 .net "IDEX_RS1Addr", 4 0, v0x558f01679cd0_0;  1 drivers
v0x558f0168bcd0_0 .net "IDEX_RS1Data", 31 0, v0x558f01679e40_0;  1 drivers
v0x558f0168bde0_0 .net "IDEX_RS2Addr", 4 0, v0x558f0167a0c0_0;  1 drivers
v0x558f0168c100_0 .net "IDEX_RS2Data", 31 0, v0x558f0167a260_0;  1 drivers
v0x558f0168c210_0 .net "IDEX_RegWrite", 0 0, v0x558f0167a400_0;  1 drivers
v0x558f0168c300_0 .net "IDEX_SignExtend_Res", 31 0, v0x558f0167a570_0;  1 drivers
v0x558f0168c410_0 .net "IDEX_funct", 9 0, v0x558f0167a7d0_0;  1 drivers
v0x558f0168c520_0 .net "IFID_PC", 31 0, v0x558f0167b5a0_0;  1 drivers
v0x558f0168c630_0 .net "IFID_instr", 31 0, v0x558f0167b410_0;  1 drivers
v0x558f0168c740_0 .net "MEMWB_ALU_Res", 31 0, v0x558f0167bc50_0;  1 drivers
v0x558f0168c850_0 .net "MEMWB_MemRead_Data", 31 0, v0x558f0167be10_0;  1 drivers
v0x558f0168c960_0 .net "MEMWB_MemtoReg", 0 0, v0x558f0167bff0_0;  1 drivers
v0x558f0168ca50_0 .net "MEMWB_RDaddr", 4 0, v0x558f0167c1b0_0;  1 drivers
v0x558f0168cb10_0 .net "MEMWB_RegWrite", 0 0, v0x558f0167c2f0_0;  1 drivers
v0x558f0168cbb0_0 .net "MUX_ALUSrc_Res", 31 0, L_0x558f016a1180;  1 drivers
v0x558f0168ccc0_0 .net "MUX_MemtoReg_Res", 31 0, L_0x558f016a14e0;  1 drivers
v0x558f0168cd80_0 .net "MUX_PC_Res", 31 0, L_0x558f016a1840;  1 drivers
v0x558f0168ce40_0 .net "NoOp", 0 0, v0x558f01674580_0;  1 drivers
v0x558f0168cf30_0 .net "PCWrite", 0 0, v0x558f01674670_0;  1 drivers
v0x558f0168d020_0 .net "PC_branch", 31 0, L_0x558f016a08a0;  1 drivers
v0x558f0168d130_0 .net "PC_four", 31 0, L_0x558f016907f0;  1 drivers
v0x558f0168d240_0 .net "PC_now", 31 0, v0x558f01677690_0;  1 drivers
v0x558f0168d390_0 .net "RS1Data", 31 0, L_0x558f016a22f0;  1 drivers
v0x558f0168d450_0 .net "RS2Data", 31 0, L_0x558f016a2cb0;  1 drivers
v0x558f0168d510_0 .net "ShiftLeft_Res", 31 0, L_0x558f016a1b80;  1 drivers
v0x558f0168d5d0_0 .net "SignExtend_Res", 31 0, v0x558f0167ee20_0;  1 drivers
v0x558f0168d690_0 .net "Stall", 0 0, v0x558f016749f0_0;  1 drivers
v0x558f0168d780_0 .net *"_ivl_13", 6 0, L_0x558f016a3460;  1 drivers
v0x558f0168d860_0 .net *"_ivl_15", 2 0, L_0x558f016a3650;  1 drivers
v0x558f0168d940_0 .net "clk_i", 0 0, v0x558f0168f890_0;  1 drivers
v0x558f0168d9e0_0 .net "instr", 31 0, L_0x558f01664e90;  1 drivers
v0x558f0168daf0_0 .net "mem_ack_i", 0 0, L_0x558f016a8c00;  alias, 1 drivers
v0x558f0168db90_0 .net "mem_addr_o", 31 0, L_0x558f016a4d00;  alias, 1 drivers
v0x558f0168dc30_0 .net "mem_data_i", 255 0, v0x558f0168ef60_0;  alias, 1 drivers
v0x558f0168dcd0_0 .net "mem_data_o", 255 0, L_0x558f016a4e30;  alias, 1 drivers
v0x558f0168dd70_0 .net "mem_enable_o", 0 0, L_0x558f016a47d0;  alias, 1 drivers
v0x558f0168de10_0 .net "mem_write_o", 0 0, L_0x558f016a4f30;  alias, 1 drivers
v0x558f0168deb0_0 .net "rst_i", 0 0, v0x558f0168f950_0;  1 drivers
v0x558f0168df50_0 .net "start_i", 0 0, v0x558f0168fa10_0;  1 drivers
L_0x558f016a2e60 .part v0x558f0167b410_0, 15, 5;
L_0x558f016a2f00 .part v0x558f0167b410_0, 20, 5;
L_0x558f016a30c0 .part v0x558f0167b410_0, 0, 7;
L_0x558f016a3320 .part v0x558f0167b410_0, 15, 5;
L_0x558f016a33c0 .part v0x558f0167b410_0, 20, 5;
L_0x558f016a3460 .part v0x558f0167b410_0, 25, 7;
L_0x558f016a3650 .part v0x558f0167b410_0, 12, 3;
L_0x558f016a36f0 .concat [ 3 7 0 0], L_0x558f016a3650, L_0x558f016a3460;
L_0x558f016a37e0 .part v0x558f0167b410_0, 7, 5;
L_0x558f016a3880 .part v0x558f0167b410_0, 15, 5;
L_0x558f016a3980 .part v0x558f0167b410_0, 20, 5;
S_0x558f0161d6f0 .scope module, "ALU" "ALU" 3 167, 4 13 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x558f0163b840_0 .net "ALUCtrl_i", 3 0, v0x558f0162d8e0_0;  alias, 1 drivers
v0x558f01633a60_0 .net "data1_i", 31 0, L_0x558f016a3240;  alias, 1 drivers
v0x558f01633130_0 .net "data2_i", 31 0, L_0x558f016a1180;  alias, 1 drivers
v0x558f0162e210_0 .var "data_o", 31 0;
E_0x558f01526130 .event edge, v0x558f0163b840_0, v0x558f01633130_0, v0x558f01633a60_0;
S_0x558f0161d9e0 .scope module, "ALU_Control" "ALU_Control" 3 174, 5 17 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x558f0162d8e0_0 .var "ALUCtrl_o", 3 0;
v0x558f01627da0_0 .net "ALUOp_i", 1 0, v0x558f01679360_0;  alias, 1 drivers
v0x558f01627500_0 .net "funct_i", 9 0, v0x558f0167a7d0_0;  alias, 1 drivers
E_0x558f0150b680 .event edge, v0x558f01627da0_0, v0x558f01627500_0;
S_0x558f0161efa0 .scope module, "Add_Branch" "Adder" 3 111, 6 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x558f01670620_0 .net "data1_in", 31 0, L_0x558f016a1b80;  alias, 1 drivers
v0x558f01670700_0 .net "data2_in", 31 0, v0x558f0167b5a0_0;  alias, 1 drivers
v0x558f016707e0_0 .net "data_o", 31 0, L_0x558f016a08a0;  alias, 1 drivers
L_0x558f016a08a0 .arith/sum 32, L_0x558f016a1b80, v0x558f0167b5a0_0;
S_0x558f01620ef0 .scope module, "Add_PC" "Adder" 3 105, 6 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x558f016709c0_0 .net "data1_in", 31 0, v0x558f01677690_0;  alias, 1 drivers
L_0x7f8af21fb018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558f01670ac0_0 .net "data2_in", 31 0, L_0x7f8af21fb018;  1 drivers
v0x558f01670ba0_0 .net "data_o", 31 0, L_0x558f016907f0;  alias, 1 drivers
L_0x558f016907f0 .arith/sum 32, v0x558f01677690_0, L_0x7f8af21fb018;
S_0x558f016212d0 .scope module, "And" "AND" 3 117, 7 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x558f01627d00 .functor AND 1, v0x558f01671420_0, L_0x558f016a0b00, C4<1>, C4<1>;
v0x558f01670e00_0 .net "data1_in", 0 0, v0x558f01671420_0;  alias, 1 drivers
v0x558f01670ee0_0 .net "data2_in", 0 0, L_0x558f016a0b00;  alias, 1 drivers
v0x558f01670fa0_0 .net "data_o", 0 0, L_0x558f01627d00;  alias, 1 drivers
S_0x558f01621a60 .scope module, "Control" "Control" 3 191, 8 11 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x558f01671260_0 .var "ALUOp_o", 1 0;
v0x558f01671360_0 .var "ALUSrc_o", 0 0;
v0x558f01671420_0 .var "Branch_o", 0 0;
v0x558f01671520_0 .var "MemRead_o", 0 0;
v0x558f016715c0_0 .var "MemWrite_o", 0 0;
v0x558f016716b0_0 .var "MemtoReg_o", 0 0;
v0x558f01671770_0 .net "NoOp_i", 0 0, v0x558f01674580_0;  alias, 1 drivers
v0x558f01671830_0 .net "Op_i", 6 0, L_0x558f016a30c0;  1 drivers
v0x558f01671910_0 .var "RegWrite_o", 0 0;
E_0x558f016663f0 .event edge, v0x558f01671830_0, v0x558f01671770_0;
S_0x558f01671af0 .scope module, "Equal" "Equal" 3 123, 9 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x558f01671cf0_0 .net *"_ivl_0", 0 0, L_0x558f016a0940;  1 drivers
L_0x7f8af21fb060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558f01671dd0_0 .net/2u *"_ivl_2", 0 0, L_0x7f8af21fb060;  1 drivers
L_0x7f8af21fb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01671eb0_0 .net/2u *"_ivl_4", 0 0, L_0x7f8af21fb0a8;  1 drivers
v0x558f01671f70_0 .net "data1_in", 31 0, L_0x558f016a22f0;  alias, 1 drivers
v0x558f01672050_0 .net "data2_in", 31 0, L_0x558f016a2cb0;  alias, 1 drivers
v0x558f01672180_0 .net "data_o", 0 0, L_0x558f016a0b00;  alias, 1 drivers
L_0x558f016a0940 .cmp/eq 32, L_0x558f016a22f0, L_0x558f016a2cb0;
L_0x558f016a0b00 .functor MUXZ 1, L_0x7f8af21fb0a8, L_0x7f8af21fb060, L_0x558f016a0940, C4<>;
S_0x558f01672280 .scope module, "ForwardA_MUX" "MUX32_4i" 3 214, 10 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Res_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x558f016a3240 .functor BUFZ 32, v0x558f01672790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558f016724c0_0 .net "EXRS_Data_in", 31 0, v0x558f01679e40_0;  alias, 1 drivers
v0x558f016725c0_0 .net "Forward_in", 1 0, L_0x558f016a3160;  alias, 1 drivers
v0x558f016726a0_0 .net "MEM_ALU_Res_in", 31 0, v0x558f01677fd0_0;  alias, 1 drivers
v0x558f01672790_0 .var "MUX_Res", 31 0;
v0x558f01672870_0 .net "MUX_Res_o", 31 0, L_0x558f016a3240;  alias, 1 drivers
v0x558f01672980_0 .net "WB_WriteData_in", 31 0, L_0x558f016a14e0;  alias, 1 drivers
E_0x558f01667dc0 .event edge, v0x558f01672980_0, v0x558f016726a0_0, v0x558f016724c0_0, v0x558f016725c0_0;
S_0x558f01672b10 .scope module, "ForwardB_MUX" "MUX32_4i" 3 222, 10 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Res_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x558f01672d40_0 .net "EXRS_Data_in", 31 0, v0x558f0167a260_0;  alias, 1 drivers
v0x558f01672e40_0 .net "Forward_in", 1 0, L_0x558f016a31d0;  alias, 1 drivers
v0x558f01672f20_0 .net "MEM_ALU_Res_in", 31 0, v0x558f01677fd0_0;  alias, 1 drivers
v0x558f01673020_0 .var "MUX_Res", 31 0;
v0x558f016730e0_0 .net "MUX_Res_o", 31 0, v0x558f01673020_0;  alias, 1 drivers
v0x558f016731c0_0 .net "WB_WriteData_in", 31 0, L_0x558f016a14e0;  alias, 1 drivers
E_0x558f016655e0 .event edge, v0x558f01672980_0, v0x558f016726a0_0, v0x558f01672d40_0, v0x558f01672e40_0;
S_0x558f01673330 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 203, 11 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x558f016a3160 .functor BUFZ 2, v0x558f01673940_0, C4<00>, C4<00>, C4<00>;
L_0x558f016a31d0 .functor BUFZ 2, v0x558f01673b10_0, C4<00>, C4<00>, C4<00>;
v0x558f01673690_0 .net "EX_RS1_i", 4 0, v0x558f01679cd0_0;  alias, 1 drivers
v0x558f01673790_0 .net "EX_RS2_i", 4 0, v0x558f0167a0c0_0;  alias, 1 drivers
v0x558f01673870_0 .net "Forward_A_o", 1 0, L_0x558f016a3160;  alias, 1 drivers
v0x558f01673940_0 .var "Forward_A_res", 1 0;
v0x558f01673a00_0 .net "Forward_B_o", 1 0, L_0x558f016a31d0;  alias, 1 drivers
v0x558f01673b10_0 .var "Forward_B_res", 1 0;
v0x558f01673bd0_0 .net "MEM_Rd_i", 4 0, v0x558f016787e0_0;  alias, 1 drivers
v0x558f01673cb0_0 .net "MEM_RegWrite_i", 0 0, v0x558f01678920_0;  alias, 1 drivers
v0x558f01673d70_0 .net "WB_Rd_i", 4 0, v0x558f0167c1b0_0;  alias, 1 drivers
v0x558f01673e50_0 .net "WB_RegWrite_i", 0 0, v0x558f0167c2f0_0;  alias, 1 drivers
v0x558f01673f10_0 .var "flag_A", 0 0;
v0x558f01673fd0_0 .var "flag_B", 0 0;
E_0x558f01666430/0 .event edge, v0x558f01673d70_0, v0x558f01673e50_0, v0x558f01673bd0_0, v0x558f01673cb0_0;
E_0x558f01666430/1 .event edge, v0x558f01673790_0, v0x558f01673690_0;
E_0x558f01666430 .event/or E_0x558f01666430/0, E_0x558f01666430/1;
S_0x558f01674190 .scope module, "Hazard_Detection" "Hazard_Detection" 3 230, 12 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x558f016744a0_0 .net "MemRead_i", 0 0, v0x558f016796f0_0;  alias, 1 drivers
v0x558f01674580_0 .var "NoOp_o", 0 0;
v0x558f01674670_0 .var "PCWrite_o", 0 0;
v0x558f01674740_0 .net "RDaddr_i", 4 0, v0x558f01679b90_0;  alias, 1 drivers
v0x558f016747e0_0 .net "RS1addr_i", 4 0, L_0x558f016a3320;  1 drivers
v0x558f01674910_0 .net "RS2addr_i", 4 0, L_0x558f016a33c0;  1 drivers
v0x558f016749f0_0 .var "Stall_o", 0 0;
E_0x558f01674410 .event edge, v0x558f01674740_0, v0x558f016744a0_0, v0x558f01674910_0, v0x558f016747e0_0;
S_0x558f01674bd0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 129, 13 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x558f01664e90 .functor BUFZ 32, L_0x558f016a0c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558f01674dd0_0 .net *"_ivl_0", 31 0, L_0x558f016a0c30;  1 drivers
v0x558f01674ed0_0 .net *"_ivl_2", 31 0, L_0x558f016a0d70;  1 drivers
v0x558f01674fb0_0 .net *"_ivl_4", 29 0, L_0x558f016a0cd0;  1 drivers
L_0x7f8af21fb0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f01675070_0 .net *"_ivl_6", 1 0, L_0x7f8af21fb0f0;  1 drivers
v0x558f01675150_0 .net "addr_i", 31 0, v0x558f01677690_0;  alias, 1 drivers
v0x558f01675260_0 .net "instr_o", 31 0, L_0x558f01664e90;  alias, 1 drivers
v0x558f01675320 .array "memory", 255 0, 31 0;
L_0x558f016a0c30 .array/port v0x558f01675320, L_0x558f016a0d70;
L_0x558f016a0cd0 .part v0x558f01677690_0, 2, 30;
L_0x558f016a0d70 .concat [ 30 2 0 0], L_0x558f016a0cd0, L_0x7f8af21fb0f0;
S_0x558f01675440 .scope module, "MUX_ALUSrc" "MUX32" 3 136, 14 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x558f01675650_0 .net *"_ivl_0", 31 0, L_0x558f016a0f00;  1 drivers
L_0x7f8af21fb138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f01675730_0 .net *"_ivl_3", 30 0, L_0x7f8af21fb138;  1 drivers
L_0x7f8af21fb180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f01675810_0 .net/2u *"_ivl_4", 31 0, L_0x7f8af21fb180;  1 drivers
v0x558f01675900_0 .net *"_ivl_6", 0 0, L_0x558f016a1040;  1 drivers
v0x558f016759c0_0 .net "data1_i", 31 0, v0x558f01673020_0;  alias, 1 drivers
v0x558f01675ad0_0 .net "data2_i", 31 0, v0x558f0167a570_0;  alias, 1 drivers
v0x558f01675b90_0 .net "data_o", 31 0, L_0x558f016a1180;  alias, 1 drivers
v0x558f01675c80_0 .net "select_i", 0 0, v0x558f01679530_0;  alias, 1 drivers
L_0x558f016a0f00 .concat [ 1 31 0 0], v0x558f01679530_0, L_0x7f8af21fb138;
L_0x558f016a1040 .cmp/eq 32, L_0x558f016a0f00, L_0x7f8af21fb180;
L_0x558f016a1180 .functor MUXZ 32, v0x558f0167a570_0, v0x558f01673020_0, L_0x558f016a1040, C4<>;
S_0x558f01675dd0 .scope module, "MUX_MemtoReg" "MUX32" 3 143, 14 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x558f01675fb0_0 .net *"_ivl_0", 31 0, L_0x558f016a1300;  1 drivers
L_0x7f8af21fb1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f016760b0_0 .net *"_ivl_3", 30 0, L_0x7f8af21fb1c8;  1 drivers
L_0x7f8af21fb210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f01676190_0 .net/2u *"_ivl_4", 31 0, L_0x7f8af21fb210;  1 drivers
v0x558f01676280_0 .net *"_ivl_6", 0 0, L_0x558f016a13a0;  1 drivers
v0x558f01676340_0 .net "data1_i", 31 0, v0x558f0167bc50_0;  alias, 1 drivers
v0x558f01676470_0 .net "data2_i", 31 0, v0x558f0167be10_0;  alias, 1 drivers
v0x558f01676550_0 .net "data_o", 31 0, L_0x558f016a14e0;  alias, 1 drivers
v0x558f01676660_0 .net "select_i", 0 0, v0x558f0167bff0_0;  alias, 1 drivers
L_0x558f016a1300 .concat [ 1 31 0 0], v0x558f0167bff0_0, L_0x7f8af21fb1c8;
L_0x558f016a13a0 .cmp/eq 32, L_0x558f016a1300, L_0x7f8af21fb210;
L_0x558f016a14e0 .functor MUXZ 32, v0x558f0167be10_0, v0x558f0167bc50_0, L_0x558f016a13a0, C4<>;
S_0x558f016767a0 .scope module, "MUX_PC" "MUX32" 3 150, 14 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x558f01676980_0 .net *"_ivl_0", 31 0, L_0x558f016a15d0;  1 drivers
L_0x7f8af21fb258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f01676a80_0 .net *"_ivl_3", 30 0, L_0x7f8af21fb258;  1 drivers
L_0x7f8af21fb2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f01676b60_0 .net/2u *"_ivl_4", 31 0, L_0x7f8af21fb2a0;  1 drivers
v0x558f01676c20_0 .net *"_ivl_6", 0 0, L_0x558f016a1750;  1 drivers
v0x558f01676ce0_0 .net "data1_i", 31 0, L_0x558f016907f0;  alias, 1 drivers
v0x558f01676df0_0 .net "data2_i", 31 0, L_0x558f016a08a0;  alias, 1 drivers
v0x558f01676ec0_0 .net "data_o", 31 0, L_0x558f016a1840;  alias, 1 drivers
v0x558f01676f80_0 .net "select_i", 0 0, L_0x558f01627d00;  alias, 1 drivers
L_0x558f016a15d0 .concat [ 1 31 0 0], L_0x558f01627d00, L_0x7f8af21fb258;
L_0x558f016a1750 .cmp/eq 32, L_0x558f016a15d0, L_0x7f8af21fb2a0;
L_0x558f016a1840 .functor MUXZ 32, L_0x558f016a08a0, L_0x558f016907f0, L_0x558f016a1750, C4<>;
S_0x558f016770e0 .scope module, "PC" "PC" 3 242, 15 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0x558f01677430_0 .net "PCWrite_i", 0 0, v0x558f01674670_0;  alias, 1 drivers
v0x558f016774f0_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f01677590_0 .net "pc_i", 31 0, L_0x558f016a1840;  alias, 1 drivers
v0x558f01677690_0 .var "pc_o", 31 0;
v0x558f01677780_0 .net "rst_i", 0 0, v0x558f0168f950_0;  alias, 1 drivers
v0x558f01677890_0 .net "stall_i", 0 0, L_0x558f016a3df0;  alias, 1 drivers
v0x558f01677950_0 .net "start_i", 0 0, v0x558f0168fa10_0;  alias, 1 drivers
E_0x558f016773b0 .event posedge, v0x558f01677780_0, v0x558f016774f0_0;
S_0x558f01677b30 .scope module, "Register_EXMEM" "Register_EXMEM" 3 306, 16 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "ALU_Res_i";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 32 "ALU_Res_o";
    .port_info 7 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 8 /OUTPUT 5 "RDaddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /INPUT 1 "MemRead_i";
    .port_info 12 /INPUT 1 "MemWrite_i";
    .port_info 13 /OUTPUT 1 "RegWrite_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /OUTPUT 1 "MemRead_o";
    .port_info 16 /OUTPUT 1 "MemWrite_o";
v0x558f01677ef0_0 .net "ALU_Res_i", 31 0, v0x558f0162e210_0;  alias, 1 drivers
v0x558f01677fd0_0 .var "ALU_Res_o", 31 0;
v0x558f016780c0_0 .net "MemRead_i", 0 0, v0x558f016796f0_0;  alias, 1 drivers
v0x558f01678160_0 .var "MemRead_o", 0 0;
v0x558f01678200_0 .net "MemWrite_Data_i", 31 0, v0x558f01673020_0;  alias, 1 drivers
v0x558f01678340_0 .var "MemWrite_Data_o", 31 0;
v0x558f01678420_0 .net "MemWrite_i", 0 0, v0x558f01679880_0;  alias, 1 drivers
v0x558f016784e0_0 .var "MemWrite_o", 0 0;
v0x558f016785a0_0 .net "MemtoReg_i", 0 0, v0x558f01679a20_0;  alias, 1 drivers
v0x558f01678660_0 .var "MemtoReg_o", 0 0;
v0x558f01678720_0 .net "RDaddr_i", 4 0, v0x558f01679b90_0;  alias, 1 drivers
v0x558f016787e0_0 .var "RDaddr_o", 4 0;
v0x558f01678880_0 .net "RegWrite_i", 0 0, v0x558f0167a400_0;  alias, 1 drivers
v0x558f01678920_0 .var "RegWrite_o", 0 0;
v0x558f016789f0_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f01678ac0_0 .net "stall_i", 0 0, L_0x558f016a3df0;  alias, 1 drivers
v0x558f01678b90_0 .net "start_i", 0 0, v0x558f0168fa10_0;  alias, 1 drivers
E_0x558f016772c0 .event posedge, v0x558f016774f0_0;
S_0x558f01678e00 .scope module, "Register_IDEX" "Register_IDEX" 3 267, 17 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "RS1Data_i";
    .port_info 4 /INPUT 32 "RS2Data_i";
    .port_info 5 /OUTPUT 32 "RS1Data_o";
    .port_info 6 /OUTPUT 32 "RS2Data_o";
    .port_info 7 /INPUT 32 "SignExtend_Res_i";
    .port_info 8 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 9 /INPUT 10 "funct_i";
    .port_info 10 /OUTPUT 10 "funct_o";
    .port_info 11 /INPUT 5 "RDaddr_i";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
    .port_info 13 /INPUT 5 "RS1Addr_i";
    .port_info 14 /INPUT 5 "RS2Addr_i";
    .port_info 15 /OUTPUT 5 "RS1Addr_o";
    .port_info 16 /OUTPUT 5 "RS2Addr_o";
    .port_info 17 /INPUT 1 "RegWrite_i";
    .port_info 18 /INPUT 1 "MemtoReg_i";
    .port_info 19 /INPUT 1 "MemRead_i";
    .port_info 20 /INPUT 1 "MemWrite_i";
    .port_info 21 /INPUT 2 "ALUOp_i";
    .port_info 22 /INPUT 1 "ALUSrc_i";
    .port_info 23 /OUTPUT 1 "RegWrite_o";
    .port_info 24 /OUTPUT 1 "MemtoReg_o";
    .port_info 25 /OUTPUT 1 "MemRead_o";
    .port_info 26 /OUTPUT 1 "MemWrite_o";
    .port_info 27 /OUTPUT 2 "ALUOp_o";
    .port_info 28 /OUTPUT 1 "ALUSrc_o";
v0x558f01679250_0 .net "ALUOp_i", 1 0, v0x558f01671260_0;  alias, 1 drivers
v0x558f01679360_0 .var "ALUOp_o", 1 0;
v0x558f01679430_0 .net "ALUSrc_i", 0 0, v0x558f01671360_0;  alias, 1 drivers
v0x558f01679530_0 .var "ALUSrc_o", 0 0;
v0x558f01679600_0 .net "MemRead_i", 0 0, v0x558f01671520_0;  alias, 1 drivers
v0x558f016796f0_0 .var "MemRead_o", 0 0;
v0x558f016797e0_0 .net "MemWrite_i", 0 0, v0x558f016715c0_0;  alias, 1 drivers
v0x558f01679880_0 .var "MemWrite_o", 0 0;
v0x558f01679950_0 .net "MemtoReg_i", 0 0, v0x558f016716b0_0;  alias, 1 drivers
v0x558f01679a20_0 .var "MemtoReg_o", 0 0;
v0x558f01679af0_0 .net "RDaddr_i", 4 0, L_0x558f016a37e0;  1 drivers
v0x558f01679b90_0 .var "RDaddr_o", 4 0;
v0x558f01679c30_0 .net "RS1Addr_i", 4 0, L_0x558f016a3880;  1 drivers
v0x558f01679cd0_0 .var "RS1Addr_o", 4 0;
v0x558f01679d70_0 .net "RS1Data_i", 31 0, L_0x558f016a22f0;  alias, 1 drivers
v0x558f01679e40_0 .var "RS1Data_o", 31 0;
v0x558f01679f10_0 .net "RS2Addr_i", 4 0, L_0x558f016a3980;  1 drivers
v0x558f0167a0c0_0 .var "RS2Addr_o", 4 0;
v0x558f0167a190_0 .net "RS2Data_i", 31 0, L_0x558f016a2cb0;  alias, 1 drivers
v0x558f0167a260_0 .var "RS2Data_o", 31 0;
v0x558f0167a330_0 .net "RegWrite_i", 0 0, v0x558f01671910_0;  alias, 1 drivers
v0x558f0167a400_0 .var "RegWrite_o", 0 0;
v0x558f0167a4d0_0 .net "SignExtend_Res_i", 31 0, v0x558f0167ee20_0;  alias, 1 drivers
v0x558f0167a570_0 .var "SignExtend_Res_o", 31 0;
v0x558f0167a640_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f0167a730_0 .net "funct_i", 9 0, L_0x558f016a36f0;  1 drivers
v0x558f0167a7d0_0 .var "funct_o", 9 0;
v0x558f0167a890_0 .net "stall_i", 0 0, L_0x558f016a3df0;  alias, 1 drivers
v0x558f0167a980_0 .net "start_i", 0 0, v0x558f0168fa10_0;  alias, 1 drivers
S_0x558f0167adf0 .scope module, "Register_IFID" "Register_IFID" 3 252, 18 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 1 "Stall_i";
    .port_info 6 /INPUT 1 "Flush_i";
    .port_info 7 /OUTPUT 32 "instr_o";
    .port_info 8 /OUTPUT 32 "pc_o";
v0x558f0167b100_0 .net "Flush_i", 0 0, L_0x558f01627d00;  alias, 1 drivers
v0x558f0167b210_0 .net "Stall_i", 0 0, v0x558f016749f0_0;  alias, 1 drivers
v0x558f0167b2d0_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f0167b370_0 .net "instr_i", 31 0, L_0x558f01664e90;  alias, 1 drivers
v0x558f0167b410_0 .var "instr_o", 31 0;
v0x558f0167b500_0 .net "pc_i", 31 0, v0x558f01677690_0;  alias, 1 drivers
v0x558f0167b5a0_0 .var "pc_o", 31 0;
v0x558f0167b660_0 .net "stall_i", 0 0, L_0x558f016a3df0;  alias, 1 drivers
v0x558f0167b700_0 .net "start_i", 0 0, v0x558f0168fa10_0;  alias, 1 drivers
S_0x558f0167b8a0 .scope module, "Register_MEMWB" "Register_MEMWB" 3 330, 19 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "MemAddr_i";
    .port_info 4 /INPUT 32 "MemRead_Data_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 32 "MemAddr_o";
    .port_info 7 /OUTPUT 32 "MemRead_Data_o";
    .port_info 8 /OUTPUT 5 "RDaddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemtoReg_o";
v0x558f0167bb70_0 .net "MemAddr_i", 31 0, v0x558f01677fd0_0;  alias, 1 drivers
v0x558f0167bc50_0 .var "MemAddr_o", 31 0;
v0x558f0167bd40_0 .net "MemRead_Data_i", 31 0, L_0x558f016a3eb0;  alias, 1 drivers
v0x558f0167be10_0 .var "MemRead_Data_o", 31 0;
v0x558f0167bf00_0 .net "MemtoReg_i", 0 0, v0x558f01678660_0;  alias, 1 drivers
v0x558f0167bff0_0 .var "MemtoReg_o", 0 0;
v0x558f0167c0c0_0 .net "RDaddr_i", 4 0, v0x558f016787e0_0;  alias, 1 drivers
v0x558f0167c1b0_0 .var "RDaddr_o", 4 0;
v0x558f0167c250_0 .net "RegWrite_i", 0 0, v0x558f01678920_0;  alias, 1 drivers
v0x558f0167c2f0_0 .var "RegWrite_o", 0 0;
v0x558f0167c390_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f0167c430_0 .net "stall_i", 0 0, L_0x558f016a3df0;  alias, 1 drivers
v0x558f0167c560_0 .net "start_i", 0 0, v0x558f0168fa10_0;  alias, 1 drivers
S_0x558f0167c7d0 .scope module, "Registers" "Registers" 3 180, 20 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x558f01664f00 .functor AND 1, L_0x558f016a1cb0, v0x558f0167c2f0_0, C4<1>, C4<1>;
L_0x558f016a2000 .functor AND 1, L_0x558f01664f00, L_0x558f016a1f10, C4<1>, C4<1>;
L_0x558f016a2510 .functor AND 1, L_0x558f016a2470, v0x558f0167c2f0_0, C4<1>, C4<1>;
L_0x558f016a28a0 .functor AND 1, L_0x558f016a2510, L_0x558f016a2760, C4<1>, C4<1>;
v0x558f0167ca30_0 .net "RDaddr_i", 4 0, v0x558f0167c1b0_0;  alias, 1 drivers
v0x558f0167cb10_0 .net "RDdata_i", 31 0, L_0x558f016a14e0;  alias, 1 drivers
v0x558f0167cbd0_0 .net "RS1addr_i", 4 0, L_0x558f016a2e60;  1 drivers
v0x558f0167cc90_0 .net "RS1data_o", 31 0, L_0x558f016a22f0;  alias, 1 drivers
v0x558f0167cda0_0 .net "RS2addr_i", 4 0, L_0x558f016a2f00;  1 drivers
v0x558f0167ced0_0 .net "RS2data_o", 31 0, L_0x558f016a2cb0;  alias, 1 drivers
v0x558f0167cfe0_0 .net "RegWrite_i", 0 0, v0x558f0167c2f0_0;  alias, 1 drivers
v0x558f0167d0d0_0 .net *"_ivl_0", 0 0, L_0x558f016a1cb0;  1 drivers
v0x558f0167d190_0 .net *"_ivl_10", 0 0, L_0x558f016a1f10;  1 drivers
v0x558f0167d2e0_0 .net *"_ivl_13", 0 0, L_0x558f016a2000;  1 drivers
v0x558f0167d3a0_0 .net *"_ivl_14", 31 0, L_0x558f016a2110;  1 drivers
v0x558f0167d480_0 .net *"_ivl_16", 6 0, L_0x558f016a21b0;  1 drivers
L_0x7f8af21fb3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f0167d560_0 .net *"_ivl_19", 1 0, L_0x7f8af21fb3c0;  1 drivers
v0x558f0167d640_0 .net *"_ivl_22", 0 0, L_0x558f016a2470;  1 drivers
v0x558f0167d700_0 .net *"_ivl_25", 0 0, L_0x558f016a2510;  1 drivers
v0x558f0167d7c0_0 .net *"_ivl_26", 31 0, L_0x558f016a25d0;  1 drivers
L_0x7f8af21fb408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f0167d8a0_0 .net *"_ivl_29", 26 0, L_0x7f8af21fb408;  1 drivers
v0x558f0167da90_0 .net *"_ivl_3", 0 0, L_0x558f01664f00;  1 drivers
L_0x7f8af21fb450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f0167db50_0 .net/2u *"_ivl_30", 31 0, L_0x7f8af21fb450;  1 drivers
v0x558f0167dc30_0 .net *"_ivl_32", 0 0, L_0x558f016a2760;  1 drivers
v0x558f0167dcf0_0 .net *"_ivl_35", 0 0, L_0x558f016a28a0;  1 drivers
v0x558f0167ddb0_0 .net *"_ivl_36", 31 0, L_0x558f016a29b0;  1 drivers
v0x558f0167de90_0 .net *"_ivl_38", 6 0, L_0x558f016a2ab0;  1 drivers
v0x558f0167df70_0 .net *"_ivl_4", 31 0, L_0x558f016a1e70;  1 drivers
L_0x7f8af21fb498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f0167e050_0 .net *"_ivl_41", 1 0, L_0x7f8af21fb498;  1 drivers
L_0x7f8af21fb330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f0167e130_0 .net *"_ivl_7", 26 0, L_0x7f8af21fb330;  1 drivers
L_0x7f8af21fb378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f0167e210_0 .net/2u *"_ivl_8", 31 0, L_0x7f8af21fb378;  1 drivers
v0x558f0167e2f0_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f0167e390 .array/s "register", 31 0, 31 0;
L_0x558f016a1cb0 .cmp/eq 5, L_0x558f016a2e60, v0x558f0167c1b0_0;
L_0x558f016a1e70 .concat [ 5 27 0 0], L_0x558f016a2e60, L_0x7f8af21fb330;
L_0x558f016a1f10 .cmp/ne 32, L_0x558f016a1e70, L_0x7f8af21fb378;
L_0x558f016a2110 .array/port v0x558f0167e390, L_0x558f016a21b0;
L_0x558f016a21b0 .concat [ 5 2 0 0], L_0x558f016a2e60, L_0x7f8af21fb3c0;
L_0x558f016a22f0 .functor MUXZ 32, L_0x558f016a2110, L_0x558f016a14e0, L_0x558f016a2000, C4<>;
L_0x558f016a2470 .cmp/eq 5, L_0x558f016a2f00, v0x558f0167c1b0_0;
L_0x558f016a25d0 .concat [ 5 27 0 0], L_0x558f016a2f00, L_0x7f8af21fb408;
L_0x558f016a2760 .cmp/ne 32, L_0x558f016a25d0, L_0x7f8af21fb450;
L_0x558f016a29b0 .array/port v0x558f0167e390, L_0x558f016a2ab0;
L_0x558f016a2ab0 .concat [ 5 2 0 0], L_0x558f016a2f00, L_0x7f8af21fb498;
L_0x558f016a2cb0 .functor MUXZ 32, L_0x558f016a29b0, L_0x558f016a14e0, L_0x558f016a28a0, C4<>;
S_0x558f0167e550 .scope module, "ShiftLeft" "Shift_Left" 3 162, 21 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x558f0167e740_0 .net *"_ivl_2", 30 0, L_0x558f016a1a50;  1 drivers
L_0x7f8af21fb2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f0167e840_0 .net *"_ivl_4", 0 0, L_0x7f8af21fb2e8;  1 drivers
v0x558f0167e920_0 .net "data_i", 31 0, v0x558f0167ee20_0;  alias, 1 drivers
v0x558f0167e9c0_0 .net "data_o", 31 0, L_0x558f016a1b80;  alias, 1 drivers
L_0x558f016a1a50 .part v0x558f0167ee20_0, 0, 31;
L_0x558f016a1b80 .concat [ 1 31 0 0], L_0x7f8af21fb2e8, L_0x558f016a1a50;
S_0x558f0167eaa0 .scope module, "Sign_Extend" "Sign_Extend" 3 157, 22 7 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x558f0167ed40_0 .net "data_i", 31 0, v0x558f0167b410_0;  alias, 1 drivers
v0x558f0167ee20_0 .var "data_o", 31 0;
E_0x558f0167ecc0 .event edge, v0x558f0167b410_0;
S_0x558f0167ef70 .scope module, "dcache" "dcache_controller" 3 350, 23 1 0, S_0x558f0161d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x558f01654a70 .param/l "STATE_IDLE" 0 23 69, C4<000>;
P_0x558f01654ab0 .param/l "STATE_MISS" 0 23 73, C4<100>;
P_0x558f01654af0 .param/l "STATE_READMISS" 0 23 70, C4<001>;
P_0x558f01654b30 .param/l "STATE_READMISSOK" 0 23 71, C4<010>;
P_0x558f01654b70 .param/l "STATE_WRITEBACK" 0 23 72, C4<011>;
L_0x558f016a3a20 .functor OR 1, v0x558f01678160_0, v0x558f016784e0_0, C4<0>, C4<0>;
L_0x558f016a3d80 .functor NOT 1, L_0x558f016a7cf0, C4<0>, C4<0>, C4<0>;
L_0x558f016a3df0 .functor AND 1, L_0x558f016a3d80, L_0x558f016a3a20, C4<1>, C4<1>;
L_0x558f016a3eb0 .functor BUFZ 32, v0x558f01688840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558f016a4230 .functor BUFZ 4, L_0x558f016a3b30, C4<0000>, C4<0000>, C4<0000>;
L_0x558f016a4340 .functor BUFZ 1, L_0x558f016a3a20, C4<0>, C4<0>, C4<0>;
L_0x558f016a4440 .functor OR 1, v0x558f016884c0_0, L_0x558f016a5090, C4<0>, C4<0>;
L_0x558f016a47d0 .functor BUFZ 1, v0x558f01689270_0, C4<0>, C4<0>, C4<0>;
L_0x558f016a4e30 .functor BUFZ 256, L_0x558f016aa120, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x558f016a4f30 .functor BUFZ 1, v0x558f016893f0_0, C4<0>, C4<0>, C4<0>;
L_0x558f016a5090 .functor AND 1, L_0x558f016a7cf0, v0x558f016784e0_0, C4<1>, C4<1>;
L_0x558f016a5220 .functor BUFZ 1, L_0x558f016a5090, C4<0>, C4<0>, C4<0>;
v0x558f016877f0_0 .net *"_ivl_19", 22 0, L_0x558f016a40b0;  1 drivers
L_0x7f8af21fb4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558f016878f0_0 .net/2u *"_ivl_28", 0 0, L_0x7f8af21fb4e0;  1 drivers
L_0x7f8af21fb528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x558f016879d0_0 .net/2u *"_ivl_36", 4 0, L_0x7f8af21fb528;  1 drivers
v0x558f01687ac0_0 .net *"_ivl_38", 30 0, L_0x558f016a4920;  1 drivers
v0x558f01687ba0_0 .net *"_ivl_40", 31 0, L_0x558f016a4a20;  1 drivers
L_0x7f8af21fb570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01687c80_0 .net *"_ivl_43", 0 0, L_0x7f8af21fb570;  1 drivers
L_0x7f8af21fb5b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x558f01687d60_0 .net/2u *"_ivl_44", 4 0, L_0x7f8af21fb5b8;  1 drivers
v0x558f01687e40_0 .net *"_ivl_46", 31 0, L_0x558f016a4b10;  1 drivers
v0x558f01687f20_0 .net *"_ivl_8", 0 0, L_0x558f016a3d80;  1 drivers
v0x558f01688000_0 .net "cache_dirty", 0 0, L_0x558f016a5220;  1 drivers
v0x558f016880c0_0 .net "cache_sram_data", 255 0, L_0x558f016a46e0;  1 drivers
v0x558f01688180_0 .net "cache_sram_enable", 0 0, L_0x558f016a4340;  1 drivers
v0x558f01688250_0 .net "cache_sram_index", 3 0, L_0x558f016a4230;  1 drivers
v0x558f01688320_0 .net "cache_sram_tag", 24 0, L_0x558f016a4500;  1 drivers
v0x558f016883f0_0 .net "cache_sram_write", 0 0, L_0x558f016a4440;  1 drivers
v0x558f016884c0_0 .var "cache_write", 0 0;
v0x558f01688560_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f01688600_0 .net "cpu_MemRead_i", 0 0, v0x558f01678160_0;  alias, 1 drivers
v0x558f016886d0_0 .net "cpu_MemWrite_i", 0 0, v0x558f016784e0_0;  alias, 1 drivers
v0x558f016887a0_0 .net "cpu_addr_i", 31 0, v0x558f01677fd0_0;  alias, 1 drivers
v0x558f01688840_0 .var "cpu_data", 31 0;
v0x558f016888e0_0 .net "cpu_data_i", 31 0, v0x558f01678340_0;  alias, 1 drivers
v0x558f016889b0_0 .net "cpu_data_o", 31 0, L_0x558f016a3eb0;  alias, 1 drivers
v0x558f01688a80_0 .net "cpu_index", 3 0, L_0x558f016a3b30;  1 drivers
v0x558f01688b40_0 .net "cpu_offset", 4 0, L_0x558f016a3bd0;  1 drivers
v0x558f01688c20_0 .net "cpu_req", 0 0, L_0x558f016a3a20;  1 drivers
v0x558f01688ce0_0 .net "cpu_stall_o", 0 0, L_0x558f016a3df0;  alias, 1 drivers
v0x558f01688d80_0 .net "cpu_tag", 22 0, L_0x558f016a3a90;  1 drivers
v0x558f01688e60_0 .net "hit", 0 0, L_0x558f016a7cf0;  1 drivers
v0x558f01688f30_0 .net "mem_ack_i", 0 0, L_0x558f016a8c00;  alias, 1 drivers
v0x558f01688fd0_0 .net "mem_addr_o", 31 0, L_0x558f016a4d00;  alias, 1 drivers
v0x558f016890b0_0 .net "mem_data_i", 255 0, v0x558f0168ef60_0;  alias, 1 drivers
v0x558f01689190_0 .net "mem_data_o", 255 0, L_0x558f016a4e30;  alias, 1 drivers
v0x558f01689270_0 .var "mem_enable", 0 0;
v0x558f01689330_0 .net "mem_enable_o", 0 0, L_0x558f016a47d0;  alias, 1 drivers
v0x558f016893f0_0 .var "mem_write", 0 0;
v0x558f016894b0_0 .net "mem_write_o", 0 0, L_0x558f016a4f30;  alias, 1 drivers
v0x558f01689570_0 .net "r_hit_data", 255 0, L_0x558f016a5300;  1 drivers
v0x558f01689650_0 .net "rst_i", 0 0, v0x558f0168f950_0;  alias, 1 drivers
v0x558f016896f0_0 .net "sram_cache_data", 255 0, L_0x558f016aa120;  1 drivers
v0x558f016897b0_0 .net "sram_cache_tag", 24 0, L_0x558f016ad000;  1 drivers
v0x558f01689880_0 .net "sram_dirty", 0 0, L_0x558f016a4010;  1 drivers
v0x558f01689920_0 .net "sram_tag", 21 0, L_0x558f016a4190;  1 drivers
v0x558f01689a00_0 .net "sram_valid", 0 0, L_0x558f016a3f20;  1 drivers
v0x558f01689ac0_0 .var "state", 2 0;
v0x558f01689ba0_0 .var "w_hit_data", 255 0;
v0x558f01689c80_0 .var "write_back", 0 0;
v0x558f01689d40_0 .net "write_hit", 0 0, L_0x558f016a5090;  1 drivers
E_0x558f0167f560 .event edge, v0x558f01678340_0, v0x558f01689570_0, v0x558f01688b40_0;
E_0x558f0167f5c0 .event edge, v0x558f01689570_0, v0x558f01688b40_0;
L_0x558f016a3a90 .part v0x558f01677fd0_0, 9, 23;
L_0x558f016a3b30 .part v0x558f01677fd0_0, 5, 4;
L_0x558f016a3bd0 .part v0x558f01677fd0_0, 0, 5;
L_0x558f016a3f20 .part L_0x558f016ad000, 24, 1;
L_0x558f016a4010 .part L_0x558f016ad000, 23, 1;
L_0x558f016a40b0 .part L_0x558f016ad000, 0, 23;
L_0x558f016a4190 .part L_0x558f016a40b0, 0, 22;
L_0x558f016a4500 .concat [ 23 1 1 0], L_0x558f016a3a90, L_0x558f016a5220, L_0x7f8af21fb4e0;
L_0x558f016a46e0 .functor MUXZ 256, v0x558f0168ef60_0, v0x558f01689ba0_0, L_0x558f016a7cf0, C4<>;
L_0x558f016a4920 .concat [ 5 4 22 0], L_0x7f8af21fb528, L_0x558f016a3b30, L_0x558f016a4190;
L_0x558f016a4a20 .concat [ 31 1 0 0], L_0x558f016a4920, L_0x7f8af21fb570;
L_0x558f016a4b10 .concat [ 5 4 23 0], L_0x7f8af21fb5b8, L_0x558f016a3b30, L_0x558f016a3a90;
L_0x558f016a4d00 .functor MUXZ 32, L_0x558f016a4b10, L_0x558f016a4a20, v0x558f01689c80_0, C4<>;
L_0x558f016a5300 .functor MUXZ 256, v0x558f0168ef60_0, L_0x558f016aa120, L_0x558f016a7cf0, C4<>;
S_0x558f0167f620 .scope module, "dcache_sram" "dcache_sram" 23 217, 24 1 0, S_0x558f0167ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
L_0x558f016a60d0 .functor AND 1, L_0x558f016a5af0, L_0x558f016a6fa0, C4<1>, C4<1>;
L_0x558f016a4c90 .functor AND 1, L_0x558f016a6840, L_0x558f016a7a60, C4<1>, C4<1>;
L_0x558f016a7cf0 .functor OR 1, L_0x558f016a60d0, L_0x558f016a4c90, C4<0>, C4<0>;
v0x558f0167f920_0 .var "LRU", 15 0;
v0x558f0167fa20_0 .net *"_ivl_1", 22 0, L_0x558f016a5420;  1 drivers
L_0x7f8af21fbac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f0167fb00_0 .net *"_ivl_100", 0 0, L_0x7f8af21fbac8;  1 drivers
v0x558f0167fbc0_0 .net *"_ivl_101", 9 0, L_0x558f016a76f0;  1 drivers
L_0x7f8af21fc380 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x558f0167fca0_0 .net/2u *"_ivl_105", 9 0, L_0x7f8af21fc380;  1 drivers
v0x558f0167fdd0_0 .net *"_ivl_106", 9 0, L_0x558f016a7920;  1 drivers
v0x558f0167feb0_0 .net *"_ivl_109", 0 0, L_0x558f016a7a60;  1 drivers
L_0x7f8af21fb648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f0167ff90_0 .net *"_ivl_11", 0 0, L_0x7f8af21fb648;  1 drivers
v0x558f01680070_0 .net *"_ivl_114", 255 0, L_0x558f016a7e00;  1 drivers
v0x558f01680150_0 .net *"_ivl_116", 7 0, L_0x558f016a7ea0;  1 drivers
L_0x7f8af21fbb10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01680230_0 .net *"_ivl_119", 3 0, L_0x7f8af21fbb10;  1 drivers
L_0x7f8af21fb690 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01680310_0 .net/2u *"_ivl_12", 8 0, L_0x7f8af21fb690;  1 drivers
v0x558f016803f0_0 .net *"_ivl_120", 8 0, L_0x558f016a80a0;  1 drivers
L_0x7f8af21fbb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f016804d0_0 .net *"_ivl_123", 0 0, L_0x7f8af21fbb58;  1 drivers
L_0x7f8af21fbba0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f016805b0_0 .net/2u *"_ivl_124", 8 0, L_0x7f8af21fbba0;  1 drivers
v0x558f01680690_0 .net *"_ivl_127", 8 0, L_0x558f016a81e0;  1 drivers
v0x558f01680770_0 .net *"_ivl_128", 255 0, L_0x558f016a8490;  1 drivers
v0x558f01680960_0 .net *"_ivl_130", 7 0, L_0x558f016a8530;  1 drivers
L_0x7f8af21fbbe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01680a40_0 .net *"_ivl_133", 3 0, L_0x7f8af21fbbe8;  1 drivers
v0x558f01680b20_0 .net *"_ivl_134", 8 0, L_0x558f016a83c0;  1 drivers
L_0x7f8af21fbc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01680c00_0 .net *"_ivl_137", 0 0, L_0x7f8af21fbc30;  1 drivers
L_0x7f8af21fbc78 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01680ce0_0 .net/2u *"_ivl_138", 8 0, L_0x7f8af21fbc78;  1 drivers
v0x558f01680dc0_0 .net *"_ivl_141", 8 0, L_0x558f016a87a0;  1 drivers
L_0x7f8af21fbcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01680ea0_0 .net *"_ivl_146", 0 0, L_0x7f8af21fbcc0;  1 drivers
v0x558f01680f80_0 .net *"_ivl_147", 9 0, L_0x558f016a8a20;  1 drivers
v0x558f01681060_0 .net *"_ivl_15", 8 0, L_0x558f016a56f0;  1 drivers
L_0x7f8af21fc3c8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x558f01681140_0 .net/2u *"_ivl_151", 9 0, L_0x7f8af21fc3c8;  1 drivers
v0x558f01681220_0 .net *"_ivl_152", 9 0, L_0x558f016a8b60;  1 drivers
v0x558f01681300_0 .net *"_ivl_154", 255 0, L_0x558f016a8e60;  1 drivers
v0x558f016813e0_0 .net *"_ivl_156", 255 0, L_0x558f016a8fa0;  1 drivers
v0x558f016814c0_0 .net *"_ivl_158", 7 0, L_0x558f016a91a0;  1 drivers
L_0x7f8af21fbd08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f016815a0_0 .net *"_ivl_161", 3 0, L_0x7f8af21fbd08;  1 drivers
v0x558f01681680_0 .net *"_ivl_162", 8 0, L_0x558f016a9290;  1 drivers
L_0x7f8af21fbd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01681760_0 .net *"_ivl_165", 0 0, L_0x7f8af21fbd50;  1 drivers
L_0x7f8af21fbd98 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01681840_0 .net/2u *"_ivl_166", 8 0, L_0x7f8af21fbd98;  1 drivers
v0x558f01681920_0 .net *"_ivl_169", 8 0, L_0x558f016a9540;  1 drivers
v0x558f01681a00_0 .net *"_ivl_17", 22 0, L_0x558f016a5880;  1 drivers
v0x558f01681ae0_0 .net *"_ivl_171", 0 0, L_0x558f016a9680;  1 drivers
v0x558f01681bc0_0 .net *"_ivl_172", 2 0, L_0x558f016a98a0;  1 drivers
L_0x7f8af21fbde0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f01681ca0_0 .net *"_ivl_175", 1 0, L_0x7f8af21fbde0;  1 drivers
L_0x7f8af21fbe28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01681d80_0 .net *"_ivl_178", 0 0, L_0x7f8af21fbe28;  1 drivers
v0x558f01681e60_0 .net *"_ivl_179", 9 0, L_0x558f016a99e0;  1 drivers
v0x558f01681f40_0 .net *"_ivl_18", 0 0, L_0x558f016a59b0;  1 drivers
L_0x7f8af21fbe70 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x558f01682000_0 .net *"_ivl_182", 6 0, L_0x7f8af21fbe70;  1 drivers
v0x558f016820e0_0 .net *"_ivl_183", 9 0, L_0x558f016a9cb0;  1 drivers
v0x558f016821c0_0 .net *"_ivl_184", 9 0, L_0x558f016a9df0;  1 drivers
v0x558f016822a0_0 .net *"_ivl_188", 24 0, L_0x558f016aa210;  1 drivers
v0x558f01682380_0 .net *"_ivl_190", 7 0, L_0x558f016aa460;  1 drivers
L_0x7f8af21fbeb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01682460_0 .net *"_ivl_193", 3 0, L_0x7f8af21fbeb8;  1 drivers
v0x558f01682540_0 .net *"_ivl_194", 8 0, L_0x558f016aa550;  1 drivers
L_0x7f8af21fbf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01682620_0 .net *"_ivl_197", 0 0, L_0x7f8af21fbf00;  1 drivers
L_0x7f8af21fbf48 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01682700_0 .net/2u *"_ivl_198", 8 0, L_0x7f8af21fbf48;  1 drivers
v0x558f016827e0_0 .net *"_ivl_2", 24 0, L_0x558f016a54c0;  1 drivers
L_0x7f8af21fb6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558f016828c0_0 .net/2u *"_ivl_20", 0 0, L_0x7f8af21fb6d8;  1 drivers
v0x558f016829a0_0 .net *"_ivl_201", 8 0, L_0x558f016aa850;  1 drivers
v0x558f01682a80_0 .net *"_ivl_202", 24 0, L_0x558f016aa9e0;  1 drivers
v0x558f01682b60_0 .net *"_ivl_204", 7 0, L_0x558f016aac50;  1 drivers
L_0x7f8af21fbf90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01682c40_0 .net *"_ivl_207", 3 0, L_0x7f8af21fbf90;  1 drivers
v0x558f01682d20_0 .net *"_ivl_208", 8 0, L_0x558f016aad40;  1 drivers
L_0x7f8af21fbfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01682e00_0 .net *"_ivl_211", 0 0, L_0x7f8af21fbfd8;  1 drivers
L_0x7f8af21fc020 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01682ee0_0 .net/2u *"_ivl_212", 8 0, L_0x7f8af21fc020;  1 drivers
v0x558f01682fc0_0 .net *"_ivl_215", 8 0, L_0x558f016ab060;  1 drivers
L_0x7f8af21fb720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f016830a0_0 .net/2u *"_ivl_22", 0 0, L_0x7f8af21fb720;  1 drivers
L_0x7f8af21fc068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01683180_0 .net *"_ivl_220", 0 0, L_0x7f8af21fc068;  1 drivers
v0x558f01683260_0 .net *"_ivl_221", 9 0, L_0x558f016ab1a0;  1 drivers
L_0x7f8af21fc410 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x558f01683340_0 .net/2u *"_ivl_225", 9 0, L_0x7f8af21fc410;  1 drivers
v0x558f01683420_0 .net *"_ivl_226", 9 0, L_0x558f016ab4d0;  1 drivers
v0x558f01683500_0 .net *"_ivl_228", 24 0, L_0x558f016ab610;  1 drivers
v0x558f016835e0_0 .net *"_ivl_230", 24 0, L_0x558f016ab900;  1 drivers
v0x558f016836c0_0 .net *"_ivl_232", 7 0, L_0x558f016ab9a0;  1 drivers
L_0x7f8af21fc0b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f016837a0_0 .net *"_ivl_235", 3 0, L_0x7f8af21fc0b0;  1 drivers
v0x558f01683880_0 .net *"_ivl_236", 8 0, L_0x558f016abca0;  1 drivers
L_0x7f8af21fc0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01683960_0 .net *"_ivl_239", 0 0, L_0x7f8af21fc0f8;  1 drivers
L_0x7f8af21fc140 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01683a40_0 .net/2u *"_ivl_240", 8 0, L_0x7f8af21fc140;  1 drivers
v0x558f01683b20_0 .net *"_ivl_243", 8 0, L_0x558f016abde0;  1 drivers
v0x558f01683c00_0 .net *"_ivl_245", 0 0, L_0x558f016ac140;  1 drivers
v0x558f01683ce0_0 .net *"_ivl_246", 2 0, L_0x558f016ac230;  1 drivers
L_0x7f8af21fc188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558f01683dc0_0 .net *"_ivl_249", 1 0, L_0x7f8af21fc188;  1 drivers
L_0x7f8af21fc1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01683ea0_0 .net *"_ivl_252", 0 0, L_0x7f8af21fc1d0;  1 drivers
v0x558f01683f80_0 .net *"_ivl_253", 9 0, L_0x558f016ac5a0;  1 drivers
L_0x7f8af21fc218 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x558f01684060_0 .net *"_ivl_256", 6 0, L_0x7f8af21fc218;  1 drivers
v0x558f01684140_0 .net *"_ivl_257", 9 0, L_0x558f016ac6e0;  1 drivers
v0x558f01684220_0 .net *"_ivl_258", 9 0, L_0x558f016ace70;  1 drivers
v0x558f01684300_0 .net *"_ivl_27", 22 0, L_0x558f016a5cd0;  1 drivers
v0x558f016843e0_0 .net *"_ivl_28", 24 0, L_0x558f016a5e00;  1 drivers
v0x558f016844c0_0 .net *"_ivl_30", 7 0, L_0x558f016a5f00;  1 drivers
L_0x7f8af21fb768 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f016845a0_0 .net *"_ivl_33", 3 0, L_0x7f8af21fb768;  1 drivers
v0x558f01684680_0 .net *"_ivl_34", 8 0, L_0x558f016a6030;  1 drivers
L_0x7f8af21fb7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01684760_0 .net *"_ivl_37", 0 0, L_0x7f8af21fb7b0;  1 drivers
L_0x7f8af21fb7f8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01684840_0 .net/2u *"_ivl_38", 8 0, L_0x7f8af21fb7f8;  1 drivers
v0x558f01684920_0 .net *"_ivl_4", 7 0, L_0x558f016a5560;  1 drivers
v0x558f01684a00_0 .net *"_ivl_41", 8 0, L_0x558f016a6140;  1 drivers
L_0x7f8af21fb840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01684ae0_0 .net *"_ivl_46", 0 0, L_0x7f8af21fb840;  1 drivers
v0x558f01684bc0_0 .net *"_ivl_47", 9 0, L_0x558f016a6280;  1 drivers
L_0x7f8af21fc338 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x558f01684ca0_0 .net/2u *"_ivl_51", 9 0, L_0x7f8af21fc338;  1 drivers
v0x558f01684d80_0 .net *"_ivl_52", 9 0, L_0x558f016a6440;  1 drivers
v0x558f01684e60_0 .net *"_ivl_55", 22 0, L_0x558f016a6580;  1 drivers
v0x558f01684f40_0 .net *"_ivl_56", 0 0, L_0x558f016a6700;  1 drivers
L_0x7f8af21fb888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558f01685000_0 .net/2u *"_ivl_58", 0 0, L_0x7f8af21fb888;  1 drivers
L_0x7f8af21fb8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f016850e0_0 .net/2u *"_ivl_60", 0 0, L_0x7f8af21fb8d0;  1 drivers
v0x558f016851c0_0 .net *"_ivl_64", 24 0, L_0x558f016a6a70;  1 drivers
v0x558f016852a0_0 .net *"_ivl_66", 7 0, L_0x558f016a6b10;  1 drivers
L_0x7f8af21fb918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01685380_0 .net *"_ivl_69", 3 0, L_0x7f8af21fb918;  1 drivers
L_0x7f8af21fb600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01685460_0 .net *"_ivl_7", 3 0, L_0x7f8af21fb600;  1 drivers
v0x558f01685540_0 .net *"_ivl_70", 8 0, L_0x558f016a68e0;  1 drivers
L_0x7f8af21fb960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01685620_0 .net *"_ivl_73", 0 0, L_0x7f8af21fb960;  1 drivers
L_0x7f8af21fb9a8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01685700_0 .net/2u *"_ivl_74", 8 0, L_0x7f8af21fb9a8;  1 drivers
v0x558f016857e0_0 .net *"_ivl_77", 8 0, L_0x558f016a6d50;  1 drivers
v0x558f016858c0_0 .net *"_ivl_79", 0 0, L_0x558f016a6fa0;  1 drivers
v0x558f016859a0_0 .net *"_ivl_8", 8 0, L_0x558f016a5600;  1 drivers
v0x558f01685a80_0 .net *"_ivl_82", 24 0, L_0x558f016a7130;  1 drivers
v0x558f01685b60_0 .net *"_ivl_84", 7 0, L_0x558f016a72a0;  1 drivers
L_0x7f8af21fb9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558f01685c40_0 .net *"_ivl_87", 3 0, L_0x7f8af21fb9f0;  1 drivers
v0x558f01685d20_0 .net *"_ivl_88", 8 0, L_0x558f016a7390;  1 drivers
L_0x7f8af21fba38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f01685e00_0 .net *"_ivl_91", 0 0, L_0x7f8af21fba38;  1 drivers
L_0x7f8af21fba80 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x558f01685ee0_0 .net/2u *"_ivl_92", 8 0, L_0x7f8af21fba80;  1 drivers
v0x558f01685fc0_0 .net *"_ivl_95", 8 0, L_0x558f016a75b0;  1 drivers
v0x558f016860a0_0 .net "addr_i", 3 0, L_0x558f016a4230;  alias, 1 drivers
v0x558f01686180_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f01686220 .array "data", 31 0, 255 0;
v0x558f016862e0_0 .net "data_i", 255 0, L_0x558f016a46e0;  alias, 1 drivers
v0x558f016863c0_0 .net "data_o", 255 0, L_0x558f016aa120;  alias, 1 drivers
v0x558f016864a0_0 .net "enable_i", 0 0, L_0x558f016a4340;  alias, 1 drivers
v0x558f01686560_0 .net "equal_1", 0 0, L_0x558f016a5af0;  1 drivers
v0x558f01686620_0 .net "equal_2", 0 0, L_0x558f016a6840;  1 drivers
v0x558f016866e0_0 .net "hit_o", 0 0, L_0x558f016a7cf0;  alias, 1 drivers
v0x558f016867a0_0 .var/i "i", 31 0;
v0x558f01686880_0 .var/i "j", 31 0;
v0x558f01686960_0 .net "res_1", 0 0, L_0x558f016a60d0;  1 drivers
v0x558f01687230_0 .net "res_2", 0 0, L_0x558f016a4c90;  1 drivers
v0x558f016872f0_0 .net "rst_i", 0 0, v0x558f0168f950_0;  alias, 1 drivers
v0x558f01687390 .array "tag", 31 0, 24 0;
v0x558f01687430_0 .net "tag_i", 24 0, L_0x558f016a4500;  alias, 1 drivers
v0x558f01687510_0 .net "tag_o", 24 0, L_0x558f016ad000;  alias, 1 drivers
v0x558f016875f0_0 .net "write_i", 0 0, L_0x558f016a4440;  alias, 1 drivers
L_0x558f016a5420 .part L_0x558f016a4500, 0, 23;
L_0x558f016a54c0 .array/port v0x558f01687390, L_0x558f016a56f0;
L_0x558f016a5560 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fb600;
L_0x558f016a5600 .concat [ 8 1 0 0], L_0x558f016a5560, L_0x7f8af21fb648;
L_0x558f016a56f0 .arith/mult 9, L_0x558f016a5600, L_0x7f8af21fb690;
L_0x558f016a5880 .part L_0x558f016a54c0, 0, 23;
L_0x558f016a59b0 .cmp/eq 23, L_0x558f016a5420, L_0x558f016a5880;
L_0x558f016a5af0 .functor MUXZ 1, L_0x7f8af21fb720, L_0x7f8af21fb6d8, L_0x558f016a59b0, C4<>;
L_0x558f016a5cd0 .part L_0x558f016a4500, 0, 23;
L_0x558f016a5e00 .array/port v0x558f01687390, L_0x558f016a6440;
L_0x558f016a5f00 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fb768;
L_0x558f016a6030 .concat [ 8 1 0 0], L_0x558f016a5f00, L_0x7f8af21fb7b0;
L_0x558f016a6140 .arith/mult 9, L_0x558f016a6030, L_0x7f8af21fb7f8;
L_0x558f016a6280 .concat [ 9 1 0 0], L_0x558f016a6140, L_0x7f8af21fb840;
L_0x558f016a6440 .arith/sum 10, L_0x558f016a6280, L_0x7f8af21fc338;
L_0x558f016a6580 .part L_0x558f016a5e00, 0, 23;
L_0x558f016a6700 .cmp/eq 23, L_0x558f016a5cd0, L_0x558f016a6580;
L_0x558f016a6840 .functor MUXZ 1, L_0x7f8af21fb8d0, L_0x7f8af21fb888, L_0x558f016a6700, C4<>;
L_0x558f016a6a70 .array/port v0x558f01687390, L_0x558f016a6d50;
L_0x558f016a6b10 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fb918;
L_0x558f016a68e0 .concat [ 8 1 0 0], L_0x558f016a6b10, L_0x7f8af21fb960;
L_0x558f016a6d50 .arith/mult 9, L_0x558f016a68e0, L_0x7f8af21fb9a8;
L_0x558f016a6fa0 .part L_0x558f016a6a70, 24, 1;
L_0x558f016a7130 .array/port v0x558f01687390, L_0x558f016a7920;
L_0x558f016a72a0 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fb9f0;
L_0x558f016a7390 .concat [ 8 1 0 0], L_0x558f016a72a0, L_0x7f8af21fba38;
L_0x558f016a75b0 .arith/mult 9, L_0x558f016a7390, L_0x7f8af21fba80;
L_0x558f016a76f0 .concat [ 9 1 0 0], L_0x558f016a75b0, L_0x7f8af21fbac8;
L_0x558f016a7920 .arith/sum 10, L_0x558f016a76f0, L_0x7f8af21fc380;
L_0x558f016a7a60 .part L_0x558f016a7130, 24, 1;
L_0x558f016a7e00 .array/port v0x558f01686220, L_0x558f016a81e0;
L_0x558f016a7ea0 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fbb10;
L_0x558f016a80a0 .concat [ 8 1 0 0], L_0x558f016a7ea0, L_0x7f8af21fbb58;
L_0x558f016a81e0 .arith/mult 9, L_0x558f016a80a0, L_0x7f8af21fbba0;
L_0x558f016a8490 .array/port v0x558f01686220, L_0x558f016a8b60;
L_0x558f016a8530 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fbbe8;
L_0x558f016a83c0 .concat [ 8 1 0 0], L_0x558f016a8530, L_0x7f8af21fbc30;
L_0x558f016a87a0 .arith/mult 9, L_0x558f016a83c0, L_0x7f8af21fbc78;
L_0x558f016a8a20 .concat [ 9 1 0 0], L_0x558f016a87a0, L_0x7f8af21fbcc0;
L_0x558f016a8b60 .arith/sum 10, L_0x558f016a8a20, L_0x7f8af21fc3c8;
L_0x558f016a8e60 .functor MUXZ 256, L_0x558f016a8490, L_0x558f016a7e00, L_0x558f016a60d0, C4<>;
L_0x558f016a8fa0 .array/port v0x558f01686220, L_0x558f016a9df0;
L_0x558f016a91a0 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fbd08;
L_0x558f016a9290 .concat [ 8 1 0 0], L_0x558f016a91a0, L_0x7f8af21fbd50;
L_0x558f016a9540 .arith/mult 9, L_0x558f016a9290, L_0x7f8af21fbd98;
L_0x558f016a9680 .part/v v0x558f0167f920_0, L_0x558f016a4230, 1;
L_0x558f016a98a0 .concat [ 1 2 0 0], L_0x558f016a9680, L_0x7f8af21fbde0;
L_0x558f016a99e0 .concat [ 9 1 0 0], L_0x558f016a9540, L_0x7f8af21fbe28;
L_0x558f016a9cb0 .concat [ 3 7 0 0], L_0x558f016a98a0, L_0x7f8af21fbe70;
L_0x558f016a9df0 .arith/sum 10, L_0x558f016a99e0, L_0x558f016a9cb0;
L_0x558f016aa120 .functor MUXZ 256, L_0x558f016a8fa0, L_0x558f016a8e60, L_0x558f016a7cf0, C4<>;
L_0x558f016aa210 .array/port v0x558f01687390, L_0x558f016aa850;
L_0x558f016aa460 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fbeb8;
L_0x558f016aa550 .concat [ 8 1 0 0], L_0x558f016aa460, L_0x7f8af21fbf00;
L_0x558f016aa850 .arith/mult 9, L_0x558f016aa550, L_0x7f8af21fbf48;
L_0x558f016aa9e0 .array/port v0x558f01687390, L_0x558f016ab4d0;
L_0x558f016aac50 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fbf90;
L_0x558f016aad40 .concat [ 8 1 0 0], L_0x558f016aac50, L_0x7f8af21fbfd8;
L_0x558f016ab060 .arith/mult 9, L_0x558f016aad40, L_0x7f8af21fc020;
L_0x558f016ab1a0 .concat [ 9 1 0 0], L_0x558f016ab060, L_0x7f8af21fc068;
L_0x558f016ab4d0 .arith/sum 10, L_0x558f016ab1a0, L_0x7f8af21fc410;
L_0x558f016ab610 .functor MUXZ 25, L_0x558f016aa9e0, L_0x558f016aa210, L_0x558f016a60d0, C4<>;
L_0x558f016ab900 .array/port v0x558f01687390, L_0x558f016ace70;
L_0x558f016ab9a0 .concat [ 4 4 0 0], L_0x558f016a4230, L_0x7f8af21fc0b0;
L_0x558f016abca0 .concat [ 8 1 0 0], L_0x558f016ab9a0, L_0x7f8af21fc0f8;
L_0x558f016abde0 .arith/mult 9, L_0x558f016abca0, L_0x7f8af21fc140;
L_0x558f016ac140 .part/v v0x558f0167f920_0, L_0x558f016a4230, 1;
L_0x558f016ac230 .concat [ 1 2 0 0], L_0x558f016ac140, L_0x7f8af21fc188;
L_0x558f016ac5a0 .concat [ 9 1 0 0], L_0x558f016abde0, L_0x7f8af21fc1d0;
L_0x558f016ac6e0 .concat [ 3 7 0 0], L_0x558f016ac230, L_0x7f8af21fc218;
L_0x558f016ace70 .arith/sum 10, L_0x558f016ac5a0, L_0x558f016ac6e0;
L_0x558f016ad000 .functor MUXZ 25, L_0x558f016ab900, L_0x558f016ab610, L_0x558f016a7cf0, C4<>;
S_0x558f0168e100 .scope module, "Data_Memory" "Data_Memory" 2 37, 25 1 0, S_0x558f0151a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x558f01659380 .param/l "STATE_IDLE" 0 25 31, C4<0>;
P_0x558f016593c0 .param/l "STATE_WAIT" 0 25 32, C4<1>;
L_0x558f016a8c00 .functor AND 1, L_0x558f016ad390, L_0x558f016ad480, C4<1>, C4<1>;
L_0x7f8af21fc260 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558f0168e4b0_0 .net/2u *"_ivl_0", 1 0, L_0x7f8af21fc260;  1 drivers
v0x558f0168e590_0 .net *"_ivl_10", 31 0, L_0x558f016ad660;  1 drivers
v0x558f0168e670_0 .net *"_ivl_12", 26 0, L_0x558f016ad5c0;  1 drivers
L_0x7f8af21fc2f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x558f0168e730_0 .net *"_ivl_14", 4 0, L_0x7f8af21fc2f0;  1 drivers
v0x558f0168e810_0 .net *"_ivl_2", 0 0, L_0x558f016ad390;  1 drivers
L_0x7f8af21fc2a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x558f0168e920_0 .net/2u *"_ivl_4", 3 0, L_0x7f8af21fc2a8;  1 drivers
v0x558f0168ea00_0 .net *"_ivl_6", 0 0, L_0x558f016ad480;  1 drivers
v0x558f0168eac0_0 .net "ack_o", 0 0, L_0x558f016a8c00;  alias, 1 drivers
v0x558f0168ebb0_0 .net "addr", 26 0, L_0x558f016ad7a0;  1 drivers
v0x558f0168ed20_0 .net "addr_i", 31 0, L_0x558f016a4d00;  alias, 1 drivers
v0x558f0168ede0_0 .net "clk_i", 0 0, v0x558f0168f890_0;  alias, 1 drivers
v0x558f0168ee80_0 .var "count", 3 0;
v0x558f0168ef60_0 .var "data", 255 0;
v0x558f0168f040_0 .net "data_i", 255 0, L_0x558f016a4e30;  alias, 1 drivers
v0x558f0168f150_0 .net "data_o", 255 0, v0x558f0168ef60_0;  alias, 1 drivers
v0x558f0168f260_0 .net "enable_i", 0 0, L_0x558f016a47d0;  alias, 1 drivers
v0x558f0168f350 .array "memory", 511 0, 255 0;
v0x558f0168f520_0 .net "rst_i", 0 0, v0x558f0168f950_0;  alias, 1 drivers
v0x558f0168f5c0_0 .var "state", 1 0;
v0x558f0168f6a0_0 .net "write_i", 0 0, L_0x558f016a4f30;  alias, 1 drivers
L_0x558f016ad390 .cmp/eq 2, v0x558f0168f5c0_0, L_0x7f8af21fc260;
L_0x558f016ad480 .cmp/eq 4, v0x558f0168ee80_0, L_0x7f8af21fc2a8;
L_0x558f016ad5c0 .part L_0x558f016a4d00, 5, 27;
L_0x558f016ad660 .concat [ 27 5 0 0], L_0x558f016ad5c0, L_0x7f8af21fc2f0;
L_0x558f016ad7a0 .part L_0x558f016ad660, 0, 27;
    .scope S_0x558f0167eaa0;
T_0 ;
    %wait E_0x558f0167ecc0;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167ee20_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167ee20_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558f0167ee20_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558f0167ee20_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 20;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 7;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 5;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 21;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 1;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 6;
    %load/vec4 v0x558f0167ed40_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558f0167ee20_0, 4, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558f0161d6f0;
T_1 ;
    %wait E_0x558f01526130;
    %load/vec4 v0x558f0163b840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %and;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %xor;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x558f01633a60_0;
    %ix/getv 4, v0x558f01633130_0;
    %shiftl 4;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %add;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %sub;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %mul;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %add;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %add;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x558f01633a60_0;
    %load/vec4 v0x558f01633130_0;
    %add;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f0162e210_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558f0161d9e0;
T_2 ;
    %wait E_0x558f0150b680;
    %load/vec4 v0x558f01627da0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x558f01627500_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x558f01627500_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x558f0162d8e0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558f0167c7d0;
T_3 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f0167cfe0_0;
    %load/vec4 v0x558f0167ca30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x558f0167cb10_0;
    %load/vec4 v0x558f0167ca30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f0167e390, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558f01621a60;
T_4 ;
    %wait E_0x558f016663f0;
    %load/vec4 v0x558f01671770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558f01671830_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016716b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016715c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558f01671260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01671360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01671420_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558f01673330;
T_5 ;
    %wait E_0x558f01666430;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f01673940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f01673b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01673f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01673fd0_0, 0, 1;
    %load/vec4 v0x558f01673cb0_0;
    %load/vec4 v0x558f01673bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558f01673690_0;
    %load/vec4 v0x558f01673bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558f01673940_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01673f10_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x558f01673cb0_0;
    %load/vec4 v0x558f01673bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558f01673790_0;
    %load/vec4 v0x558f01673bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558f01673b10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f01673fd0_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x558f01673e50_0;
    %load/vec4 v0x558f01673d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558f01673f10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558f01673690_0;
    %load/vec4 v0x558f01673d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558f01673940_0, 0, 2;
T_5.4 ;
    %load/vec4 v0x558f01673e50_0;
    %load/vec4 v0x558f01673d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558f01673fd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558f01673790_0;
    %load/vec4 v0x558f01673d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558f01673b10_0, 0, 2;
T_5.6 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558f01672280;
T_6 ;
    %wait E_0x558f01667dc0;
    %load/vec4 v0x558f016725c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v0x558f016724c0_0;
    %store/vec4 v0x558f01672790_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x558f016724c0_0;
    %store/vec4 v0x558f01672790_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x558f01672980_0;
    %store/vec4 v0x558f01672790_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x558f016726a0_0;
    %store/vec4 v0x558f01672790_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558f01672b10;
T_7 ;
    %wait E_0x558f016655e0;
    %load/vec4 v0x558f01672e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v0x558f01672d40_0;
    %store/vec4 v0x558f01673020_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x558f01672d40_0;
    %store/vec4 v0x558f01673020_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x558f016731c0_0;
    %store/vec4 v0x558f01673020_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x558f01672f20_0;
    %store/vec4 v0x558f01673020_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558f01674190;
T_8 ;
    %wait E_0x558f01674410;
    %load/vec4 v0x558f016744a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x558f01674740_0;
    %load/vec4 v0x558f016747e0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01674670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f016749f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01674580_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x558f01674740_0;
    %load/vec4 v0x558f01674910_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01674670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f016749f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01674580_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01674670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016749f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01674580_0, 0;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01674670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016749f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01674580_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558f016770e0;
T_9 ;
    %wait E_0x558f016773b0;
    %load/vec4 v0x558f01677780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f01677690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x558f01677890_0;
    %inv;
    %load/vec4 v0x558f01677430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x558f01677950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x558f01677590_0;
    %assign/vec4 v0x558f01677690_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f01677690_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558f0167adf0;
T_10 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f0167b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x558f0167b700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f0167b410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f0167b5a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x558f0167b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f0167b410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f0167b5a0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x558f0167b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x558f0167b410_0;
    %assign/vec4 v0x558f0167b410_0, 0;
    %load/vec4 v0x558f0167b5a0_0;
    %assign/vec4 v0x558f0167b5a0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x558f0167b370_0;
    %assign/vec4 v0x558f0167b410_0, 0;
    %load/vec4 v0x558f0167b500_0;
    %assign/vec4 v0x558f0167b5a0_0, 0;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558f01678e00;
T_11 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f0167a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x558f0167a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x558f01679d70_0;
    %assign/vec4 v0x558f01679e40_0, 0;
    %load/vec4 v0x558f0167a190_0;
    %assign/vec4 v0x558f0167a260_0, 0;
    %load/vec4 v0x558f0167a4d0_0;
    %assign/vec4 v0x558f0167a570_0, 0;
    %load/vec4 v0x558f0167a730_0;
    %assign/vec4 v0x558f0167a7d0_0, 0;
    %load/vec4 v0x558f01679af0_0;
    %assign/vec4 v0x558f01679b90_0, 0;
    %load/vec4 v0x558f01679c30_0;
    %assign/vec4 v0x558f01679cd0_0, 0;
    %load/vec4 v0x558f01679f10_0;
    %assign/vec4 v0x558f0167a0c0_0, 0;
    %load/vec4 v0x558f0167a330_0;
    %assign/vec4 v0x558f0167a400_0, 0;
    %load/vec4 v0x558f01679950_0;
    %assign/vec4 v0x558f01679a20_0, 0;
    %load/vec4 v0x558f01679600_0;
    %assign/vec4 v0x558f016796f0_0, 0;
    %load/vec4 v0x558f016797e0_0;
    %assign/vec4 v0x558f01679880_0, 0;
    %load/vec4 v0x558f01679250_0;
    %assign/vec4 v0x558f01679360_0, 0;
    %load/vec4 v0x558f01679430_0;
    %assign/vec4 v0x558f01679530_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x558f01679e40_0;
    %assign/vec4 v0x558f01679e40_0, 0;
    %load/vec4 v0x558f0167a260_0;
    %assign/vec4 v0x558f0167a260_0, 0;
    %load/vec4 v0x558f0167a570_0;
    %assign/vec4 v0x558f0167a570_0, 0;
    %load/vec4 v0x558f0167a7d0_0;
    %assign/vec4 v0x558f0167a7d0_0, 0;
    %load/vec4 v0x558f01679b90_0;
    %assign/vec4 v0x558f01679b90_0, 0;
    %load/vec4 v0x558f01679cd0_0;
    %assign/vec4 v0x558f01679cd0_0, 0;
    %load/vec4 v0x558f0167a0c0_0;
    %assign/vec4 v0x558f0167a0c0_0, 0;
    %load/vec4 v0x558f0167a400_0;
    %assign/vec4 v0x558f0167a400_0, 0;
    %load/vec4 v0x558f01679a20_0;
    %assign/vec4 v0x558f01679a20_0, 0;
    %load/vec4 v0x558f016796f0_0;
    %assign/vec4 v0x558f016796f0_0, 0;
    %load/vec4 v0x558f01679880_0;
    %assign/vec4 v0x558f01679880_0, 0;
    %load/vec4 v0x558f01679360_0;
    %assign/vec4 v0x558f01679360_0, 0;
    %load/vec4 v0x558f01679530_0;
    %assign/vec4 v0x558f01679530_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558f01677b30;
T_12 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f01678ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x558f01678b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x558f01677ef0_0;
    %assign/vec4 v0x558f01677fd0_0, 0;
    %load/vec4 v0x558f01678200_0;
    %assign/vec4 v0x558f01678340_0, 0;
    %load/vec4 v0x558f01678720_0;
    %assign/vec4 v0x558f016787e0_0, 0;
    %load/vec4 v0x558f01678880_0;
    %assign/vec4 v0x558f01678920_0, 0;
    %load/vec4 v0x558f016785a0_0;
    %assign/vec4 v0x558f01678660_0, 0;
    %load/vec4 v0x558f016780c0_0;
    %assign/vec4 v0x558f01678160_0, 0;
    %load/vec4 v0x558f01678420_0;
    %assign/vec4 v0x558f016784e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x558f01677fd0_0;
    %assign/vec4 v0x558f01677fd0_0, 0;
    %load/vec4 v0x558f01678340_0;
    %assign/vec4 v0x558f01678340_0, 0;
    %load/vec4 v0x558f016787e0_0;
    %assign/vec4 v0x558f016787e0_0, 0;
    %load/vec4 v0x558f01678920_0;
    %assign/vec4 v0x558f01678920_0, 0;
    %load/vec4 v0x558f01678660_0;
    %assign/vec4 v0x558f01678660_0, 0;
    %load/vec4 v0x558f01678160_0;
    %assign/vec4 v0x558f01678160_0, 0;
    %load/vec4 v0x558f016784e0_0;
    %assign/vec4 v0x558f016784e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558f0167b8a0;
T_13 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f0167c430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x558f0167c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x558f0167bb70_0;
    %assign/vec4 v0x558f0167bc50_0, 0;
    %load/vec4 v0x558f0167bd40_0;
    %assign/vec4 v0x558f0167be10_0, 0;
    %load/vec4 v0x558f0167c0c0_0;
    %assign/vec4 v0x558f0167c1b0_0, 0;
    %load/vec4 v0x558f0167c250_0;
    %assign/vec4 v0x558f0167c2f0_0, 0;
    %load/vec4 v0x558f0167bf00_0;
    %assign/vec4 v0x558f0167bff0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x558f0167bc50_0;
    %assign/vec4 v0x558f0167bc50_0, 0;
    %load/vec4 v0x558f0167be10_0;
    %assign/vec4 v0x558f0167be10_0, 0;
    %load/vec4 v0x558f0167c1b0_0;
    %assign/vec4 v0x558f0167c1b0_0, 0;
    %load/vec4 v0x558f0167c2f0_0;
    %assign/vec4 v0x558f0167c2f0_0, 0;
    %load/vec4 v0x558f0167bff0_0;
    %assign/vec4 v0x558f0167bff0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558f0167f620;
T_14 ;
    %wait E_0x558f016773b0;
    %load/vec4 v0x558f016872f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f016867a0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x558f016867a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01686880_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x558f01686880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x558f016867a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x558f01686880_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01687390, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f016867a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x558f01686880_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01686220, 0, 4;
    %load/vec4 v0x558f01686880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01686880_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0x558f016867a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f016867a0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558f0167f920_0, 0;
T_14.0 ;
    %load/vec4 v0x558f016864a0_0;
    %load/vec4 v0x558f016875f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x558f01687390, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x558f01687430_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x558f016862e0_0;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01686220, 0, 4;
    %load/vec4 v0x558f01687430_0;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01687390, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01687390, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558f016860a0_0;
    %assign/vec4/off/d v0x558f0167f920_0, 4, 5;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f01687390, 4;
    %parti/s 23, 0, 2;
    %load/vec4 v0x558f01687430_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x558f016862e0_0;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01686220, 0, 4;
    %load/vec4 v0x558f01687430_0;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01687390, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01687390, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558f016860a0_0;
    %assign/vec4/off/d v0x558f0167f920_0, 4, 5;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x558f016862e0_0;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x558f0167f920_0;
    %load/vec4 v0x558f016860a0_0;
    %part/u 1;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01686220, 0, 4;
    %load/vec4 v0x558f01687430_0;
    %load/vec4 v0x558f016860a0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x558f0167f920_0;
    %load/vec4 v0x558f016860a0_0;
    %part/u 1;
    %pad/u 3;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f01687390, 0, 4;
    %load/vec4 v0x558f0167f920_0;
    %load/vec4 v0x558f016860a0_0;
    %part/u 1;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558f016860a0_0;
    %assign/vec4/off/d v0x558f0167f920_0, 4, 5;
T_14.11 ;
T_14.9 ;
T_14.6 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558f0167f620;
T_15 ;
    %wait E_0x558f016773b0;
    %load/vec4 v0x558f016866e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x558f01686960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558f016860a0_0;
    %assign/vec4/off/d v0x558f0167f920_0, 4, 5;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558f016860a0_0;
    %assign/vec4/off/d v0x558f0167f920_0, 4, 5;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x558f0167ef70;
T_16 ;
    %wait E_0x558f0167f5c0;
    %load/vec4 v0x558f01689570_0;
    %load/vec4 v0x558f01688b40_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %assign/vec4 v0x558f01688840_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x558f0167ef70;
T_17 ;
    %wait E_0x558f0167f560;
    %load/vec4 v0x558f01689570_0;
    %assign/vec4 v0x558f01689ba0_0, 0;
    %load/vec4 v0x558f016888e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558f01688b40_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x558f01689ba0_0, 4, 5;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x558f0167ef70;
T_18 ;
    %wait E_0x558f016773b0;
    %load/vec4 v0x558f01689650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016884c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689c80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x558f01689ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x558f01688c20_0;
    %load/vec4 v0x558f01688e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
T_18.9 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x558f01689880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01689270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f016893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016884c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01689c80_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01689270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016884c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689c80_0, 0;
T_18.11 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x558f01688f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016893f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f016884c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689c80_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
T_18.13 ;
    %jmp T_18.7;
T_18.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016884c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689c80_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x558f01688f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f01689270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016893f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f016884c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f01689c80_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x558f01689ac0_0, 0;
T_18.15 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558f0168e100;
T_19 ;
    %wait E_0x558f016773b0;
    %load/vec4 v0x558f0168f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f0168f5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558f0168ee80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x558f0168f5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x558f0168f260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558f0168f5c0_0, 0;
    %load/vec4 v0x558f0168ee80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558f0168ee80_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x558f0168ee80_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f0168f5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558f0168ee80_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x558f0168ee80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558f0168ee80_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x558f0168e100;
T_20 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f0168eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x558f0168f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x558f0168f040_0;
    %ix/getv 3, v0x558f0168ebb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f0168f350, 0, 4;
    %load/vec4 v0x558f0168f040_0;
    %assign/vec4 v0x558f0168ef60_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x558f0168ebb0_0;
    %load/vec4a v0x558f0168f350, 4;
    %store/vec4 v0x558f0168ef60_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x558f0151a470;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x558f0168f890_0;
    %inv;
    %store/vec4 v0x558f0168f890_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x558f0151a470;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0168fb50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0168f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f0168f950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0168fa10_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0168f950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f0168fa10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x558f01690040_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x558f01690040_0;
    %store/vec4a v0x558f01675320, 4, 0;
    %load/vec4 v0x558f01690040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690200_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x558f01690200_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x558f01690040_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x558f01690040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x558f01690200_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f01687390, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f01690040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x558f01690200_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f01686220, 4, 0;
    %load/vec4 v0x558f01690040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x558f01690200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690200_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x558f01690040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x558f01690040_0;
    %store/vec4a v0x558f0167e390, 4, 0;
    %load/vec4 v0x558f01690040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167b410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01679e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167a260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167a570_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558f0167a7d0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558f01679b90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0167a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01679a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016796f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01679880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558f01679360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01679530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01677fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01678340_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558f016787e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01678920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01678660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f01678160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f016784e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167bc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f0167be10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558f0167c1b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0167c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0167bff0_0, 0, 1;
    %vpi_call 2 113 "$readmemb", "instruction_3.txt", v0x558f01675320 {0 0 0};
    %vpi_func 2 117 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x558f01690440_0, 0, 32;
    %vpi_func 2 119 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x558f01690520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x558f01690040_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x558f01690040_0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %load/vec4 v0x558f01690040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558f0168f350, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x558f0151a470;
T_23 ;
    %wait E_0x558f016772c0;
    %load/vec4 v0x558f0168fb50_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 145 "$fdisplay", v0x558f01690440_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690200_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x558f01690200_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x558f01690040_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x558f01690040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x558f01690200_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x558f01687390, 4;
    %store/vec4 v0x558f01690710_0, 0, 25;
    %load/vec4 v0x558f01690040_0;
    %pad/s 4;
    %store/vec4 v0x558f01690120_0, 0, 4;
    %load/vec4 v0x558f01690710_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x558f01690120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558f0168fab0_0, 0, 27;
    %load/vec4 v0x558f01690710_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x558f01690040_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x558f01690200_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x558f01686220, 4;
    %ix/getv 4, v0x558f0168fab0_0;
    %store/vec4a v0x558f0168f350, 4, 0;
T_23.6 ;
    %load/vec4 v0x558f01690040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690040_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x558f01690200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f01690200_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v0x558f0168fb50_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.8, 5;
    %vpi_call 2 157 "$finish" {0 0 0};
T_23.8 ;
    %vpi_call 2 161 "$fdisplay", v0x558f01690440_0, "cycle = %0d, Start = %b\012PC = %d", v0x558f0168fb50_0, v0x558f0168fa10_0, v0x558f01677690_0 {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x558f01690440_0, "Registers" {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x558f01690440_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x558f0167e390, 0>, &A<v0x558f0167e390, 8>, &A<v0x558f0167e390, 16>, &A<v0x558f0167e390, 24> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x558f01690440_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x558f0167e390, 1>, &A<v0x558f0167e390, 9>, &A<v0x558f0167e390, 17>, &A<v0x558f0167e390, 25> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x558f01690440_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x558f0167e390, 2>, &A<v0x558f0167e390, 10>, &A<v0x558f0167e390, 18>, &A<v0x558f0167e390, 26> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x558f01690440_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x558f0167e390, 3>, &A<v0x558f0167e390, 11>, &A<v0x558f0167e390, 19>, &A<v0x558f0167e390, 27> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x558f01690440_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x558f0167e390, 4>, &A<v0x558f0167e390, 12>, &A<v0x558f0167e390, 20>, &A<v0x558f0167e390, 28> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x558f01690440_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x558f0167e390, 5>, &A<v0x558f0167e390, 13>, &A<v0x558f0167e390, 21>, &A<v0x558f0167e390, 29> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v0x558f01690440_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x558f0167e390, 6>, &A<v0x558f0167e390, 14>, &A<v0x558f0167e390, 22>, &A<v0x558f0167e390, 30> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0x558f01690440_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x558f0167e390, 7>, &A<v0x558f0167e390, 15>, &A<v0x558f0167e390, 23>, &A<v0x558f0167e390, 31> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0000 = %h", &A<v0x558f0168f350, 0> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0020 = %h", &A<v0x558f0168f350, 1> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0040 = %h", &A<v0x558f0168f350, 2> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0200 = %h", &A<v0x558f0168f350, 16> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0220 = %h", &A<v0x558f0168f350, 17> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0240 = %h", &A<v0x558f0168f350, 18> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0400 = %h", &A<v0x558f0168f350, 32> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0420 = %h", &A<v0x558f0168f350, 33> {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x558f01690440_0, "Data Memory: 0x0440 = %h", &A<v0x558f0168f350, 34> {0 0 0};
    %vpi_call 2 187 "$fdisplay", v0x558f01690440_0, "\012" {0 0 0};
    %load/vec4 v0x558f01688ce0_0;
    %load/vec4 v0x558f01689ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x558f01689880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x558f016886d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 194 "$fdisplay", v0x558f01690520_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x558f0168fb50_0, v0x558f016887a0_0, v0x558f016888e0_0 {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x558f01688600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 196 "$fdisplay", v0x558f01690520_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x558f0168fb50_0, v0x558f016887a0_0, v0x558f016889b0_0 {0 0 0};
T_23.16 ;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x558f016886d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 200 "$fdisplay", v0x558f01690520_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x558f0168fb50_0, v0x558f016887a0_0, v0x558f016888e0_0 {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v0x558f01688600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 2 202 "$fdisplay", v0x558f01690520_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x558f0168fb50_0, v0x558f016887a0_0, v0x558f016889b0_0 {0 0 0};
T_23.20 ;
T_23.19 ;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f0168ff80_0, 0, 1;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x558f01688ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x558f0168ff80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0x558f016886d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 209 "$fdisplay", v0x558f01690520_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x558f0168fb50_0, v0x558f016887a0_0, v0x558f016888e0_0 {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x558f01688600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %vpi_call 2 211 "$fdisplay", v0x558f01690520_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x558f0168fb50_0, v0x558f016887a0_0, v0x558f016889b0_0 {0 0 0};
T_23.28 ;
T_23.27 ;
T_23.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f0168ff80_0, 0, 1;
T_23.22 ;
T_23.11 ;
    %load/vec4 v0x558f0168fb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f0168fb50_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
