{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:00:44 2018 " "Info: Processing started: Wed Feb 28 21:00:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clkdic -c clkdiv " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clkdic -c clkdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-BEHAV " "Info: Found design unit 1: clkdiv-BEHAV" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-behav " "Info: Found design unit 1: second-behav" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-behav " "Info: Found design unit 1: minute-behav" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-behav " "Info: Found design unit 1: hour-behav" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 day-behav " "Info: Found design unit 1: day-behav" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 day " "Info: Found entity 1: day" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "month.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file month.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 month-behav " "Info: Found design unit 1: month-behav" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 month " "Info: Found entity 1: month" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "year.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file year.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year-behav " "Info: Found design unit 1: year-behav" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 year " "Info: Found entity 1: year" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set-behav " "Info: Found design unit 1: set-behav" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 set " "Info: Found entity 1: set" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file change1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 change1-behav " "Info: Found design unit 1: change1-behav" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 change1 " "Info: Found entity 1: change1" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behav " "Info: Found design unit 1: seg-behav" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_read.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_read-behav " "Info: Found design unit 1: key_read-behav" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 key_read " "Info: Found entity 1: key_read" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modes-behav " "Info: Found design unit 1: modes-behav" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 modes " "Info: Found entity 1: modes" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-Behav " "Info: Found design unit 1: light-Behav" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_minute-behav " "Info: Found design unit 1: alarm_minute-behav" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_minute " "Info: Found entity 1: alarm_minute" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_hour-behav " "Info: Found design unit 1: alarm_hour-behav" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_hour " "Info: Found entity 1: alarm_hour" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_set-behav " "Info: Found design unit 1: alarm_set-behav" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_set " "Info: Found entity 1: alarm_set" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-behav " "Info: Found design unit 1: alarm_clock-behav" {  } { { "alarm_clock.vhd" "" { Text "D:/altera/test/alarm_clock.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Info: Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "D:/altera/test/alarm_clock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-behav " "Info: Found design unit 1: reset-behav" {  } { { "reset.vhd" "" { Text "D:/altera/test/reset.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "reset.vhd" "" { Text "D:/altera/test/reset.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set set:inst20 " "Info: Elaborating entity \"set\" for hierarchy \"set:inst20\"" {  } { { "Block1.bdf" "inst20" { Schematic "D:/altera/test/Block1.bdf" { { 552 928 1056 744 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r set.vhd(26) " "Warning (10492): VHDL Process Statement warning at set.vhd(26): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yeari_h set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"yeari_h\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mini set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"mini\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "houri set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"houri\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dayi set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"dayi\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "monthi set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"monthi\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led1 set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"led1\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led2 set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"led2\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led3 set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"led3\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 set.vhd(14) " "Info (10041): Inferred latch for \"led3\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 set.vhd(14) " "Info (10041): Inferred latch for \"led2\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 set.vhd(14) " "Info (10041): Inferred latch for \"led1\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monthi set.vhd(14) " "Info (10041): Inferred latch for \"monthi\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayi set.vhd(14) " "Info (10041): Inferred latch for \"dayi\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "houri set.vhd(14) " "Info (10041): Inferred latch for \"houri\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mini set.vhd(14) " "Info (10041): Inferred latch for \"mini\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yeari_h set.vhd(14) " "Info (10041): Inferred latch for \"yeari_h\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst13 " "Info: Elaborating entity \"second\" for hierarchy \"second:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/altera/test/Block1.bdf" { { 216 728 840 312 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/altera/test/Block1.bdf" { { 216 608 704 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst21 " "Info: Elaborating entity \"reset\" for hierarchy \"reset:inst21\"" {  } { { "Block1.bdf" "inst21" { Schematic "D:/altera/test/Block1.bdf" { { 376 464 560 472 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_read key_read:inst11 " "Info: Elaborating entity \"key_read\" for hierarchy \"key_read:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "D:/altera/test/Block1.bdf" { { 728 640 760 824 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst14 " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "D:/altera/test/Block1.bdf" { { 264 952 1064 360 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst15 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "D:/altera/test/Block1.bdf" { { 288 1120 1232 384 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "day day:inst16 " "Info: Elaborating entity \"day\" for hierarchy \"day:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "D:/altera/test/Block1.bdf" { { 464 1152 1280 560 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "month month:inst17 " "Info: Elaborating entity \"month\" for hierarchy \"month:inst17\"" {  } { { "Block1.bdf" "inst17" { Schematic "D:/altera/test/Block1.bdf" { { 400 904 1024 496 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel month.vhd(13) " "Warning (10631): VHDL Process Statement warning at month.vhd(13): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] month.vhd(13) " "Info (10041): Inferred latch for \"sel\[0\]\" at month.vhd(13)" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] month.vhd(13) " "Info (10041): Inferred latch for \"sel\[1\]\" at month.vhd(13)" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year year:inst18 " "Info: Elaborating entity \"year\" for hierarchy \"year:inst18\"" {  } { { "Block1.bdf" "inst18" { Schematic "D:/altera/test/Block1.bdf" { { 360 704 816 456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modes modes:inst9 " "Info: Elaborating entity \"modes\" for hierarchy \"modes:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "D:/altera/test/Block1.bdf" { { 512 648 744 608 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst7 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "D:/altera/test/Block1.bdf" { { 168 1704 1856 264 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt seg.vhd(93) " "Warning (10492): VHDL Process Statement warning at seg.vhd(93): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(95) " "Warning (10492): VHDL Process Statement warning at seg.vhd(95): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(96) " "Warning (10492): VHDL Process Statement warning at seg.vhd(96): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(97) " "Warning (10492): VHDL Process Statement warning at seg.vhd(97): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(98) " "Warning (10492): VHDL Process Statement warning at seg.vhd(98): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(99) " "Warning (10492): VHDL Process Statement warning at seg.vhd(99): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(100) " "Warning (10492): VHDL Process Statement warning at seg.vhd(100): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(101) " "Warning (10492): VHDL Process Statement warning at seg.vhd(101): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(102) " "Warning (10492): VHDL Process Statement warning at seg.vhd(102): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg_duan seg.vhd(47) " "Warning (10631): VHDL Process Statement warning at seg.vhd(47): inferring latch(es) for signal or variable \"seg_duan\", which holds its previous value in one or more paths through the process" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(122) " "Warning (10492): VHDL Process Statement warning at seg.vhd(122): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(123) " "Warning (10492): VHDL Process Statement warning at seg.vhd(123): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(124) " "Warning (10492): VHDL Process Statement warning at seg.vhd(124): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(125) " "Warning (10492): VHDL Process Statement warning at seg.vhd(125): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(126) " "Warning (10492): VHDL Process Statement warning at seg.vhd(126): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(127) " "Warning (10492): VHDL Process Statement warning at seg.vhd(127): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(128) " "Warning (10492): VHDL Process Statement warning at seg.vhd(128): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(129) " "Warning (10492): VHDL Process Statement warning at seg.vhd(129): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(130) " "Warning (10492): VHDL Process Statement warning at seg.vhd(130): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(131) " "Warning (10492): VHDL Process Statement warning at seg.vhd(131): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(132) " "Warning (10492): VHDL Process Statement warning at seg.vhd(132): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(133) " "Warning (10492): VHDL Process Statement warning at seg.vhd(133): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(134) " "Warning (10492): VHDL Process Statement warning at seg.vhd(134): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(135) " "Warning (10492): VHDL Process Statement warning at seg.vhd(135): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(136) " "Warning (10492): VHDL Process Statement warning at seg.vhd(136): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(137) " "Warning (10492): VHDL Process Statement warning at seg.vhd(137): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[0\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[0\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[1\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[1\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[2\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[2\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[3\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[3\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[4\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[4\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[5\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[5\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[6\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[6\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[7\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[7\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change1 change1:inst " "Info: Elaborating entity \"change1\" for hierarchy \"change1:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/altera/test/Block1.bdf" { { 184 1440 1624 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_hour alarm_hour:inst5 " "Info: Elaborating entity \"alarm_hour\" for hierarchy \"alarm_hour:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "D:/altera/test/Block1.bdf" { { 824 1040 1152 920 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset alarm_hour.vhd(13) " "Warning (10492): VHDL Process Statement warning at alarm_hour.vhd(13): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_set alarm_set:inst2 " "Info: Elaborating entity \"alarm_set\" for hierarchy \"alarm_set:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/altera/test/Block1.bdf" { { 840 864 984 968 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_minute alarm_minute:inst6 " "Info: Elaborating entity \"alarm_minute\" for hierarchy \"alarm_minute:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "D:/altera/test/Block1.bdf" { { 944 1048 1160 1040 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset alarm_minute.vhd(13) " "Warning (10492): VHDL Process Statement warning at alarm_minute.vhd(13): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:inst8 " "Info: Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "D:/altera/test/Block1.bdf" { { -48 1464 1616 112 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:inst4 " "Info: Elaborating entity \"light\" for hierarchy \"light:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/altera/test/Block1.bdf" { { 56 1720 1840 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "clkdiv:inst1\|TIME\[0\] seg:inst7\|clk2 " "Info: Duplicate register \"clkdiv:inst1\|TIME\[0\]\" merged to single register \"seg:inst7\|clk2\"" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 11 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "change1:inst\|key_value\[1\] data_in GND " "Warning (14130): Reduced register \"change1:inst\|key_value\[1\]\" with stuck data_in port to stuck value GND" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|led1 " "Warning: Latch set:inst20\|led1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[2\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|led2 " "Warning: Latch set:inst20\|led2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[1\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|led3 " "Warning: Latch set:inst20\|led3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[0\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[0\] " "Warning: Latch seg:inst7\|seg_duan\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[1\] " "Warning: Latch seg:inst7\|seg_duan\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA second:inst13\|r\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal second:inst13\|r\[2\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[2\] " "Warning: Latch seg:inst7\|seg_duan\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[3\] " "Warning: Latch seg:inst7\|seg_duan\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[4\] " "Warning: Latch seg:inst7\|seg_duan\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[5\] " "Warning: Latch seg:inst7\|seg_duan\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[6\] " "Warning: Latch seg:inst7\|seg_duan\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|mini " "Warning: Latch set:inst20\|mini has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[1\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|monthi " "Warning: Latch set:inst20\|monthi has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modes:inst9\|t " "Warning: Ports D and ENA on the latch are fed by the same signal modes:inst9\|t" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|houri " "Warning: Latch set:inst20\|houri has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modes:inst9\|t " "Warning: Ports D and ENA on the latch are fed by the same signal modes:inst9\|t" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|dayi " "Warning: Latch set:inst20\|dayi has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modes:inst9\|t " "Warning: Ports D and ENA on the latch are fed by the same signal modes:inst9\|t" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "month:inst17\|sel\[0\] " "Warning: Latch month:inst17\|sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA month:inst17\|r\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal month:inst17\|r\[4\]" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "month:inst17\|sel\[1\] " "Warning: Latch month:inst17\|sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA month:inst17\|r\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal month:inst17\|r\[0\]" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "year:inst18\|a\[2\] data_in GND " "Warning (14130): Reduced register \"year:inst18\|a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "856 " "Info: Implemented 856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "841 " "Info: Implemented 841 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Allocated 223 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:00:49 2018 " "Info: Processing ended: Wed Feb 28 21:00:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:00:50 2018 " "Info: Processing started: Wed Feb 28 21:00:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clkdic -c clkdiv " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clkdic -c clkdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "clkdiv EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"clkdiv\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1072 Top " "Info: Previous placement does not exist for 1072 of 1072 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst7\|clk2 " "Info: Destination node seg:inst7\|clk2" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|clk2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|clk2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "light:inst4\|c " "Info: Destination node light:inst4\|c" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { light:inst4|c } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { light:inst4|c } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst11\|low_sw_r " "Info: Destination node key_read:inst11\|low_sw_r" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst11|low_sw_r } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst11|low_sw_r } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst11\|low_sw " "Info: Destination node key_read:inst11\|low_sw" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst11|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst11|low_sw } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:inst1\|Q " "Info: Destination node clkdiv:inst1\|Q" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 4 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Q } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst10\|low_sw_r " "Info: Destination node key_read:inst10\|low_sw_r" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst10|low_sw_r } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst10|low_sw_r } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst10\|low_sw " "Info: Destination node key_read:inst10\|low_sw" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst10|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst10|low_sw } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst3\|low_sw_r " "Info: Destination node key_read:inst3\|low_sw_r" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst3|low_sw_r } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst3|low_sw_r } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst3\|low_sw " "Info: Destination node key_read:inst3\|low_sw" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst3|low_sw } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_read:inst12\|low_sw_r " "Info: Destination node key_read:inst12\|low_sw_r" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst12|low_sw_r } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_read:inst12|low_sw_r } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set:inst20\|yeari_l  " "Info: Automatically promoted node set:inst20\|yeari_l " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[15\] " "Info: Destination node year:inst18\|r\[15\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[15] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[14\] " "Info: Destination node year:inst18\|r\[14\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[14] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[13\] " "Info: Destination node year:inst18\|r\[13\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[13] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[11\] " "Info: Destination node year:inst18\|r\[11\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[11] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[10\] " "Info: Destination node year:inst18\|r\[10\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[10] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[9\] " "Info: Destination node year:inst18\|r\[9\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[9] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[7\] " "Info: Destination node year:inst18\|r\[7\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[7] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[6\] " "Info: Destination node year:inst18\|r\[6\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[6] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[5\] " "Info: Destination node year:inst18\|r\[5\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[5] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "year:inst18\|r\[3\] " "Info: Destination node year:inst18\|r\[3\]" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|yeari_l } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|yeari_l } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg:inst7\|clk2  " "Info: Automatically promoted node seg:inst7\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst7\|cnt\[8\] " "Info: Destination node seg:inst7\|cnt\[8\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|cnt[8] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|cnt[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst7\|cnt\[7\] " "Info: Destination node seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|cnt[7] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|cnt[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst7\|cnt\[6\] " "Info: Destination node seg:inst7\|cnt\[6\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|cnt[6] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|cnt[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:inst1\|Add0~312 " "Info: Destination node clkdiv:inst1\|Add0~312" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 12 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Add0~312 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Add0~312 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:inst7\|clk2~2 " "Info: Destination node seg:inst7\|clk2~2" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|clk2~2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|clk2~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|clk2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|clk2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg:inst7\|Mux12~82  " "Info: Automatically promoted node seg:inst7\|Mux12~82 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 105 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|Mux12~82 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|Mux12~82 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "light:inst4\|c  " "Info: Automatically promoted node light:inst4\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "light:inst4\|c~6 " "Info: Destination node light:inst4\|c~6" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { light:inst4|c~6 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { light:inst4|c~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { light:inst4|c } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { light:inst4|c } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:inst1\|Q  " "Info: Automatically promoted node clkdiv:inst1\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second:inst13\|r\[7\] " "Info: Destination node second:inst13\|r\[7\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[7] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second:inst13\|r\[6\] " "Info: Destination node second:inst13\|r\[6\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[6] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second:inst13\|r\[5\] " "Info: Destination node second:inst13\|r\[5\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[5] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second:inst13\|r\[3\] " "Info: Destination node second:inst13\|r\[3\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second:inst13\|r\[2\] " "Info: Destination node second:inst13\|r\[2\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "second:inst13\|r\[1\] " "Info: Destination node second:inst13\|r\[1\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[1] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { second:inst13|r[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:inst1\|Q~6 " "Info: Destination node clkdiv:inst1\|Q~6" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 4 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Q~6 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Q~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 4 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Q } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:inst1|Q } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set:inst20\|dayi  " "Info: Automatically promoted node set:inst20\|dayi " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day:inst16\|r\[3\] " "Info: Destination node day:inst16\|r\[3\]" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day:inst16\|r\[2\] " "Info: Destination node day:inst16\|r\[2\]" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day:inst16\|r\[1\] " "Info: Destination node day:inst16\|r\[1\]" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[1] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day:inst16\|r\[5\] " "Info: Destination node day:inst16\|r\[5\]" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[5] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day:inst16\|r\[6\] " "Info: Destination node day:inst16\|r\[6\]" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[6] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day:inst16\|r\[7\] " "Info: Destination node day:inst16\|r\[7\]" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[7] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { day:inst16|r[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set:inst20\|dayi " "Info: Destination node set:inst20\|dayi" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|dayi } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|dayi } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|dayi } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|dayi } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set:inst20\|houri  " "Info: Automatically promoted node set:inst20\|houri " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour:inst15\|r\[7\] " "Info: Destination node hour:inst15\|r\[7\]" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[7] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour:inst15\|r\[6\] " "Info: Destination node hour:inst15\|r\[6\]" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[6] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour:inst15\|r\[5\] " "Info: Destination node hour:inst15\|r\[5\]" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[5] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour:inst15\|r\[3\] " "Info: Destination node hour:inst15\|r\[3\]" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour:inst15\|r\[2\] " "Info: Destination node hour:inst15\|r\[2\]" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hour:inst15\|r\[1\] " "Info: Destination node hour:inst15\|r\[1\]" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[1] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst15|r[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set:inst20\|houri " "Info: Destination node set:inst20\|houri" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|houri } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|houri } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|houri } "NODE_NAME" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|houri } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.016 ns register register " "Info: Estimated most critical path is register to register delay of 16.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns year:inst18\|r\[0\] 1 REG LAB_X18_Y9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y9; Fanout = 4; REG Node = 'year:inst18\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[0] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.621 ns) 1.983 ns year:inst18\|Add5~563 2 COMB LAB_X16_Y9 2 " "Info: 2: + IC(1.362 ns) + CELL(0.621 ns) = 1.983 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~563'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { year:inst18|r[0] year:inst18|Add5~563 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.069 ns year:inst18\|Add5~565 3 COMB LAB_X16_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.069 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~565'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~563 year:inst18|Add5~565 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.155 ns year:inst18\|Add5~568 4 COMB LAB_X16_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.155 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~568'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~565 year:inst18|Add5~568 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.241 ns year:inst18\|Add5~570 5 COMB LAB_X16_Y9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.241 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~570'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~568 year:inst18|Add5~570 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.327 ns year:inst18\|Add5~575 6 COMB LAB_X16_Y9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.327 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~575'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~570 year:inst18|Add5~575 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.413 ns year:inst18\|Add5~577 7 COMB LAB_X16_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.413 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~577'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~575 year:inst18|Add5~577 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.499 ns year:inst18\|Add5~579 8 COMB LAB_X16_Y9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.499 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~579'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~577 year:inst18|Add5~579 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.585 ns year:inst18\|Add5~581 9 COMB LAB_X16_Y9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.585 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~581'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~579 year:inst18|Add5~581 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.671 ns year:inst18\|Add5~583 10 COMB LAB_X16_Y9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.671 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~583'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~581 year:inst18|Add5~583 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.757 ns year:inst18\|Add5~585 11 COMB LAB_X16_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.757 ns; Loc. = LAB_X16_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add5~585'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~583 year:inst18|Add5~585 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.263 ns year:inst18\|Add5~586 12 COMB LAB_X16_Y9 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 3.263 ns; Loc. = LAB_X16_Y9; Fanout = 1; COMB Node = 'year:inst18\|Add5~586'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add5~585 year:inst18|Add5~586 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 4.381 ns year:inst18\|Add5~603 13 COMB LAB_X17_Y9 3 " "Info: 13: + IC(0.467 ns) + CELL(0.651 ns) = 4.381 ns; Loc. = LAB_X17_Y9; Fanout = 3; COMB Node = 'year:inst18\|Add5~603'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { year:inst18|Add5~586 year:inst18|Add5~603 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.621 ns) 6.329 ns year:inst18\|Add7~101 14 COMB LAB_X17_Y8 2 " "Info: 14: + IC(1.327 ns) + CELL(0.621 ns) = 6.329 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'year:inst18\|Add7~101'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { year:inst18|Add5~603 year:inst18|Add7~101 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.835 ns year:inst18\|Add7~102 15 COMB LAB_X17_Y8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 6.835 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'year:inst18\|Add7~102'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add7~101 year:inst18|Add7~102 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 7.645 ns year:inst18\|Equal6~35 16 COMB LAB_X17_Y8 4 " "Info: 16: + IC(0.187 ns) + CELL(0.623 ns) = 7.645 ns; Loc. = LAB_X17_Y8; Fanout = 4; COMB Node = 'year:inst18\|Equal6~35'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { year:inst18|Add7~102 year:inst18|Equal6~35 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.621 ns) 9.604 ns year:inst18\|Add8~615 17 COMB LAB_X16_Y10 2 " "Info: 17: + IC(1.338 ns) + CELL(0.621 ns) = 9.604 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'year:inst18\|Add8~615'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { year:inst18|Equal6~35 year:inst18|Add8~615 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.110 ns year:inst18\|Add8~616 18 COMB LAB_X16_Y10 1 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 10.110 ns; Loc. = LAB_X16_Y10; Fanout = 1; COMB Node = 'year:inst18\|Add8~616'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add8~615 year:inst18|Add8~616 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 11.637 ns year:inst18\|Add8~622 19 COMB LAB_X17_Y9 2 " "Info: 19: + IC(1.321 ns) + CELL(0.206 ns) = 11.637 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'year:inst18\|Add8~622'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { year:inst18|Add8~616 year:inst18|Add8~622 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.624 ns) 13.197 ns year:inst18\|Equal7~197 20 COMB LAB_X16_Y10 7 " "Info: 20: + IC(0.936 ns) + CELL(0.624 ns) = 13.197 ns; Loc. = LAB_X16_Y10; Fanout = 7; COMB Node = 'year:inst18\|Equal7~197'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { year:inst18|Add8~622 year:inst18|Equal7~197 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 14.008 ns year:inst18\|r~1214 21 COMB LAB_X16_Y10 2 " "Info: 21: + IC(0.441 ns) + CELL(0.370 ns) = 14.008 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'year:inst18\|r~1214'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { year:inst18|Equal7~197 year:inst18|r~1214 } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.206 ns) 15.908 ns year:inst18\|r~1224 22 COMB LAB_X18_Y9 1 " "Info: 22: + IC(1.694 ns) + CELL(0.206 ns) = 15.908 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'year:inst18\|r~1224'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { year:inst18|r~1214 year:inst18|r~1224 } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.016 ns year:inst18\|r\[3\] 23 REG LAB_X18_Y9 5 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 16.016 ns; Loc. = LAB_X18_Y9; Fanout = 5; REG Node = 'year:inst18\|r\[3\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { year:inst18|r~1224 year:inst18|r[3] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.943 ns ( 43.35 % ) " "Info: Total cell delay = 6.943 ns ( 43.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.073 ns ( 56.65 % ) " "Info: Total interconnect delay = 9.073 ns ( 56.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.016 ns" { year:inst18|r[0] year:inst18|Add5~563 year:inst18|Add5~565 year:inst18|Add5~568 year:inst18|Add5~570 year:inst18|Add5~575 year:inst18|Add5~577 year:inst18|Add5~579 year:inst18|Add5~581 year:inst18|Add5~583 year:inst18|Add5~585 year:inst18|Add5~586 year:inst18|Add5~603 year:inst18|Add7~101 year:inst18|Add7~102 year:inst18|Equal6~35 year:inst18|Add8~615 year:inst18|Add8~616 year:inst18|Add8~622 year:inst18|Equal7~197 year:inst18|r~1214 year:inst18|r~1224 year:inst18|r[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "60 2239 " "Warning: 60 (of 2239) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Info: Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Info: Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Info: Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stcp 0 " "Info: Pin \"stcp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shcp 0 " "Info: Pin \"shcp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data 0 " "Info: Pin \"data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q 0 " "Info: Pin \"q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/test/clkdiv.fit.smsg " "Info: Generated suppressed messages file D:/altera/test/clkdiv.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Allocated 248 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:00:53 2018 " "Info: Processing ended: Wed Feb 28 21:00:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:00:55 2018 " "Info: Processing started: Wed Feb 28 21:00:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clkdic -c clkdiv " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clkdic -c clkdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Allocated 204 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:00:56 2018 " "Info: Processing ended: Wed Feb 28 21:00:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:00:57 2018 " "Info: Processing started: Wed Feb 28 21:00:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clkdic -c clkdiv --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clkdic -c clkdiv --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|dayi " "Warning: Node \"set:inst20\|dayi\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "month:inst17\|sel\[0\] " "Warning: Node \"month:inst17\|sel\[0\]\" is a latch" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "month:inst17\|sel\[1\] " "Warning: Node \"month:inst17\|sel\[1\]\" is a latch" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|houri " "Warning: Node \"set:inst20\|houri\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|monthi " "Warning: Node \"set:inst20\|monthi\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|mini " "Warning: Node \"set:inst20\|mini\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|yeari_h " "Warning: Node \"set:inst20\|yeari_h\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[5\] " "Warning: Node \"seg:inst7\|seg_duan\[5\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[2\] " "Warning: Node \"seg:inst7\|seg_duan\[2\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[0\] " "Warning: Node \"seg:inst7\|seg_duan\[0\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[4\] " "Warning: Node \"seg:inst7\|seg_duan\[4\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[3\] " "Warning: Node \"seg:inst7\|seg_duan\[3\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[6\] " "Warning: Node \"seg:inst7\|seg_duan\[6\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[1\] " "Warning: Node \"seg:inst7\|seg_duan\[1\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|led1 " "Warning: Node \"set:inst20\|led1\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|led2 " "Warning: Node \"set:inst20\|led2\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|led3 " "Warning: Node \"set:inst20\|led3\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "139 " "Warning: Found 139 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|mini " "Info: Detected ripple clock \"set:inst20\|mini\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|mini" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|monthi " "Info: Detected ripple clock \"set:inst20\|monthi\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|monthi" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|houri " "Info: Detected ripple clock \"set:inst20\|houri\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|houri" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|dayi " "Info: Detected ripple clock \"set:inst20\|dayi\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|dayi" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux8~24 " "Info: Detected gated clock \"set:inst20\|Mux8~24\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux8~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "light:inst4\|c " "Info: Detected ripple clock \"light:inst4\|c\" as buffer" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "light:inst4\|c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~313 " "Info: Detected gated clock \"seg:inst7\|Mux8~313\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~313" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~315 " "Info: Detected gated clock \"seg:inst7\|Mux8~315\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~315" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~355 " "Info: Detected gated clock \"seg:inst7\|Mux9~355\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~355" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~580 " "Info: Detected gated clock \"seg:inst7\|Mux10~580\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~580" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~579 " "Info: Detected gated clock \"seg:inst7\|Mux10~579\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~579" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~587 " "Info: Detected gated clock \"seg:inst7\|Mux10~587\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~587" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~586 " "Info: Detected gated clock \"seg:inst7\|Mux10~586\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~586" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~590 " "Info: Detected gated clock \"seg:inst7\|Mux10~590\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~590" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~588 " "Info: Detected gated clock \"seg:inst7\|Mux10~588\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~588" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~318 " "Info: Detected gated clock \"seg:inst7\|Mux8~318\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~318" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~314 " "Info: Detected gated clock \"seg:inst7\|Mux8~314\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~314" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~316 " "Info: Detected gated clock \"seg:inst7\|Mux8~316\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~316" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~310 " "Info: Detected gated clock \"seg:inst7\|Mux8~310\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~310" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~358 " "Info: Detected gated clock \"seg:inst7\|Mux9~358\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~358" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~353 " "Info: Detected gated clock \"seg:inst7\|Mux9~353\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~353" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~356 " "Info: Detected gated clock \"seg:inst7\|Mux9~356\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~356" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~350 " "Info: Detected gated clock \"seg:inst7\|Mux9~350\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~350" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~578 " "Info: Detected gated clock \"seg:inst7\|Mux10~578\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~578" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~581 " "Info: Detected gated clock \"seg:inst7\|Mux10~581\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~581" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~593 " "Info: Detected gated clock \"seg:inst7\|Mux10~593\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~593" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~591 " "Info: Detected gated clock \"seg:inst7\|Mux10~591\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~591" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~589 " "Info: Detected gated clock \"seg:inst7\|Mux10~589\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~589" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~319 " "Info: Detected gated clock \"seg:inst7\|Mux8~319\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~319" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~311 " "Info: Detected gated clock \"seg:inst7\|Mux8~311\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~311" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~359 " "Info: Detected gated clock \"seg:inst7\|Mux9~359\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~359" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~354 " "Info: Detected gated clock \"seg:inst7\|Mux9~354\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~354" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~357 " "Info: Detected gated clock \"seg:inst7\|Mux9~357\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~357" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~351 " "Info: Detected gated clock \"seg:inst7\|Mux9~351\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~351" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~582 " "Info: Detected gated clock \"seg:inst7\|Mux10~582\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~582" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~583 " "Info: Detected gated clock \"seg:inst7\|Mux10~583\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~583" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "change1:inst\|key_value\[0\] " "Info: Detected ripple clock \"change1:inst\|key_value\[0\]\" as buffer" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 24 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "change1:inst\|key_value\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~594 " "Info: Detected gated clock \"seg:inst7\|Mux10~594\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~594" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~592 " "Info: Detected gated clock \"seg:inst7\|Mux10~592\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~592" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~585 " "Info: Detected gated clock \"seg:inst7\|Mux10~585\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~585" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~320 " "Info: Detected gated clock \"seg:inst7\|Mux8~320\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~320" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~312 " "Info: Detected gated clock \"seg:inst7\|Mux8~312\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~312" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~360 " "Info: Detected gated clock \"seg:inst7\|Mux9~360\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~360" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~352 " "Info: Detected gated clock \"seg:inst7\|Mux9~352\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~352" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~584 " "Info: Detected gated clock \"seg:inst7\|Mux10~584\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~584" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~595 " "Info: Detected gated clock \"seg:inst7\|Mux10~595\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~595" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~321 " "Info: Detected gated clock \"seg:inst7\|Mux8~321\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~321" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~361 " "Info: Detected gated clock \"seg:inst7\|Mux9~361\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~361" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~596 " "Info: Detected gated clock \"seg:inst7\|Mux10~596\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~596" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Equal40~60 " "Info: Detected gated clock \"seg:inst7\|Equal40~60\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 123 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Equal40~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[7\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[7\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[6\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[6\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[5\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[5\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[3\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[3\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[2\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[2\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[1\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[1\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alarm_set:inst2\|min_up " "Info: Detected gated clock \"alarm_set:inst2\|min_up\" as buffer" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_set:inst2\|min_up" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[7\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[7\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[6\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[6\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[5\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[5\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[1\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[1\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[3\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[3\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[2\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[2\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst12\|low_sw_r " "Info: Detected ripple clock \"key_read:inst12\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst12\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst12\|low_sw " "Info: Detected ripple clock \"key_read:inst12\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst12\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "key_read:inst12\|low_sw_an " "Info: Detected gated clock \"key_read:inst12\|low_sw_an\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst12\|low_sw_an" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alarm_set:inst2\|hour_up " "Info: Detected gated clock \"alarm_set:inst2\|hour_up\" as buffer" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_set:inst2\|hour_up" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[11\] " "Info: Detected ripple clock \"year:inst18\|r\[11\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[9\] " "Info: Detected ripple clock \"year:inst18\|r\[9\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[13\] " "Info: Detected ripple clock \"year:inst18\|r\[13\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[14\] " "Info: Detected ripple clock \"year:inst18\|r\[14\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[15\] " "Info: Detected ripple clock \"year:inst18\|r\[15\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[10\] " "Info: Detected ripple clock \"year:inst18\|r\[10\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[5\] " "Info: Detected ripple clock \"year:inst18\|r\[5\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[6\] " "Info: Detected ripple clock \"year:inst18\|r\[6\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[7\] " "Info: Detected ripple clock \"year:inst18\|r\[7\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[1\] " "Info: Detected ripple clock \"year:inst18\|r\[1\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[3\] " "Info: Detected ripple clock \"year:inst18\|r\[3\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[2\] " "Info: Detected ripple clock \"year:inst18\|r\[2\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[1\] " "Info: Detected ripple clock \"second:inst13\|r\[1\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[3\] " "Info: Detected ripple clock \"second:inst13\|r\[3\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[2\] " "Info: Detected ripple clock \"second:inst13\|r\[2\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[5\] " "Info: Detected ripple clock \"second:inst13\|r\[5\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[7\] " "Info: Detected ripple clock \"second:inst13\|r\[7\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[6\] " "Info: Detected ripple clock \"second:inst13\|r\[6\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:inst1\|Q " "Info: Detected ripple clock \"clkdiv:inst1\|Q\" as buffer" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 4 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[3\] " "Info: Detected ripple clock \"minute:inst14\|r\[3\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[2\] " "Info: Detected ripple clock \"minute:inst14\|r\[2\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[1\] " "Info: Detected ripple clock \"minute:inst14\|r\[1\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[6\] " "Info: Detected ripple clock \"minute:inst14\|r\[6\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[7\] " "Info: Detected ripple clock \"minute:inst14\|r\[7\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[5\] " "Info: Detected ripple clock \"minute:inst14\|r\[5\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~134 " "Info: Detected gated clock \"set:inst20\|Mux1~134\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~133 " "Info: Detected gated clock \"set:inst20\|Mux1~133\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~132 " "Info: Detected gated clock \"set:inst20\|Mux1~132\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~135 " "Info: Detected gated clock \"set:inst20\|Mux1~135\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|c " "Info: Detected ripple clock \"month:inst17\|c\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 9 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1 " "Info: Detected gated clock \"set:inst20\|Mux1\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|yeari_l " "Info: Detected gated clock \"set:inst20\|yeari_l\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|yeari_l" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[5\] " "Info: Detected ripple clock \"hour:inst15\|r\[5\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[2\] " "Info: Detected ripple clock \"hour:inst15\|r\[2\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[1\] " "Info: Detected ripple clock \"hour:inst15\|r\[1\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[3\] " "Info: Detected ripple clock \"hour:inst15\|r\[3\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[6\] " "Info: Detected ripple clock \"day:inst16\|r\[6\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[7\] " "Info: Detected ripple clock \"day:inst16\|r\[7\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[6\] " "Info: Detected ripple clock \"hour:inst15\|r\[6\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[7\] " "Info: Detected ripple clock \"hour:inst15\|r\[7\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[5\] " "Info: Detected ripple clock \"month:inst17\|r\[5\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[1\] " "Info: Detected ripple clock \"month:inst17\|r\[1\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[2\] " "Info: Detected ripple clock \"month:inst17\|r\[2\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[0\] " "Info: Detected ripple clock \"month:inst17\|r\[0\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[3\] " "Info: Detected ripple clock \"month:inst17\|r\[3\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[2\] " "Info: Detected ripple clock \"day:inst16\|r\[2\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[3\] " "Info: Detected ripple clock \"day:inst16\|r\[3\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst10\|low_sw_r " "Info: Detected ripple clock \"key_read:inst10\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst10\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst10\|low_sw " "Info: Detected ripple clock \"key_read:inst10\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst10\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[1\] " "Info: Detected ripple clock \"day:inst16\|r\[1\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "month:inst17\|Mux2~563 " "Info: Detected gated clock \"month:inst17\|Mux2~563\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 25 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|Mux2~563" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[6\] " "Info: Detected ripple clock \"month:inst17\|r\[6\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[7\] " "Info: Detected ripple clock \"month:inst17\|r\[7\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "month:inst17\|Mux2~562 " "Info: Detected gated clock \"month:inst17\|Mux2~562\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 25 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|Mux2~562" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[4\] " "Info: Detected ripple clock \"month:inst17\|r\[4\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "key_read:inst10\|low_sw_an " "Info: Detected gated clock \"key_read:inst10\|low_sw_an\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst10\|low_sw_an" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "month:inst17\|Mux2~564 " "Info: Detected gated clock \"month:inst17\|Mux2~564\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 25 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|Mux2~564" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst3\|low_sw_r " "Info: Detected ripple clock \"key_read:inst3\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst3\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst3\|low_sw " "Info: Detected ripple clock \"key_read:inst3\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst3\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|r\[0\] " "Info: Detected ripple clock \"set:inst20\|r\[0\]\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|r\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|r\[2\] " "Info: Detected ripple clock \"set:inst20\|r\[2\]\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|r\[1\] " "Info: Detected ripple clock \"set:inst20\|r\[1\]\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "modes:inst9\|t " "Info: Detected ripple clock \"modes:inst9\|t\" as buffer" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "modes:inst9\|t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst11\|low_sw " "Info: Detected ripple clock \"key_read:inst11\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst11\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst11\|low_sw_r " "Info: Detected ripple clock \"key_read:inst11\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst11\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "key_read:inst3\|low_sw_an " "Info: Detected gated clock \"key_read:inst3\|low_sw_an\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst3\|low_sw_an" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|houri~1 " "Info: Detected gated clock \"set:inst20\|houri~1\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|houri~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[5\] " "Info: Detected ripple clock \"day:inst16\|r\[5\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|cnt\[8\] " "Info: Detected ripple clock \"seg:inst7\|cnt\[8\]\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|cnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|cnt\[7\] " "Info: Detected ripple clock \"seg:inst7\|cnt\[7\]\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|cnt\[6\] " "Info: Detected ripple clock \"seg:inst7\|cnt\[6\]\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|clk2 " "Info: Detected ripple clock \"seg:inst7\|clk2\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register year:inst18\|r\[0\] register year:inst18\|r\[13\] 39.23 MHz 25.488 ns Internal " "Info: Clock \"clk\" has Internal fmax of 39.23 MHz between source register \"year:inst18\|r\[0\]\" and destination register \"year:inst18\|r\[13\]\" (period= 25.488 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.313 ns + Longest register register " "Info: + Longest register to register delay is 15.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns year:inst18\|r\[0\] 1 REG LCFF_X18_Y9_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 4; REG Node = 'year:inst18\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[0] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.596 ns) 1.803 ns year:inst18\|Add5~563 2 COMB LCCOMB_X16_Y9_N0 2 " "Info: 2: + IC(1.207 ns) + CELL(0.596 ns) = 1.803 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 2; COMB Node = 'year:inst18\|Add5~563'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { year:inst18|r[0] year:inst18|Add5~563 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.889 ns year:inst18\|Add5~565 3 COMB LCCOMB_X16_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.889 ns; Loc. = LCCOMB_X16_Y9_N2; Fanout = 2; COMB Node = 'year:inst18\|Add5~565'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~563 year:inst18|Add5~565 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.975 ns year:inst18\|Add5~568 4 COMB LCCOMB_X16_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.975 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'year:inst18\|Add5~568'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~565 year:inst18|Add5~568 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.061 ns year:inst18\|Add5~570 5 COMB LCCOMB_X16_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.061 ns; Loc. = LCCOMB_X16_Y9_N6; Fanout = 2; COMB Node = 'year:inst18\|Add5~570'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~568 year:inst18|Add5~570 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.147 ns year:inst18\|Add5~575 6 COMB LCCOMB_X16_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.147 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 2; COMB Node = 'year:inst18\|Add5~575'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~570 year:inst18|Add5~575 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.233 ns year:inst18\|Add5~577 7 COMB LCCOMB_X16_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.233 ns; Loc. = LCCOMB_X16_Y9_N10; Fanout = 2; COMB Node = 'year:inst18\|Add5~577'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~575 year:inst18|Add5~577 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.319 ns year:inst18\|Add5~579 8 COMB LCCOMB_X16_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.319 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 2; COMB Node = 'year:inst18\|Add5~579'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~577 year:inst18|Add5~579 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.509 ns year:inst18\|Add5~581 9 COMB LCCOMB_X16_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.509 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 2; COMB Node = 'year:inst18\|Add5~581'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { year:inst18|Add5~579 year:inst18|Add5~581 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.015 ns year:inst18\|Add5~582 10 COMB LCCOMB_X16_Y9_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 3.015 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 1; COMB Node = 'year:inst18\|Add5~582'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add5~581 year:inst18|Add5~582 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.370 ns) 4.433 ns year:inst18\|Add5~605 11 COMB LCCOMB_X17_Y8_N2 3 " "Info: 11: + IC(1.048 ns) + CELL(0.370 ns) = 4.433 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 3; COMB Node = 'year:inst18\|Add5~605'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { year:inst18|Add5~582 year:inst18|Add5~605 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.596 ns) 5.417 ns year:inst18\|Add7~97 12 COMB LCCOMB_X17_Y8_N16 2 " "Info: 12: + IC(0.388 ns) + CELL(0.596 ns) = 5.417 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 2; COMB Node = 'year:inst18\|Add7~97'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { year:inst18|Add5~605 year:inst18|Add7~97 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.923 ns year:inst18\|Add7~98 13 COMB LCCOMB_X17_Y8_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.923 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 2; COMB Node = 'year:inst18\|Add7~98'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add7~97 year:inst18|Add7~98 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.571 ns) 6.881 ns year:inst18\|Equal6~35 14 COMB LCCOMB_X17_Y8_N6 4 " "Info: 14: + IC(0.387 ns) + CELL(0.571 ns) = 6.881 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 4; COMB Node = 'year:inst18\|Equal6~35'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { year:inst18|Add7~98 year:inst18|Equal6~35 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.650 ns) 9.041 ns year:inst18\|Add8~614 15 COMB LCCOMB_X16_Y10_N22 2 " "Info: 15: + IC(1.510 ns) + CELL(0.650 ns) = 9.041 ns; Loc. = LCCOMB_X16_Y10_N22; Fanout = 2; COMB Node = 'year:inst18\|Add8~614'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { year:inst18|Equal6~35 year:inst18|Add8~614 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 10.316 ns year:inst18\|Equal7~198 16 COMB LCCOMB_X17_Y11_N0 1 " "Info: 16: + IC(1.069 ns) + CELL(0.206 ns) = 10.316 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; COMB Node = 'year:inst18\|Equal7~198'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { year:inst18|Add8~614 year:inst18|Equal7~198 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.614 ns) 13.293 ns year:inst18\|Equal7~194 17 COMB LCCOMB_X18_Y9_N28 8 " "Info: 17: + IC(2.363 ns) + CELL(0.614 ns) = 13.293 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 8; COMB Node = 'year:inst18\|Equal7~194'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { year:inst18|Equal7~198 year:inst18|Equal7~194 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.370 ns) 15.205 ns year:inst18\|r~1218 18 COMB LCCOMB_X16_Y10_N2 1 " "Info: 18: + IC(1.542 ns) + CELL(0.370 ns) = 15.205 ns; Loc. = LCCOMB_X16_Y10_N2; Fanout = 1; COMB Node = 'year:inst18\|r~1218'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { year:inst18|Equal7~194 year:inst18|r~1218 } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.313 ns year:inst18\|r\[13\] 19 REG LCFF_X16_Y10_N3 5 " "Info: 19: + IC(0.000 ns) + CELL(0.108 ns) = 15.313 ns; Loc. = LCFF_X16_Y10_N3; Fanout = 5; REG Node = 'year:inst18\|r\[13\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { year:inst18|r~1218 year:inst18|r[13] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.799 ns ( 37.87 % ) " "Info: Total cell delay = 5.799 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.514 ns ( 62.13 % ) " "Info: Total interconnect delay = 9.514 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.313 ns" { year:inst18|r[0] year:inst18|Add5~563 year:inst18|Add5~565 year:inst18|Add5~568 year:inst18|Add5~570 year:inst18|Add5~575 year:inst18|Add5~577 year:inst18|Add5~579 year:inst18|Add5~581 year:inst18|Add5~582 year:inst18|Add5~605 year:inst18|Add7~97 year:inst18|Add7~98 year:inst18|Equal6~35 year:inst18|Add8~614 year:inst18|Equal7~198 year:inst18|Equal7~194 year:inst18|r~1218 year:inst18|r[13] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.313 ns" { year:inst18|r[0] {} year:inst18|Add5~563 {} year:inst18|Add5~565 {} year:inst18|Add5~568 {} year:inst18|Add5~570 {} year:inst18|Add5~575 {} year:inst18|Add5~577 {} year:inst18|Add5~579 {} year:inst18|Add5~581 {} year:inst18|Add5~582 {} year:inst18|Add5~605 {} year:inst18|Add7~97 {} year:inst18|Add7~98 {} year:inst18|Equal6~35 {} year:inst18|Add8~614 {} year:inst18|Equal7~198 {} year:inst18|Equal7~194 {} year:inst18|r~1218 {} year:inst18|r[13] {} } { 0.000ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.048ns 0.388ns 0.000ns 0.387ns 1.510ns 1.069ns 2.363ns 1.542ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.596ns 0.506ns 0.571ns 0.650ns 0.206ns 0.614ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.911 ns - Smallest " "Info: - Smallest clock skew is -9.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.561 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.610 ns key_read:inst11\|low_sw_r 2 REG LCFF_X15_Y12_N17 6 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.610 ns; Loc. = LCFF_X15_Y12_N17; Fanout = 6; REG Node = 'key_read:inst11\|low_sw_r'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk key_read:inst11|low_sw_r } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 4.003 ns set:inst20\|Mux1~133 3 COMB LCCOMB_X15_Y12_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.003 ns; Loc. = LCCOMB_X15_Y12_N16; Fanout = 1; COMB Node = 'set:inst20\|Mux1~133'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { key_read:inst11|low_sw_r set:inst20|Mux1~133 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.651 ns) 5.365 ns set:inst20\|Mux1~135 4 COMB LCCOMB_X15_Y11_N22 1 " "Info: 4: + IC(0.711 ns) + CELL(0.651 ns) = 5.365 ns; Loc. = LCCOMB_X15_Y11_N22; Fanout = 1; COMB Node = 'set:inst20\|Mux1~135'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { set:inst20|Mux1~133 set:inst20|Mux1~135 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.624 ns) 6.350 ns set:inst20\|Mux1 5 COMB LCCOMB_X15_Y11_N4 1 " "Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 6.350 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 1; COMB Node = 'set:inst20\|Mux1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { set:inst20|Mux1~135 set:inst20|Mux1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.366 ns) 7.124 ns set:inst20\|yeari_l 6 COMB LCCOMB_X15_Y11_N18 13 " "Info: 6: + IC(0.408 ns) + CELL(0.366 ns) = 7.124 ns; Loc. = LCCOMB_X15_Y11_N18; Fanout = 13; COMB Node = 'set:inst20\|yeari_l'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { set:inst20|Mux1 set:inst20|yeari_l } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.666 ns) 9.561 ns year:inst18\|r\[13\] 7 REG LCFF_X16_Y10_N3 5 " "Info: 7: + IC(1.771 ns) + CELL(0.666 ns) = 9.561 ns; Loc. = LCFF_X16_Y10_N3; Fanout = 5; REG Node = 'year:inst18\|r\[13\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { set:inst20|yeari_l year:inst18|r[13] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.810 ns ( 50.31 % ) " "Info: Total cell delay = 4.810 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 49.69 % ) " "Info: Total interconnect delay = 4.751 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk key_read:inst11|low_sw_r set:inst20|Mux1~133 set:inst20|Mux1~135 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[13] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk {} clk~combout {} key_read:inst11|low_sw_r {} set:inst20|Mux1~133 {} set:inst20|Mux1~135 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[13] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.711ns 0.361ns 0.408ns 1.771ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.651ns 0.624ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.472 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.621 ns key_read:inst10\|low_sw 2 REG LCFF_X16_Y13_N1 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.621 ns; Loc. = LCFF_X16_Y13_N1; Fanout = 3; REG Node = 'key_read:inst10\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk key_read:inst10|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.544 ns) 5.369 ns key_read:inst10\|low_sw_an 3 COMB LCCOMB_X15_Y9_N30 2 " "Info: 3: + IC(1.204 ns) + CELL(0.544 ns) = 5.369 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 2; COMB Node = 'key_read:inst10\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { key_read:inst10|low_sw key_read:inst10|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 7.761 ns modes:inst9\|t 4 REG LCFF_X18_Y10_N1 23 " "Info: 4: + IC(1.422 ns) + CELL(0.970 ns) = 7.761 ns; Loc. = LCFF_X18_Y10_N1; Fanout = 23; REG Node = 'modes:inst9\|t'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { key_read:inst10|low_sw_an modes:inst9|t } "NODE_NAME" } } { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.651 ns) 9.597 ns set:inst20\|houri~1 5 COMB LCCOMB_X15_Y11_N16 4 " "Info: 5: + IC(1.185 ns) + CELL(0.651 ns) = 9.597 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 4; COMB Node = 'set:inst20\|houri~1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { modes:inst9|t set:inst20|houri~1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.589 ns) 11.335 ns set:inst20\|monthi 6 REG LCCOMB_X15_Y8_N26 9 " "Info: 6: + IC(1.149 ns) + CELL(0.589 ns) = 11.335 ns; Loc. = LCCOMB_X15_Y8_N26; Fanout = 9; REG Node = 'set:inst20\|monthi'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { set:inst20|houri~1 set:inst20|monthi } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.970 ns) 12.958 ns month:inst17\|c 7 REG LCFF_X16_Y8_N3 2 " "Info: 7: + IC(0.653 ns) + CELL(0.970 ns) = 12.958 ns; Loc. = LCFF_X16_Y8_N3; Fanout = 2; REG Node = 'month:inst17\|c'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { set:inst20|monthi month:inst17|c } "NODE_NAME" } } { "month.vhd" "" { Text "D:/altera/test/month.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.651 ns) 14.823 ns set:inst20\|Mux1~132 8 COMB LCCOMB_X15_Y11_N0 1 " "Info: 8: + IC(1.214 ns) + CELL(0.651 ns) = 14.823 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'set:inst20\|Mux1~132'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { month:inst17|c set:inst20|Mux1~132 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 15.381 ns set:inst20\|Mux1 9 COMB LCCOMB_X15_Y11_N4 1 " "Info: 9: + IC(0.352 ns) + CELL(0.206 ns) = 15.381 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 1; COMB Node = 'set:inst20\|Mux1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { set:inst20|Mux1~132 set:inst20|Mux1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.366 ns) 16.155 ns set:inst20\|yeari_l 10 COMB LCCOMB_X15_Y11_N18 13 " "Info: 10: + IC(0.408 ns) + CELL(0.366 ns) = 16.155 ns; Loc. = LCCOMB_X15_Y11_N18; Fanout = 13; COMB Node = 'set:inst20\|yeari_l'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { set:inst20|Mux1 set:inst20|yeari_l } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 17.948 ns set:inst20\|yeari_l~clkctrl 11 COMB CLKCTRL_G3 23 " "Info: 11: + IC(1.793 ns) + CELL(0.000 ns) = 17.948 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'set:inst20\|yeari_l~clkctrl'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { set:inst20|yeari_l set:inst20|yeari_l~clkctrl } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 19.472 ns year:inst18\|r\[0\] 12 REG LCFF_X18_Y9_N31 4 " "Info: 12: + IC(0.858 ns) + CELL(0.666 ns) = 19.472 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 4; REG Node = 'year:inst18\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.723 ns ( 39.66 % ) " "Info: Total cell delay = 7.723 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.749 ns ( 60.34 % ) " "Info: Total interconnect delay = 11.749 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.472 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.472 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} set:inst20|yeari_l~clkctrl {} year:inst18|r[0] {} } { 0.000ns 0.000ns 1.511ns 1.204ns 1.422ns 1.185ns 1.149ns 0.653ns 1.214ns 0.352ns 0.408ns 1.793ns 0.858ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.651ns 0.589ns 0.970ns 0.651ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk key_read:inst11|low_sw_r set:inst20|Mux1~133 set:inst20|Mux1~135 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[13] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk {} clk~combout {} key_read:inst11|low_sw_r {} set:inst20|Mux1~133 {} set:inst20|Mux1~135 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[13] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.711ns 0.361ns 0.408ns 1.771ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.651ns 0.624ns 0.366ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.472 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.472 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} set:inst20|yeari_l~clkctrl {} year:inst18|r[0] {} } { 0.000ns 0.000ns 1.511ns 1.204ns 1.422ns 1.185ns 1.149ns 0.653ns 1.214ns 0.352ns 0.408ns 1.793ns 0.858ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.651ns 0.589ns 0.970ns 0.651ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.313 ns" { year:inst18|r[0] year:inst18|Add5~563 year:inst18|Add5~565 year:inst18|Add5~568 year:inst18|Add5~570 year:inst18|Add5~575 year:inst18|Add5~577 year:inst18|Add5~579 year:inst18|Add5~581 year:inst18|Add5~582 year:inst18|Add5~605 year:inst18|Add7~97 year:inst18|Add7~98 year:inst18|Equal6~35 year:inst18|Add8~614 year:inst18|Equal7~198 year:inst18|Equal7~194 year:inst18|r~1218 year:inst18|r[13] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.313 ns" { year:inst18|r[0] {} year:inst18|Add5~563 {} year:inst18|Add5~565 {} year:inst18|Add5~568 {} year:inst18|Add5~570 {} year:inst18|Add5~575 {} year:inst18|Add5~577 {} year:inst18|Add5~579 {} year:inst18|Add5~581 {} year:inst18|Add5~582 {} year:inst18|Add5~605 {} year:inst18|Add7~97 {} year:inst18|Add7~98 {} year:inst18|Equal6~35 {} year:inst18|Add8~614 {} year:inst18|Equal7~198 {} year:inst18|Equal7~194 {} year:inst18|r~1218 {} year:inst18|r[13] {} } { 0.000ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.048ns 0.388ns 0.000ns 0.387ns 1.510ns 1.069ns 2.363ns 1.542ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.596ns 0.506ns 0.571ns 0.650ns 0.206ns 0.614ns 0.370ns 0.108ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk key_read:inst11|low_sw_r set:inst20|Mux1~133 set:inst20|Mux1~135 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[13] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk {} clk~combout {} key_read:inst11|low_sw_r {} set:inst20|Mux1~133 {} set:inst20|Mux1~135 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[13] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.711ns 0.361ns 0.408ns 1.771ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.651ns 0.624ns 0.366ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.472 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.472 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} set:inst20|yeari_l~clkctrl {} year:inst18|r[0] {} } { 0.000ns 0.000ns 1.511ns 1.204ns 1.422ns 1.185ns 1.149ns 0.653ns 1.214ns 0.352ns 0.408ns 1.793ns 0.858ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.651ns 0.589ns 0.970ns 0.651ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set:inst20\|r\[0\] set:inst20\|led3 clk 19.327 ns " "Info: Found hold time violation between source  pin or register \"set:inst20\|r\[0\]\" and destination pin or register \"set:inst20\|led3\" for clock \"clk\" (Hold time is 19.327 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "20.361 ns + Largest " "Info: + Largest clock skew is 20.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 26.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 26.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.621 ns key_read:inst3\|low_sw 2 REG LCFF_X16_Y13_N5 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.621 ns; Loc. = LCFF_X16_Y13_N5; Fanout = 3; REG Node = 'key_read:inst3\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.544 ns) 4.613 ns key_read:inst3\|low_sw_an 3 COMB LCCOMB_X16_Y13_N20 5 " "Info: 3: + IC(0.448 ns) + CELL(0.544 ns) = 4.613 ns; Loc. = LCCOMB_X16_Y13_N20; Fanout = 5; COMB Node = 'key_read:inst3\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { key_read:inst3|low_sw key_read:inst3|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.970 ns) 7.336 ns set:inst20\|r\[2\] 4 REG LCFF_X15_Y11_N9 13 " "Info: 4: + IC(1.753 ns) + CELL(0.970 ns) = 7.336 ns; Loc. = LCFF_X15_Y11_N9; Fanout = 13; REG Node = 'set:inst20\|r\[2\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { key_read:inst3|low_sw_an set:inst20|r[2] } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.166 ns) + CELL(0.650 ns) 17.152 ns set:inst20\|Mux8~24 5 COMB LCCOMB_X15_Y11_N14 3 " "Info: 5: + IC(9.166 ns) + CELL(0.650 ns) = 17.152 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 3; COMB Node = 'set:inst20\|Mux8~24'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { set:inst20|r[2] set:inst20|Mux8~24 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.018 ns) + CELL(0.624 ns) 26.794 ns set:inst20\|led3 6 REG LCCOMB_X15_Y11_N20 1 " "Info: 6: + IC(9.018 ns) + CELL(0.624 ns) = 26.794 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 1; REG Node = 'set:inst20\|led3'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.642 ns" { set:inst20|Mux8~24 set:inst20|led3 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.898 ns ( 18.28 % ) " "Info: Total cell delay = 4.898 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.896 ns ( 81.72 % ) " "Info: Total interconnect delay = 21.896 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "26.794 ns" { clk key_read:inst3|low_sw key_read:inst3|low_sw_an set:inst20|r[2] set:inst20|Mux8~24 set:inst20|led3 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "26.794 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} key_read:inst3|low_sw_an {} set:inst20|r[2] {} set:inst20|Mux8~24 {} set:inst20|led3 {} } { 0.000ns 0.000ns 1.511ns 0.448ns 1.753ns 9.166ns 9.018ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.650ns 0.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.433 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.621 ns key_read:inst3\|low_sw_r 2 REG LCFF_X16_Y13_N21 1 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.621 ns; Loc. = LCFF_X16_Y13_N21; Fanout = 1; REG Node = 'key_read:inst3\|low_sw_r'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk key_read:inst3|low_sw_r } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 4.014 ns key_read:inst3\|low_sw_an 3 COMB LCCOMB_X16_Y13_N20 5 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.014 ns; Loc. = LCCOMB_X16_Y13_N20; Fanout = 5; COMB Node = 'key_read:inst3\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { key_read:inst3|low_sw_r key_read:inst3|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.666 ns) 6.433 ns set:inst20\|r\[0\] 4 REG LCFF_X15_Y11_N31 16 " "Info: 4: + IC(1.753 ns) + CELL(0.666 ns) = 6.433 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 16; REG Node = 'set:inst20\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { key_read:inst3|low_sw_an set:inst20|r[0] } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 49.26 % ) " "Info: Total cell delay = 3.169 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.264 ns ( 50.74 % ) " "Info: Total interconnect delay = 3.264 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { clk key_read:inst3|low_sw_r key_read:inst3|low_sw_an set:inst20|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { clk {} clk~combout {} key_read:inst3|low_sw_r {} key_read:inst3|low_sw_an {} set:inst20|r[0] {} } { 0.000ns 0.000ns 1.511ns 0.000ns 1.753ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "26.794 ns" { clk key_read:inst3|low_sw key_read:inst3|low_sw_an set:inst20|r[2] set:inst20|Mux8~24 set:inst20|led3 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "26.794 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} key_read:inst3|low_sw_an {} set:inst20|r[2] {} set:inst20|Mux8~24 {} set:inst20|led3 {} } { 0.000ns 0.000ns 1.511ns 0.448ns 1.753ns 9.166ns 9.018ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.650ns 0.624ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { clk key_read:inst3|low_sw_r key_read:inst3|low_sw_an set:inst20|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { clk {} clk~combout {} key_read:inst3|low_sw_r {} key_read:inst3|low_sw_an {} set:inst20|r[0] {} } { 0.000ns 0.000ns 1.511ns 0.000ns 1.753ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.730 ns - Shortest register register " "Info: - Shortest register to register delay is 0.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set:inst20\|r\[0\] 1 REG LCFF_X15_Y11_N31 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 16; REG Node = 'set:inst20\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|r[0] } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.206 ns) 0.730 ns set:inst20\|led3 2 REG LCCOMB_X15_Y11_N20 1 " "Info: 2: + IC(0.524 ns) + CELL(0.206 ns) = 0.730 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 1; REG Node = 'set:inst20\|led3'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { set:inst20|r[0] set:inst20|led3 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.206 ns ( 28.22 % ) " "Info: Total cell delay = 0.206 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 71.78 % ) " "Info: Total interconnect delay = 0.524 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { set:inst20|r[0] set:inst20|led3 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.730 ns" { set:inst20|r[0] {} set:inst20|led3 {} } { 0.000ns 0.524ns } { 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "26.794 ns" { clk key_read:inst3|low_sw key_read:inst3|low_sw_an set:inst20|r[2] set:inst20|Mux8~24 set:inst20|led3 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "26.794 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} key_read:inst3|low_sw_an {} set:inst20|r[2] {} set:inst20|Mux8~24 {} set:inst20|led3 {} } { 0.000ns 0.000ns 1.511ns 0.448ns 1.753ns 9.166ns 9.018ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.650ns 0.624ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { clk key_read:inst3|low_sw_r key_read:inst3|low_sw_an set:inst20|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { clk {} clk~combout {} key_read:inst3|low_sw_r {} key_read:inst3|low_sw_an {} set:inst20|r[0] {} } { 0.000ns 0.000ns 1.511ns 0.000ns 1.753ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { set:inst20|r[0] set:inst20|led3 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.730 ns" { set:inst20|r[0] {} set:inst20|led3 {} } { 0.000ns 0.524ns } { 0.000ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "key_read:inst12\|low_sw k3 clk 6.001 ns register " "Info: tsu for register \"key_read:inst12\|low_sw\" (data pin = \"k3\", clock pin = \"clk\") is 6.001 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.329 ns + Longest pin register " "Info: + Longest pin to register delay is 9.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns k3 1 PIN PIN_199 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_199; Fanout = 2; PIN Node = 'k3'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { k3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 184 760 928 200 "k3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.021 ns) + CELL(0.206 ns) 9.221 ns key_read:inst12\|low_sw~163 2 COMB LCCOMB_X15_Y9_N4 1 " "Info: 2: + IC(8.021 ns) + CELL(0.206 ns) = 9.221 ns; Loc. = LCCOMB_X15_Y9_N4; Fanout = 1; COMB Node = 'key_read:inst12\|low_sw~163'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { k3 key_read:inst12|low_sw~163 } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.329 ns key_read:inst12\|low_sw 3 REG LCFF_X15_Y9_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.329 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 3; REG Node = 'key_read:inst12\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key_read:inst12|low_sw~163 key_read:inst12|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.308 ns ( 14.02 % ) " "Info: Total cell delay = 1.308 ns ( 14.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.021 ns ( 85.98 % ) " "Info: Total interconnect delay = 8.021 ns ( 85.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.329 ns" { k3 key_read:inst12|low_sw~163 key_read:inst12|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.329 ns" { k3 {} k3~combout {} key_read:inst12|low_sw~163 {} key_read:inst12|low_sw {} } { 0.000ns 0.000ns 8.021ns 0.000ns } { 0.000ns 0.994ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.288 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.666 ns) 3.288 ns key_read:inst12\|low_sw 2 REG LCFF_X15_Y9_N5 3 " "Info: 2: + IC(1.482 ns) + CELL(0.666 ns) = 3.288 ns; Loc. = LCFF_X15_Y9_N5; Fanout = 3; REG Node = 'key_read:inst12\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk key_read:inst12|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 54.93 % ) " "Info: Total cell delay = 1.806 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 45.07 % ) " "Info: Total interconnect delay = 1.482 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.288 ns" { clk key_read:inst12|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.288 ns" { clk {} clk~combout {} key_read:inst12|low_sw {} } { 0.000ns 0.000ns 1.482ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.329 ns" { k3 key_read:inst12|low_sw~163 key_read:inst12|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.329 ns" { k3 {} k3~combout {} key_read:inst12|low_sw~163 {} key_read:inst12|low_sw {} } { 0.000ns 0.000ns 8.021ns 0.000ns } { 0.000ns 0.994ns 0.206ns 0.108ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.288 ns" { clk key_read:inst12|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.288 ns" { clk {} clk~combout {} key_read:inst12|low_sw {} } { 0.000ns 0.000ns 1.482ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data seg:inst7\|seg_duan\[4\] 42.270 ns register " "Info: tco from clock \"clk\" to destination pin \"data\" through register \"seg:inst7\|seg_duan\[4\]\" is 42.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 29.244 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 29.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.621 ns key_read:inst10\|low_sw 2 REG LCFF_X16_Y13_N1 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.621 ns; Loc. = LCFF_X16_Y13_N1; Fanout = 3; REG Node = 'key_read:inst10\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk key_read:inst10|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.544 ns) 5.369 ns key_read:inst10\|low_sw_an 3 COMB LCCOMB_X15_Y9_N30 2 " "Info: 3: + IC(1.204 ns) + CELL(0.544 ns) = 5.369 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 2; COMB Node = 'key_read:inst10\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { key_read:inst10|low_sw key_read:inst10|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 7.761 ns modes:inst9\|t 4 REG LCFF_X18_Y10_N1 23 " "Info: 4: + IC(1.422 ns) + CELL(0.970 ns) = 7.761 ns; Loc. = LCFF_X18_Y10_N1; Fanout = 23; REG Node = 'modes:inst9\|t'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { key_read:inst10|low_sw_an modes:inst9|t } "NODE_NAME" } } { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.651 ns) 9.597 ns set:inst20\|houri~1 5 COMB LCCOMB_X15_Y11_N16 4 " "Info: 5: + IC(1.185 ns) + CELL(0.651 ns) = 9.597 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 4; COMB Node = 'set:inst20\|houri~1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { modes:inst9|t set:inst20|houri~1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.589 ns) 11.335 ns set:inst20\|monthi 6 REG LCCOMB_X15_Y8_N26 9 " "Info: 6: + IC(1.149 ns) + CELL(0.589 ns) = 11.335 ns; Loc. = LCCOMB_X15_Y8_N26; Fanout = 9; REG Node = 'set:inst20\|monthi'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { set:inst20|houri~1 set:inst20|monthi } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.970 ns) 12.958 ns month:inst17\|c 7 REG LCFF_X16_Y8_N3 2 " "Info: 7: + IC(0.653 ns) + CELL(0.970 ns) = 12.958 ns; Loc. = LCFF_X16_Y8_N3; Fanout = 2; REG Node = 'month:inst17\|c'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { set:inst20|monthi month:inst17|c } "NODE_NAME" } } { "month.vhd" "" { Text "D:/altera/test/month.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.651 ns) 14.823 ns set:inst20\|Mux1~132 8 COMB LCCOMB_X15_Y11_N0 1 " "Info: 8: + IC(1.214 ns) + CELL(0.651 ns) = 14.823 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'set:inst20\|Mux1~132'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { month:inst17|c set:inst20|Mux1~132 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 15.381 ns set:inst20\|Mux1 9 COMB LCCOMB_X15_Y11_N4 1 " "Info: 9: + IC(0.352 ns) + CELL(0.206 ns) = 15.381 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 1; COMB Node = 'set:inst20\|Mux1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { set:inst20|Mux1~132 set:inst20|Mux1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.366 ns) 16.155 ns set:inst20\|yeari_l 10 COMB LCCOMB_X15_Y11_N18 13 " "Info: 10: + IC(0.408 ns) + CELL(0.366 ns) = 16.155 ns; Loc. = LCCOMB_X15_Y11_N18; Fanout = 13; COMB Node = 'set:inst20\|yeari_l'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { set:inst20|Mux1 set:inst20|yeari_l } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.970 ns) 18.896 ns year:inst18\|r\[9\] 11 REG LCFF_X16_Y10_N15 7 " "Info: 11: + IC(1.771 ns) + CELL(0.970 ns) = 18.896 ns; Loc. = LCFF_X16_Y10_N15; Fanout = 7; REG Node = 'year:inst18\|r\[9\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { set:inst20|yeari_l year:inst18|r[9] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.623 ns) 19.969 ns seg:inst7\|Mux10~588 12 COMB LCCOMB_X16_Y10_N20 1 " "Info: 12: + IC(0.450 ns) + CELL(0.623 ns) = 19.969 ns; Loc. = LCCOMB_X16_Y10_N20; Fanout = 1; COMB Node = 'seg:inst7\|Mux10~588'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { year:inst18|r[9] seg:inst7|Mux10~588 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.366 ns) 20.703 ns seg:inst7\|Mux10~589 13 COMB LCCOMB_X16_Y10_N4 1 " "Info: 13: + IC(0.368 ns) + CELL(0.366 ns) = 20.703 ns; Loc. = LCCOMB_X16_Y10_N4; Fanout = 1; COMB Node = 'seg:inst7\|Mux10~589'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { seg:inst7|Mux10~588 seg:inst7|Mux10~589 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 21.447 ns seg:inst7\|Mux10~592 14 COMB LCCOMB_X16_Y10_N8 1 " "Info: 14: + IC(0.374 ns) + CELL(0.370 ns) = 21.447 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 1; COMB Node = 'seg:inst7\|Mux10~592'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { seg:inst7|Mux10~589 seg:inst7|Mux10~592 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.366 ns) 22.190 ns seg:inst7\|Mux10~595 15 COMB LCCOMB_X16_Y10_N18 1 " "Info: 15: + IC(0.377 ns) + CELL(0.366 ns) = 22.190 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'seg:inst7\|Mux10~595'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { seg:inst7|Mux10~592 seg:inst7|Mux10~595 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 23.178 ns seg:inst7\|Mux10~596 16 COMB LCCOMB_X16_Y10_N0 8 " "Info: 16: + IC(0.364 ns) + CELL(0.624 ns) = 23.178 ns; Loc. = LCCOMB_X16_Y10_N0; Fanout = 8; COMB Node = 'seg:inst7\|Mux10~596'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { seg:inst7|Mux10~595 seg:inst7|Mux10~596 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.370 ns) 25.044 ns seg:inst7\|Mux12~82 17 COMB LCCOMB_X18_Y7_N14 1 " "Info: 17: + IC(1.496 ns) + CELL(0.370 ns) = 25.044 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 1; COMB Node = 'seg:inst7\|Mux12~82'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { seg:inst7|Mux10~596 seg:inst7|Mux12~82 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(0.000 ns) 27.653 ns seg:inst7\|Mux12~82clkctrl 18 COMB CLKCTRL_G7 7 " "Info: 18: + IC(2.609 ns) + CELL(0.000 ns) = 27.653 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'seg:inst7\|Mux12~82clkctrl'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { seg:inst7|Mux12~82 seg:inst7|Mux12~82clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 29.244 ns seg:inst7\|seg_duan\[4\] 19 REG LCCOMB_X17_Y10_N18 1 " "Info: 19: + IC(1.385 ns) + CELL(0.206 ns) = 29.244 ns; Loc. = LCCOMB_X17_Y10_N18; Fanout = 1; REG Node = 'seg:inst7\|seg_duan\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { seg:inst7|Mux12~82clkctrl seg:inst7|seg_duan[4] } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.952 ns ( 37.45 % ) " "Info: Total cell delay = 10.952 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.292 ns ( 62.55 % ) " "Info: Total interconnect delay = 18.292 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.244 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[9] seg:inst7|Mux10~588 seg:inst7|Mux10~589 seg:inst7|Mux10~592 seg:inst7|Mux10~595 seg:inst7|Mux10~596 seg:inst7|Mux12~82 seg:inst7|Mux12~82clkctrl seg:inst7|seg_duan[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.244 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[9] {} seg:inst7|Mux10~588 {} seg:inst7|Mux10~589 {} seg:inst7|Mux10~592 {} seg:inst7|Mux10~595 {} seg:inst7|Mux10~596 {} seg:inst7|Mux12~82 {} seg:inst7|Mux12~82clkctrl {} seg:inst7|seg_duan[4] {} } { 0.000ns 0.000ns 1.511ns 1.204ns 1.422ns 1.185ns 1.149ns 0.653ns 1.214ns 0.352ns 0.408ns 1.771ns 0.450ns 0.368ns 0.374ns 0.377ns 0.364ns 1.496ns 2.609ns 1.385ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.651ns 0.589ns 0.970ns 0.651ns 0.206ns 0.366ns 0.970ns 0.623ns 0.366ns 0.370ns 0.366ns 0.624ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.026 ns + Longest register pin " "Info: + Longest register to pin delay is 13.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst7\|seg_duan\[4\] 1 REG LCCOMB_X17_Y10_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y10_N18; Fanout = 1; REG Node = 'seg:inst7\|seg_duan\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|seg_duan[4] } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(0.615 ns) 3.851 ns seg:inst7\|Selector0~431 2 COMB LCCOMB_X17_Y6_N24 1 " "Info: 2: + IC(3.236 ns) + CELL(0.615 ns) = 3.851 ns; Loc. = LCCOMB_X17_Y6_N24; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~431'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.851 ns" { seg:inst7|seg_duan[4] seg:inst7|Selector0~431 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.650 ns) 4.903 ns seg:inst7\|Selector0~432 3 COMB LCCOMB_X17_Y6_N12 1 " "Info: 3: + IC(0.402 ns) + CELL(0.650 ns) = 4.903 ns; Loc. = LCCOMB_X17_Y6_N12; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~432'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { seg:inst7|Selector0~431 seg:inst7|Selector0~432 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.614 ns) 5.913 ns seg:inst7\|Selector0~434 4 COMB LCCOMB_X17_Y6_N28 1 " "Info: 4: + IC(0.396 ns) + CELL(0.614 ns) = 5.913 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~434'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { seg:inst7|Selector0~432 seg:inst7|Selector0~434 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 6.485 ns seg:inst7\|Selector0~435 5 COMB LCCOMB_X17_Y6_N0 1 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 6.485 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~435'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { seg:inst7|Selector0~434 seg:inst7|Selector0~435 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.265 ns) + CELL(3.276 ns) 13.026 ns data 6 PIN PIN_165 0 " "Info: 6: + IC(3.265 ns) + CELL(3.276 ns) = 13.026 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'data'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.541 ns" { seg:inst7|Selector0~435 data } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 224 1872 2048 240 "data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.361 ns ( 41.16 % ) " "Info: Total cell delay = 5.361 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.665 ns ( 58.84 % ) " "Info: Total interconnect delay = 7.665 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.026 ns" { seg:inst7|seg_duan[4] seg:inst7|Selector0~431 seg:inst7|Selector0~432 seg:inst7|Selector0~434 seg:inst7|Selector0~435 data } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.026 ns" { seg:inst7|seg_duan[4] {} seg:inst7|Selector0~431 {} seg:inst7|Selector0~432 {} seg:inst7|Selector0~434 {} seg:inst7|Selector0~435 {} data {} } { 0.000ns 3.236ns 0.402ns 0.396ns 0.366ns 3.265ns } { 0.000ns 0.615ns 0.650ns 0.614ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "29.244 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[9] seg:inst7|Mux10~588 seg:inst7|Mux10~589 seg:inst7|Mux10~592 seg:inst7|Mux10~595 seg:inst7|Mux10~596 seg:inst7|Mux12~82 seg:inst7|Mux12~82clkctrl seg:inst7|seg_duan[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "29.244 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[9] {} seg:inst7|Mux10~588 {} seg:inst7|Mux10~589 {} seg:inst7|Mux10~592 {} seg:inst7|Mux10~595 {} seg:inst7|Mux10~596 {} seg:inst7|Mux12~82 {} seg:inst7|Mux12~82clkctrl {} seg:inst7|seg_duan[4] {} } { 0.000ns 0.000ns 1.511ns 1.204ns 1.422ns 1.185ns 1.149ns 0.653ns 1.214ns 0.352ns 0.408ns 1.771ns 0.450ns 0.368ns 0.374ns 0.377ns 0.364ns 1.496ns 2.609ns 1.385ns } { 0.000ns 1.140ns 0.970ns 0.544ns 0.970ns 0.651ns 0.589ns 0.970ns 0.651ns 0.206ns 0.366ns 0.970ns 0.623ns 0.366ns 0.370ns 0.366ns 0.624ns 0.370ns 0.000ns 0.206ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.026 ns" { seg:inst7|seg_duan[4] seg:inst7|Selector0~431 seg:inst7|Selector0~432 seg:inst7|Selector0~434 seg:inst7|Selector0~435 data } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.026 ns" { seg:inst7|seg_duan[4] {} seg:inst7|Selector0~431 {} seg:inst7|Selector0~432 {} seg:inst7|Selector0~434 {} seg:inst7|Selector0~435 {} data {} } { 0.000ns 3.236ns 0.402ns 0.396ns 0.366ns 3.265ns } { 0.000ns 0.615ns 0.650ns 0.614ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "key_read:inst3\|low_sw k1 clk -4.896 ns register " "Info: th for register \"key_read:inst3\|low_sw\" (data pin = \"k1\", clock pin = \"clk\") is -4.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.317 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.666 ns) 3.317 ns key_read:inst3\|low_sw 2 REG LCFF_X16_Y13_N5 3 " "Info: 2: + IC(1.511 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X16_Y13_N5; Fanout = 3; REG Node = 'key_read:inst3\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 54.45 % ) " "Info: Total cell delay = 1.806 ns ( 54.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.511 ns ( 45.55 % ) " "Info: Total interconnect delay = 1.511 ns ( 45.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 1.511ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.519 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns k1 1 PIN PIN_198 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 2; PIN Node = 'k1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { k1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 672 376 544 688 "k1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.221 ns) + CELL(0.206 ns) 8.411 ns key_read:inst3\|low_sw~163 2 COMB LCCOMB_X16_Y13_N4 1 " "Info: 2: + IC(7.221 ns) + CELL(0.206 ns) = 8.411 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 1; COMB Node = 'key_read:inst3\|low_sw~163'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { k1 key_read:inst3|low_sw~163 } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.519 ns key_read:inst3\|low_sw 3 REG LCFF_X16_Y13_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.519 ns; Loc. = LCFF_X16_Y13_N5; Fanout = 3; REG Node = 'key_read:inst3\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key_read:inst3|low_sw~163 key_read:inst3|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 15.24 % ) " "Info: Total cell delay = 1.298 ns ( 15.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 84.76 % ) " "Info: Total interconnect delay = 7.221 ns ( 84.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { k1 key_read:inst3|low_sw~163 key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { k1 {} k1~combout {} key_read:inst3|low_sw~163 {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 7.221ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 1.511ns } { 0.000ns 1.140ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { k1 key_read:inst3|low_sw~163 key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { k1 {} k1~combout {} key_read:inst3|low_sw~163 {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 7.221ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Allocated 181 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:00:57 2018 " "Info: Processing ended: Wed Feb 28 21:00:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Info: Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
