# ALU-With-Clock-Gating-and-Without-Clock-Gating
A 4-bit ALU designed in Verilog with and without clock gating, verified in ModelSim and analyzed in Vivado.
