20000 events/job
./prepare.sh /SUSY_LM0-sftsht/Summer08_IDEAL_V11_v1/GEN-SIM-RECO v31 lm0 full
./prepare.sh /SUSY_LM0-sftsht/Summer08_IDEAL_V11_v1/GEN-SIM-RECO v31a lm0 full
./prepare.sh /SUSY_LM1-sftsht/Summer08_IDEAL_V9_AODSIM_v1/AODSIM v31 lm1 full
./prepare.sh /SUSY_LM1-sftsht/Summer08_IDEAL_V9_AODSIM_v1/AODSIM v31a lm1 full
./prepare.sh /SUSY_LM2-sftsht/Summer08_IDEAL_V9_AODSIM_v1/AODSIM v31 lm2 full

./prepare.sh /TTJets-madgraph/Fall08_IDEAL_V9_v2/GEN-SIM-RECO v31 ttbar full
./prepare.sh /ZJets-madgraph/Fall08_IDEAL_V9_reco-v2/GEN-SIM-RECO v31 zj full

100000 events/job
./prepare.sh /WJets-madgraph/Fall08_IDEAL_V9_v1/GEN-SIM-RECO v31 wj full

200000 events/job
./prepare.sh /Wjets-madgraph/Winter09_IDEAL_V11_FastSim_v1/GEN-SIM-DIGI-RECO v31 wjfast fast

100000 events/job
./prepare.sh /QCDpt15/Summer08_IDEAL_V9_v3/GEN-SIM-RECO v31 qcd15 full

20000 events/job    ------ NO MET ------
./prepare.sh /QCDpt30/Summer08_IDEAL_V9_v4/GEN-SIM-RECO v31 qcd30 full
./prepare.sh /QCDpt80/Summer08_IDEAL_V9_v2/GEN-SIM-RECO v31 qcd80 full
./prepare.sh /QCDpt170/Summer08_IDEAL_V9_v3/GEN-SIM-RECO v31 qcd170 full
./prepare.sh /QCDpt300/Summer08_IDEAL_V9_v1/GEN-SIM-RECO v31 qcd300 full
./prepare.sh /QCDpt470/Summer08_IDEAL_V9_v1/GEN-SIM-RECO v31 qcd470 full
./prepare.sh /QCDpt800/Summer08_IDEAL_V9_reco-v5/GEN-SIM-RECO v31 qcd800 full
./prepare.sh /QCDpt1400/Summer08_IDEAL_V9_reco-v5/GEN-SIM-RECO v31 qcd1400 full
./prepare.sh /QCDpt2200/Summer08_IDEAL_V9_reco-v1/GEN-SIM-RECO v31 qcd2200 full
./prepare.sh /QCDpt3000/Summer08_IDEAL_V9_reco-v2/GEN-SIM-RECO v31 qcd3000 full


<     muopt  = cms.double(0.),
<     muoeta = cms.double(25.),
<     elept  = cms.double(0.),
<     eleeta = cms.double(25.),
<     jetpt  = cms.double(0.),
<     jeteta = cms.double(25.),
<     jetfem = cms.double(900.),
<     met    = cms.double(0.),
<     nele   = cms.int32(0),
<     nmuo   = cms.int32(0),
<     njet   = cms.int32(0),

