<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_stream_to_master_example" solutionName="solution1" date="2023-01-22T12:18:55.892-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_BREADY' to 0." projectName="axi_stream_to_master_example" solutionName="solution1" date="2023-01-22T12:18:55.571-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWUSER' to 0." projectName="axi_stream_to_master_example" solutionName="solution1" date="2023-01-22T12:18:55.559-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWREGION' to 0." projectName="axi_stream_to_master_example" solutionName="solution1" date="2023-01-22T12:18:55.544-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWQOS' to 0." projectName="axi_stream_to_master_example" solutionName="solution1" date="2023-01-22T12:18:55.532-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWPROT' to 0." projectName="axi_stream_to_master_example" solutionName="solution1" date="2023-01-22T12:18:55.521-0600" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
