
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rs,rt,code,50}                      Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)
	S4= GPR[rt]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S21= ICache.Out=>ICacheReg.In                               Premise(F11)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S23= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S22)
	S24= ICache.Out=>IR_ID.In                                   Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S30= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S29)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S33= CtrlASIDIn=0                                           Premise(F21)
	S34= CtrlCP0=0                                              Premise(F22)
	S35= CP0[ASID]=pid                                          CP0-Hold(S0,S34)
	S36= CtrlEPCIn=0                                            Premise(F23)
	S37= CtrlExCodeIn=0                                         Premise(F24)
	S38= CtrlIMMU=0                                             Premise(F25)
	S39= CtrlPC=0                                               Premise(F26)
	S40= CtrlPCInc=0                                            Premise(F27)
	S41= PC[Out]=addr                                           PC-Hold(S1,S39,S40)
	S42= CtrlIAddrReg=1                                         Premise(F28)
	S43= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S14,S42)
	S44= CtrlICache=0                                           Premise(F29)
	S45= CtrlIR_IMMU=1                                          Premise(F30)
	S46= CtrlICacheReg=1                                        Premise(F31)
	S47= CtrlIR_ID=0                                            Premise(F32)
	S48= CtrlIMem=0                                             Premise(F33)
	S49= IMem[{pid,addr}]={0,rs,rt,code,50}                     IMem-Hold(S2,S48)
	S50= CtrlIRMux=0                                            Premise(F34)
	S51= CtrlGPR=0                                              Premise(F35)
	S52= GPR[rs]=a                                              GPR-Hold(S3,S51)
	S53= GPR[rt]=b                                              GPR-Hold(S4,S51)
	S54= CtrlA_EX=0                                             Premise(F36)
	S55= CtrlB_EX=0                                             Premise(F37)
	S56= CtrlIR_EX=0                                            Premise(F38)
	S57= CtrlConditionReg_MEM=0                                 Premise(F39)
	S58= CtrlIR_MEM=0                                           Premise(F40)
	S59= CtrlPIDReg=0                                           Premise(F41)
	S60= CtrlIR_DMMU1=0                                         Premise(F42)
	S61= CtrlIR_WB=0                                            Premise(F43)
	S62= CtrlA_MEM=0                                            Premise(F44)
	S63= CtrlA_WB=0                                             Premise(F45)
	S64= CtrlB_MEM=0                                            Premise(F46)
	S65= CtrlB_WB=0                                             Premise(F47)
	S66= CtrlConditionReg_DMMU1=0                               Premise(F48)
	S67= CtrlConditionReg_WB=0                                  Premise(F49)
	S68= CtrlIR_DMMU2=0                                         Premise(F50)
	S69= CtrlConditionReg_DMMU2=0                               Premise(F51)

IF(IMMU)	S70= CP0.ASID=pid                                           CP0-Read-ASID(S35)
	S71= PC.Out=addr                                            PC-Out(S41)
	S72= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S43)
	S73= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S43)
	S74= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S43)
	S75= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F52)
	S76= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F53)
	S77= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F54)
	S78= IAddrReg.Out=>IMem.RAddr                               Premise(F55)
	S79= IMem.RAddr={pid,addr}                                  Path(S72,S78)
	S80= IMem.Out={0,rs,rt,code,50}                             IMem-Read(S79,S49)
	S81= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S79,S49)
	S82= IMem.Out=>IRMux.MemData                                Premise(F56)
	S83= IRMux.MemData={0,rs,rt,code,50}                        Path(S80,S82)
	S84= IRMux.Out={0,rs,rt,code,50}                            IRMux-Select2(S83)
	S85= ICacheReg.Out=>IRMux.CacheData                         Premise(F57)
	S86= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F58)
	S87= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F59)
	S88= IRMux.Out=>IR_ID.In                                    Premise(F60)
	S89= IR_ID.In={0,rs,rt,code,50}                             Path(S84,S88)
	S90= IMem.MEM8WordOut=>ICache.WData                         Premise(F61)
	S91= ICache.WData=IMemGet8Word({pid,addr})                  Path(S81,S90)
	S92= PC.Out=>ICache.IEA                                     Premise(F62)
	S93= ICache.IEA=addr                                        Path(S71,S92)
	S94= ICache.Hit=ICacheHit(addr)                             ICache-Search(S93)
	S95= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F63)
	S96= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F64)
	S97= CtrlASIDIn=0                                           Premise(F65)
	S98= CtrlCP0=0                                              Premise(F66)
	S99= CP0[ASID]=pid                                          CP0-Hold(S35,S98)
	S100= CtrlEPCIn=0                                           Premise(F67)
	S101= CtrlExCodeIn=0                                        Premise(F68)
	S102= CtrlIMMU=0                                            Premise(F69)
	S103= CtrlPC=0                                              Premise(F70)
	S104= CtrlPCInc=1                                           Premise(F71)
	S105= PC[Out]=addr+4                                        PC-Inc(S41,S103,S104)
	S106= PC[CIA]=addr                                          PC-Inc(S41,S103,S104)
	S107= CtrlIAddrReg=0                                        Premise(F72)
	S108= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S43,S107)
	S109= CtrlICache=1                                          Premise(F73)
	S110= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S93,S91,S109)
	S111= CtrlIR_IMMU=0                                         Premise(F74)
	S112= CtrlICacheReg=0                                       Premise(F75)
	S113= CtrlIR_ID=1                                           Premise(F76)
	S114= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Write(S89,S113)
	S115= CtrlIMem=0                                            Premise(F77)
	S116= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S49,S115)
	S117= CtrlIRMux=0                                           Premise(F78)
	S118= CtrlGPR=0                                             Premise(F79)
	S119= GPR[rs]=a                                             GPR-Hold(S52,S118)
	S120= GPR[rt]=b                                             GPR-Hold(S53,S118)
	S121= CtrlA_EX=0                                            Premise(F80)
	S122= CtrlB_EX=0                                            Premise(F81)
	S123= CtrlIR_EX=0                                           Premise(F82)
	S124= CtrlConditionReg_MEM=0                                Premise(F83)
	S125= CtrlIR_MEM=0                                          Premise(F84)
	S126= CtrlPIDReg=0                                          Premise(F85)
	S127= CtrlIR_DMMU1=0                                        Premise(F86)
	S128= CtrlIR_WB=0                                           Premise(F87)
	S129= CtrlA_MEM=0                                           Premise(F88)
	S130= CtrlA_WB=0                                            Premise(F89)
	S131= CtrlB_MEM=0                                           Premise(F90)
	S132= CtrlB_WB=0                                            Premise(F91)
	S133= CtrlConditionReg_DMMU1=0                              Premise(F92)
	S134= CtrlConditionReg_WB=0                                 Premise(F93)
	S135= CtrlIR_DMMU2=0                                        Premise(F94)
	S136= CtrlConditionReg_DMMU2=0                              Premise(F95)

ID	S137= CP0.ASID=pid                                          CP0-Read-ASID(S99)
	S138= PC.Out=addr+4                                         PC-Out(S105)
	S139= PC.CIA=addr                                           PC-Out(S106)
	S140= PC.CIA31_28=addr[31:28]                               PC-Out(S106)
	S141= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S108)
	S142= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S108)
	S143= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S108)
	S144= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S114)
	S145= IR_ID.Out31_26=0                                      IR-Out(S114)
	S146= IR_ID.Out25_21=rs                                     IR-Out(S114)
	S147= IR_ID.Out20_16=rt                                     IR-Out(S114)
	S148= IR_ID.Out15_6=code                                    IR-Out(S114)
	S149= IR_ID.Out5_0=50                                       IR-Out(S114)
	S150= IR_ID.Out=>FU.IR_ID                                   Premise(F96)
	S151= FU.IR_ID={0,rs,rt,code,50}                            Path(S144,S150)
	S152= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F97)
	S153= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F98)
	S154= IR_ID.Out31_26=>CU_ID.Op                              Premise(F99)
	S155= CU_ID.Op=0                                            Path(S145,S154)
	S156= IR_ID.Out25_21=>GPR.RReg1                             Premise(F100)
	S157= GPR.RReg1=rs                                          Path(S146,S156)
	S158= GPR.Rdata1=a                                          GPR-Read(S157,S119)
	S159= IR_ID.Out20_16=>GPR.RReg2                             Premise(F101)
	S160= GPR.RReg2=rt                                          Path(S147,S159)
	S161= GPR.Rdata2=b                                          GPR-Read(S160,S120)
	S162= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F102)
	S163= CU_ID.IRFunc=50                                       Path(S149,S162)
	S164= GPR.Rdata1=>FU.InID1                                  Premise(F103)
	S165= FU.InID1=a                                            Path(S158,S164)
	S166= FU.OutID1=FU(a)                                       FU-Forward(S165)
	S167= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F104)
	S168= FU.InID1_RReg=rs                                      Path(S146,S167)
	S169= FU.OutID1=>A_EX.In                                    Premise(F105)
	S170= A_EX.In=FU(a)                                         Path(S166,S169)
	S171= GPR.Rdata2=>FU.InID2                                  Premise(F106)
	S172= FU.InID2=b                                            Path(S161,S171)
	S173= FU.OutID2=FU(b)                                       FU-Forward(S172)
	S174= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F107)
	S175= FU.InID2_RReg=rt                                      Path(S147,S174)
	S176= FU.OutID2=>B_EX.In                                    Premise(F108)
	S177= B_EX.In=FU(b)                                         Path(S173,S176)
	S178= IR_ID.Out=>IR_EX.In                                   Premise(F109)
	S179= IR_EX.In={0,rs,rt,code,50}                            Path(S144,S178)
	S180= FU.Halt_ID=>CU_ID.Halt                                Premise(F110)
	S181= FU.Bub_ID=>CU_ID.Bub                                  Premise(F111)
	S182= CtrlASIDIn=0                                          Premise(F112)
	S183= CtrlCP0=0                                             Premise(F113)
	S184= CP0[ASID]=pid                                         CP0-Hold(S99,S183)
	S185= CtrlEPCIn=0                                           Premise(F114)
	S186= CtrlExCodeIn=0                                        Premise(F115)
	S187= CtrlIMMU=0                                            Premise(F116)
	S188= CtrlPC=0                                              Premise(F117)
	S189= CtrlPCInc=0                                           Premise(F118)
	S190= PC[CIA]=addr                                          PC-Hold(S106,S189)
	S191= PC[Out]=addr+4                                        PC-Hold(S105,S188,S189)
	S192= CtrlIAddrReg=0                                        Premise(F119)
	S193= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S108,S192)
	S194= CtrlICache=0                                          Premise(F120)
	S195= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S110,S194)
	S196= CtrlIR_IMMU=0                                         Premise(F121)
	S197= CtrlICacheReg=0                                       Premise(F122)
	S198= CtrlIR_ID=0                                           Premise(F123)
	S199= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S114,S198)
	S200= CtrlIMem=0                                            Premise(F124)
	S201= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S116,S200)
	S202= CtrlIRMux=0                                           Premise(F125)
	S203= CtrlGPR=0                                             Premise(F126)
	S204= GPR[rs]=a                                             GPR-Hold(S119,S203)
	S205= GPR[rt]=b                                             GPR-Hold(S120,S203)
	S206= CtrlA_EX=1                                            Premise(F127)
	S207= [A_EX]=FU(a)                                          A_EX-Write(S170,S206)
	S208= CtrlB_EX=1                                            Premise(F128)
	S209= [B_EX]=FU(b)                                          B_EX-Write(S177,S208)
	S210= CtrlIR_EX=1                                           Premise(F129)
	S211= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Write(S179,S210)
	S212= CtrlConditionReg_MEM=0                                Premise(F130)
	S213= CtrlIR_MEM=0                                          Premise(F131)
	S214= CtrlPIDReg=0                                          Premise(F132)
	S215= CtrlIR_DMMU1=0                                        Premise(F133)
	S216= CtrlIR_WB=0                                           Premise(F134)
	S217= CtrlA_MEM=0                                           Premise(F135)
	S218= CtrlA_WB=0                                            Premise(F136)
	S219= CtrlB_MEM=0                                           Premise(F137)
	S220= CtrlB_WB=0                                            Premise(F138)
	S221= CtrlConditionReg_DMMU1=0                              Premise(F139)
	S222= CtrlConditionReg_WB=0                                 Premise(F140)
	S223= CtrlIR_DMMU2=0                                        Premise(F141)
	S224= CtrlConditionReg_DMMU2=0                              Premise(F142)

EX	S225= CP0.ASID=pid                                          CP0-Read-ASID(S184)
	S226= PC.CIA=addr                                           PC-Out(S190)
	S227= PC.CIA31_28=addr[31:28]                               PC-Out(S190)
	S228= PC.Out=addr+4                                         PC-Out(S191)
	S229= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S193)
	S230= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S193)
	S231= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S193)
	S232= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S199)
	S233= IR_ID.Out31_26=0                                      IR-Out(S199)
	S234= IR_ID.Out25_21=rs                                     IR-Out(S199)
	S235= IR_ID.Out20_16=rt                                     IR-Out(S199)
	S236= IR_ID.Out15_6=code                                    IR-Out(S199)
	S237= IR_ID.Out5_0=50                                       IR-Out(S199)
	S238= A_EX.Out=FU(a)                                        A_EX-Out(S207)
	S239= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S207)
	S240= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S207)
	S241= B_EX.Out=FU(b)                                        B_EX-Out(S209)
	S242= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S209)
	S243= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S209)
	S244= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S211)
	S245= IR_EX.Out31_26=0                                      IR_EX-Out(S211)
	S246= IR_EX.Out25_21=rs                                     IR_EX-Out(S211)
	S247= IR_EX.Out20_16=rt                                     IR_EX-Out(S211)
	S248= IR_EX.Out15_6=code                                    IR_EX-Out(S211)
	S249= IR_EX.Out5_0=50                                       IR_EX-Out(S211)
	S250= IR_EX.Out=>FU.IR_EX                                   Premise(F143)
	S251= FU.IR_EX={0,rs,rt,code,50}                            Path(S244,S250)
	S252= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F144)
	S253= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F145)
	S254= IR_EX.Out31_26=>CU_EX.Op                              Premise(F146)
	S255= CU_EX.Op=0                                            Path(S245,S254)
	S256= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F147)
	S257= CU_EX.IRFunc=50                                       Path(S249,S256)
	S258= A_EX.Out=>CMPU.A                                      Premise(F148)
	S259= CMPU.A=FU(a)                                          Path(S238,S258)
	S260= B_EX.Out=>CMPU.B                                      Premise(F149)
	S261= CMPU.B=FU(b)                                          Path(S241,S260)
	S262= CMPU.Func=6'b000011                                   Premise(F150)
	S263= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S259,S261)
	S264= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S259,S261)
	S265= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S259,S261)
	S266= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S259,S261)
	S267= CMPU.lt=>ConditionReg_MEM.In                          Premise(F151)
	S268= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S266,S267)
	S269= IR_EX.Out=>IR_MEM.In                                  Premise(F152)
	S270= IR_MEM.In={0,rs,rt,code,50}                           Path(S244,S269)
	S271= FU.InEX_WReg=5'b00000                                 Premise(F153)
	S272= CtrlASIDIn=0                                          Premise(F154)
	S273= CtrlCP0=0                                             Premise(F155)
	S274= CP0[ASID]=pid                                         CP0-Hold(S184,S273)
	S275= CtrlEPCIn=0                                           Premise(F156)
	S276= CtrlExCodeIn=0                                        Premise(F157)
	S277= CtrlIMMU=0                                            Premise(F158)
	S278= CtrlPC=0                                              Premise(F159)
	S279= CtrlPCInc=0                                           Premise(F160)
	S280= PC[CIA]=addr                                          PC-Hold(S190,S279)
	S281= PC[Out]=addr+4                                        PC-Hold(S191,S278,S279)
	S282= CtrlIAddrReg=0                                        Premise(F161)
	S283= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S193,S282)
	S284= CtrlICache=0                                          Premise(F162)
	S285= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S195,S284)
	S286= CtrlIR_IMMU=0                                         Premise(F163)
	S287= CtrlICacheReg=0                                       Premise(F164)
	S288= CtrlIR_ID=0                                           Premise(F165)
	S289= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S199,S288)
	S290= CtrlIMem=0                                            Premise(F166)
	S291= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S201,S290)
	S292= CtrlIRMux=0                                           Premise(F167)
	S293= CtrlGPR=0                                             Premise(F168)
	S294= GPR[rs]=a                                             GPR-Hold(S204,S293)
	S295= GPR[rt]=b                                             GPR-Hold(S205,S293)
	S296= CtrlA_EX=0                                            Premise(F169)
	S297= [A_EX]=FU(a)                                          A_EX-Hold(S207,S296)
	S298= CtrlB_EX=0                                            Premise(F170)
	S299= [B_EX]=FU(b)                                          B_EX-Hold(S209,S298)
	S300= CtrlIR_EX=0                                           Premise(F171)
	S301= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S211,S300)
	S302= CtrlConditionReg_MEM=1                                Premise(F172)
	S303= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S268,S302)
	S304= CtrlIR_MEM=1                                          Premise(F173)
	S305= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Write(S270,S304)
	S306= CtrlPIDReg=0                                          Premise(F174)
	S307= CtrlIR_DMMU1=0                                        Premise(F175)
	S308= CtrlIR_WB=0                                           Premise(F176)
	S309= CtrlA_MEM=0                                           Premise(F177)
	S310= CtrlA_WB=0                                            Premise(F178)
	S311= CtrlB_MEM=0                                           Premise(F179)
	S312= CtrlB_WB=0                                            Premise(F180)
	S313= CtrlConditionReg_DMMU1=0                              Premise(F181)
	S314= CtrlConditionReg_WB=0                                 Premise(F182)
	S315= CtrlIR_DMMU2=0                                        Premise(F183)
	S316= CtrlConditionReg_DMMU2=0                              Premise(F184)

MEM	S317= CP0.ASID=pid                                          CP0-Read-ASID(S274)
	S318= PC.CIA=addr                                           PC-Out(S280)
	S319= PC.CIA31_28=addr[31:28]                               PC-Out(S280)
	S320= PC.Out=addr+4                                         PC-Out(S281)
	S321= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S283)
	S322= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S283)
	S323= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S283)
	S324= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S289)
	S325= IR_ID.Out31_26=0                                      IR-Out(S289)
	S326= IR_ID.Out25_21=rs                                     IR-Out(S289)
	S327= IR_ID.Out20_16=rt                                     IR-Out(S289)
	S328= IR_ID.Out15_6=code                                    IR-Out(S289)
	S329= IR_ID.Out5_0=50                                       IR-Out(S289)
	S330= A_EX.Out=FU(a)                                        A_EX-Out(S297)
	S331= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S297)
	S332= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S297)
	S333= B_EX.Out=FU(b)                                        B_EX-Out(S299)
	S334= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S299)
	S335= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S299)
	S336= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S301)
	S337= IR_EX.Out31_26=0                                      IR_EX-Out(S301)
	S338= IR_EX.Out25_21=rs                                     IR_EX-Out(S301)
	S339= IR_EX.Out20_16=rt                                     IR_EX-Out(S301)
	S340= IR_EX.Out15_6=code                                    IR_EX-Out(S301)
	S341= IR_EX.Out5_0=50                                       IR_EX-Out(S301)
	S342= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S303)
	S343= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S303)
	S344= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S303)
	S345= IR_MEM.Out={0,rs,rt,code,50}                          IR_MEM-Out(S305)
	S346= IR_MEM.Out31_26=0                                     IR_MEM-Out(S305)
	S347= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S305)
	S348= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S305)
	S349= IR_MEM.Out15_6=code                                   IR_MEM-Out(S305)
	S350= IR_MEM.Out5_0=50                                      IR_MEM-Out(S305)
	S351= IR_MEM.Out=>FU.IR_MEM                                 Premise(F185)
	S352= FU.IR_MEM={0,rs,rt,code,50}                           Path(S345,S351)
	S353= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F186)
	S354= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F187)
	S355= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F188)
	S356= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F189)
	S357= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F190)
	S358= CU_MEM.Op=0                                           Path(S346,S357)
	S359= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F191)
	S360= CU_MEM.IRFunc=50                                      Path(S350,S359)
	S361= PC.Out=>CP0.EPCIn                                     Premise(F192)
	S362= CP0.EPCIn=addr+4                                      Path(S320,S361)
	S363= CP0.ExCodeIn=5'h0d                                    Premise(F193)
	S364= CU_MEM.TrapAddr=>PC.In                                Premise(F194)
	S365= CP0.ASID=>PIDReg.In                                   Premise(F195)
	S366= PIDReg.In=pid                                         Path(S317,S365)
	S367= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F196)
	S368= CU_MEM.lt=CompareS(FU(a),FU(b))                       Path(S342,S367)
	S369= IR_MEM.Out=>IR_DMMU1.In                               Premise(F197)
	S370= IR_DMMU1.In={0,rs,rt,code,50}                         Path(S345,S369)
	S371= IR_MEM.Out=>IR_WB.In                                  Premise(F198)
	S372= IR_WB.In={0,rs,rt,code,50}                            Path(S345,S371)
	S373= A_MEM.Out=>A_WB.In                                    Premise(F199)
	S374= B_MEM.Out=>B_WB.In                                    Premise(F200)
	S375= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F201)
	S376= ConditionReg_DMMU1.In=CompareS(FU(a),FU(b))           Path(S342,S375)
	S377= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F202)
	S378= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S342,S377)
	S379= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F203)
	S380= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F204)
	S381= FU.InMEM_WReg=5'b00000                                Premise(F205)
	S382= CtrlASIDIn=0                                          Premise(F206)
	S383= CtrlCP0=0                                             Premise(F207)
	S384= CP0[ASID]=pid                                         CP0-Hold(S274,S383)
	S385= CtrlEPCIn=0                                           Premise(F208)
	S386= CtrlExCodeIn=0                                        Premise(F209)
	S387= CtrlIMMU=0                                            Premise(F210)
	S388= CtrlPC=0                                              Premise(F211)
	S389= CtrlPCInc=0                                           Premise(F212)
	S390= PC[CIA]=addr                                          PC-Hold(S280,S389)
	S391= PC[Out]=addr+4                                        PC-Hold(S281,S388,S389)
	S392= CtrlIAddrReg=0                                        Premise(F213)
	S393= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S283,S392)
	S394= CtrlICache=0                                          Premise(F214)
	S395= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S285,S394)
	S396= CtrlIR_IMMU=0                                         Premise(F215)
	S397= CtrlICacheReg=0                                       Premise(F216)
	S398= CtrlIR_ID=0                                           Premise(F217)
	S399= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S289,S398)
	S400= CtrlIMem=0                                            Premise(F218)
	S401= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S291,S400)
	S402= CtrlIRMux=0                                           Premise(F219)
	S403= CtrlGPR=0                                             Premise(F220)
	S404= GPR[rs]=a                                             GPR-Hold(S294,S403)
	S405= GPR[rt]=b                                             GPR-Hold(S295,S403)
	S406= CtrlA_EX=0                                            Premise(F221)
	S407= [A_EX]=FU(a)                                          A_EX-Hold(S297,S406)
	S408= CtrlB_EX=0                                            Premise(F222)
	S409= [B_EX]=FU(b)                                          B_EX-Hold(S299,S408)
	S410= CtrlIR_EX=0                                           Premise(F223)
	S411= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S301,S410)
	S412= CtrlConditionReg_MEM=0                                Premise(F224)
	S413= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S303,S412)
	S414= CtrlIR_MEM=0                                          Premise(F225)
	S415= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S305,S414)
	S416= CtrlPIDReg=0                                          Premise(F226)
	S417= CtrlIR_DMMU1=1                                        Premise(F227)
	S418= [IR_DMMU1]={0,rs,rt,code,50}                          IR_DMMU1-Write(S370,S417)
	S419= CtrlIR_WB=1                                           Premise(F228)
	S420= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Write(S372,S419)
	S421= CtrlA_MEM=0                                           Premise(F229)
	S422= CtrlA_WB=1                                            Premise(F230)
	S423= CtrlB_MEM=0                                           Premise(F231)
	S424= CtrlB_WB=1                                            Premise(F232)
	S425= CtrlConditionReg_DMMU1=1                              Premise(F233)
	S426= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Write(S376,S425)
	S427= CtrlConditionReg_WB=1                                 Premise(F234)
	S428= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S378,S427)
	S429= CtrlIR_DMMU2=0                                        Premise(F235)
	S430= CtrlConditionReg_DMMU2=0                              Premise(F236)

MEM(DMMU1)	S431= CP0.ASID=pid                                          CP0-Read-ASID(S384)
	S432= PC.CIA=addr                                           PC-Out(S390)
	S433= PC.CIA31_28=addr[31:28]                               PC-Out(S390)
	S434= PC.Out=addr+4                                         PC-Out(S391)
	S435= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S393)
	S436= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S393)
	S437= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S393)
	S438= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S399)
	S439= IR_ID.Out31_26=0                                      IR-Out(S399)
	S440= IR_ID.Out25_21=rs                                     IR-Out(S399)
	S441= IR_ID.Out20_16=rt                                     IR-Out(S399)
	S442= IR_ID.Out15_6=code                                    IR-Out(S399)
	S443= IR_ID.Out5_0=50                                       IR-Out(S399)
	S444= A_EX.Out=FU(a)                                        A_EX-Out(S407)
	S445= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S407)
	S446= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S407)
	S447= B_EX.Out=FU(b)                                        B_EX-Out(S409)
	S448= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S409)
	S449= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S409)
	S450= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S411)
	S451= IR_EX.Out31_26=0                                      IR_EX-Out(S411)
	S452= IR_EX.Out25_21=rs                                     IR_EX-Out(S411)
	S453= IR_EX.Out20_16=rt                                     IR_EX-Out(S411)
	S454= IR_EX.Out15_6=code                                    IR_EX-Out(S411)
	S455= IR_EX.Out5_0=50                                       IR_EX-Out(S411)
	S456= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S413)
	S457= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S413)
	S458= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S413)
	S459= IR_MEM.Out={0,rs,rt,code,50}                          IR_MEM-Out(S415)
	S460= IR_MEM.Out31_26=0                                     IR_MEM-Out(S415)
	S461= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S415)
	S462= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S415)
	S463= IR_MEM.Out15_6=code                                   IR_MEM-Out(S415)
	S464= IR_MEM.Out5_0=50                                      IR_MEM-Out(S415)
	S465= IR_DMMU1.Out={0,rs,rt,code,50}                        IR_DMMU1-Out(S418)
	S466= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S418)
	S467= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S418)
	S468= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S418)
	S469= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S418)
	S470= IR_DMMU1.Out5_0=50                                    IR_DMMU1-Out(S418)
	S471= IR_WB.Out={0,rs,rt,code,50}                           IR-Out(S420)
	S472= IR_WB.Out31_26=0                                      IR-Out(S420)
	S473= IR_WB.Out25_21=rs                                     IR-Out(S420)
	S474= IR_WB.Out20_16=rt                                     IR-Out(S420)
	S475= IR_WB.Out15_6=code                                    IR-Out(S420)
	S476= IR_WB.Out5_0=50                                       IR-Out(S420)
	S477= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(b))          ConditionReg_DMMU1-Out(S426)
	S478= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S426)
	S479= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S426)
	S480= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S428)
	S481= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S428)
	S482= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S428)
	S483= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F237)
	S484= FU.IR_DMMU1={0,rs,rt,code,50}                         Path(S465,S483)
	S485= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F238)
	S486= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F239)
	S487= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F240)
	S488= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F241)
	S489= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F242)
	S490= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F243)
	S491= CU_DMMU1.Op=0                                         Path(S466,S490)
	S492= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F244)
	S493= CU_DMMU1.IRFunc=50                                    Path(S470,S492)
	S494= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F245)
	S495= IR_DMMU2.In={0,rs,rt,code,50}                         Path(S465,S494)
	S496= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F246)
	S497= ConditionReg_DMMU2.In=CompareS(FU(a),FU(b))           Path(S477,S496)
	S498= FU.InDMMU1_WReg=5'b00000                              Premise(F247)
	S499= CtrlASIDIn=0                                          Premise(F248)
	S500= CtrlCP0=0                                             Premise(F249)
	S501= CP0[ASID]=pid                                         CP0-Hold(S384,S500)
	S502= CtrlEPCIn=0                                           Premise(F250)
	S503= CtrlExCodeIn=0                                        Premise(F251)
	S504= CtrlIMMU=0                                            Premise(F252)
	S505= CtrlPC=0                                              Premise(F253)
	S506= CtrlPCInc=0                                           Premise(F254)
	S507= PC[CIA]=addr                                          PC-Hold(S390,S506)
	S508= PC[Out]=addr+4                                        PC-Hold(S391,S505,S506)
	S509= CtrlIAddrReg=0                                        Premise(F255)
	S510= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S393,S509)
	S511= CtrlICache=0                                          Premise(F256)
	S512= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S395,S511)
	S513= CtrlIR_IMMU=0                                         Premise(F257)
	S514= CtrlICacheReg=0                                       Premise(F258)
	S515= CtrlIR_ID=0                                           Premise(F259)
	S516= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S399,S515)
	S517= CtrlIMem=0                                            Premise(F260)
	S518= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S401,S517)
	S519= CtrlIRMux=0                                           Premise(F261)
	S520= CtrlGPR=0                                             Premise(F262)
	S521= GPR[rs]=a                                             GPR-Hold(S404,S520)
	S522= GPR[rt]=b                                             GPR-Hold(S405,S520)
	S523= CtrlA_EX=0                                            Premise(F263)
	S524= [A_EX]=FU(a)                                          A_EX-Hold(S407,S523)
	S525= CtrlB_EX=0                                            Premise(F264)
	S526= [B_EX]=FU(b)                                          B_EX-Hold(S409,S525)
	S527= CtrlIR_EX=0                                           Premise(F265)
	S528= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S411,S527)
	S529= CtrlConditionReg_MEM=0                                Premise(F266)
	S530= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S413,S529)
	S531= CtrlIR_MEM=0                                          Premise(F267)
	S532= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S415,S531)
	S533= CtrlPIDReg=0                                          Premise(F268)
	S534= CtrlIR_DMMU1=0                                        Premise(F269)
	S535= [IR_DMMU1]={0,rs,rt,code,50}                          IR_DMMU1-Hold(S418,S534)
	S536= CtrlIR_WB=0                                           Premise(F270)
	S537= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Hold(S420,S536)
	S538= CtrlA_MEM=0                                           Premise(F271)
	S539= CtrlA_WB=0                                            Premise(F272)
	S540= CtrlB_MEM=0                                           Premise(F273)
	S541= CtrlB_WB=0                                            Premise(F274)
	S542= CtrlConditionReg_DMMU1=0                              Premise(F275)
	S543= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S426,S542)
	S544= CtrlConditionReg_WB=0                                 Premise(F276)
	S545= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S428,S544)
	S546= CtrlIR_DMMU2=1                                        Premise(F277)
	S547= [IR_DMMU2]={0,rs,rt,code,50}                          IR_DMMU2-Write(S495,S546)
	S548= CtrlConditionReg_DMMU2=1                              Premise(F278)
	S549= [ConditionReg_DMMU2]=CompareS(FU(a),FU(b))            ConditionReg_DMMU2-Write(S497,S548)

MEM(DMMU2)	S550= CP0.ASID=pid                                          CP0-Read-ASID(S501)
	S551= PC.CIA=addr                                           PC-Out(S507)
	S552= PC.CIA31_28=addr[31:28]                               PC-Out(S507)
	S553= PC.Out=addr+4                                         PC-Out(S508)
	S554= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S510)
	S555= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S510)
	S556= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S510)
	S557= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S516)
	S558= IR_ID.Out31_26=0                                      IR-Out(S516)
	S559= IR_ID.Out25_21=rs                                     IR-Out(S516)
	S560= IR_ID.Out20_16=rt                                     IR-Out(S516)
	S561= IR_ID.Out15_6=code                                    IR-Out(S516)
	S562= IR_ID.Out5_0=50                                       IR-Out(S516)
	S563= A_EX.Out=FU(a)                                        A_EX-Out(S524)
	S564= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S524)
	S565= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S524)
	S566= B_EX.Out=FU(b)                                        B_EX-Out(S526)
	S567= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S526)
	S568= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S526)
	S569= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S528)
	S570= IR_EX.Out31_26=0                                      IR_EX-Out(S528)
	S571= IR_EX.Out25_21=rs                                     IR_EX-Out(S528)
	S572= IR_EX.Out20_16=rt                                     IR_EX-Out(S528)
	S573= IR_EX.Out15_6=code                                    IR_EX-Out(S528)
	S574= IR_EX.Out5_0=50                                       IR_EX-Out(S528)
	S575= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S530)
	S576= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S530)
	S577= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S530)
	S578= IR_MEM.Out={0,rs,rt,code,50}                          IR_MEM-Out(S532)
	S579= IR_MEM.Out31_26=0                                     IR_MEM-Out(S532)
	S580= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S532)
	S581= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S532)
	S582= IR_MEM.Out15_6=code                                   IR_MEM-Out(S532)
	S583= IR_MEM.Out5_0=50                                      IR_MEM-Out(S532)
	S584= IR_DMMU1.Out={0,rs,rt,code,50}                        IR_DMMU1-Out(S535)
	S585= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S535)
	S586= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S535)
	S587= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S535)
	S588= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S535)
	S589= IR_DMMU1.Out5_0=50                                    IR_DMMU1-Out(S535)
	S590= IR_WB.Out={0,rs,rt,code,50}                           IR-Out(S537)
	S591= IR_WB.Out31_26=0                                      IR-Out(S537)
	S592= IR_WB.Out25_21=rs                                     IR-Out(S537)
	S593= IR_WB.Out20_16=rt                                     IR-Out(S537)
	S594= IR_WB.Out15_6=code                                    IR-Out(S537)
	S595= IR_WB.Out5_0=50                                       IR-Out(S537)
	S596= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(b))          ConditionReg_DMMU1-Out(S543)
	S597= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S543)
	S598= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S543)
	S599= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S545)
	S600= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S545)
	S601= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S545)
	S602= IR_DMMU2.Out={0,rs,rt,code,50}                        IR_DMMU2-Out(S547)
	S603= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S547)
	S604= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S547)
	S605= IR_DMMU2.Out20_16=rt                                  IR_DMMU2-Out(S547)
	S606= IR_DMMU2.Out15_6=code                                 IR_DMMU2-Out(S547)
	S607= IR_DMMU2.Out5_0=50                                    IR_DMMU2-Out(S547)
	S608= ConditionReg_DMMU2.Out=CompareS(FU(a),FU(b))          ConditionReg_DMMU2-Out(S549)
	S609= ConditionReg_DMMU2.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S549)
	S610= ConditionReg_DMMU2.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S549)
	S611= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F279)
	S612= FU.IR_DMMU2={0,rs,rt,code,50}                         Path(S602,S611)
	S613= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F280)
	S614= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F281)
	S615= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F282)
	S616= CU_DMMU2.Op=0                                         Path(S603,S615)
	S617= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F283)
	S618= CU_DMMU2.IRFunc=50                                    Path(S607,S617)
	S619= IR_DMMU2.Out=>IR_WB.In                                Premise(F284)
	S620= IR_WB.In={0,rs,rt,code,50}                            Path(S602,S619)
	S621= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F285)
	S622= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S608,S621)
	S623= FU.InDMMU2_WReg=5'b00000                              Premise(F286)
	S624= CtrlASIDIn=0                                          Premise(F287)
	S625= CtrlCP0=0                                             Premise(F288)
	S626= CP0[ASID]=pid                                         CP0-Hold(S501,S625)
	S627= CtrlEPCIn=0                                           Premise(F289)
	S628= CtrlExCodeIn=0                                        Premise(F290)
	S629= CtrlIMMU=0                                            Premise(F291)
	S630= CtrlPC=0                                              Premise(F292)
	S631= CtrlPCInc=0                                           Premise(F293)
	S632= PC[CIA]=addr                                          PC-Hold(S507,S631)
	S633= PC[Out]=addr+4                                        PC-Hold(S508,S630,S631)
	S634= CtrlIAddrReg=0                                        Premise(F294)
	S635= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S510,S634)
	S636= CtrlICache=0                                          Premise(F295)
	S637= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S512,S636)
	S638= CtrlIR_IMMU=0                                         Premise(F296)
	S639= CtrlICacheReg=0                                       Premise(F297)
	S640= CtrlIR_ID=0                                           Premise(F298)
	S641= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S516,S640)
	S642= CtrlIMem=0                                            Premise(F299)
	S643= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S518,S642)
	S644= CtrlIRMux=0                                           Premise(F300)
	S645= CtrlGPR=0                                             Premise(F301)
	S646= GPR[rs]=a                                             GPR-Hold(S521,S645)
	S647= GPR[rt]=b                                             GPR-Hold(S522,S645)
	S648= CtrlA_EX=0                                            Premise(F302)
	S649= [A_EX]=FU(a)                                          A_EX-Hold(S524,S648)
	S650= CtrlB_EX=0                                            Premise(F303)
	S651= [B_EX]=FU(b)                                          B_EX-Hold(S526,S650)
	S652= CtrlIR_EX=0                                           Premise(F304)
	S653= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S528,S652)
	S654= CtrlConditionReg_MEM=0                                Premise(F305)
	S655= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S530,S654)
	S656= CtrlIR_MEM=0                                          Premise(F306)
	S657= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S532,S656)
	S658= CtrlPIDReg=0                                          Premise(F307)
	S659= CtrlIR_DMMU1=0                                        Premise(F308)
	S660= [IR_DMMU1]={0,rs,rt,code,50}                          IR_DMMU1-Hold(S535,S659)
	S661= CtrlIR_WB=1                                           Premise(F309)
	S662= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Write(S620,S661)
	S663= CtrlA_MEM=0                                           Premise(F310)
	S664= CtrlA_WB=0                                            Premise(F311)
	S665= CtrlB_MEM=0                                           Premise(F312)
	S666= CtrlB_WB=0                                            Premise(F313)
	S667= CtrlConditionReg_DMMU1=0                              Premise(F314)
	S668= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S543,S667)
	S669= CtrlConditionReg_WB=1                                 Premise(F315)
	S670= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S622,S669)
	S671= CtrlIR_DMMU2=0                                        Premise(F316)
	S672= [IR_DMMU2]={0,rs,rt,code,50}                          IR_DMMU2-Hold(S547,S671)
	S673= CtrlConditionReg_DMMU2=0                              Premise(F317)
	S674= [ConditionReg_DMMU2]=CompareS(FU(a),FU(b))            ConditionReg_DMMU2-Hold(S549,S673)

WB	S675= CP0.ASID=pid                                          CP0-Read-ASID(S626)
	S676= PC.CIA=addr                                           PC-Out(S632)
	S677= PC.CIA31_28=addr[31:28]                               PC-Out(S632)
	S678= PC.Out=addr+4                                         PC-Out(S633)
	S679= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S635)
	S680= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S635)
	S681= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S635)
	S682= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S641)
	S683= IR_ID.Out31_26=0                                      IR-Out(S641)
	S684= IR_ID.Out25_21=rs                                     IR-Out(S641)
	S685= IR_ID.Out20_16=rt                                     IR-Out(S641)
	S686= IR_ID.Out15_6=code                                    IR-Out(S641)
	S687= IR_ID.Out5_0=50                                       IR-Out(S641)
	S688= A_EX.Out=FU(a)                                        A_EX-Out(S649)
	S689= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S649)
	S690= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S649)
	S691= B_EX.Out=FU(b)                                        B_EX-Out(S651)
	S692= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S651)
	S693= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S651)
	S694= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S653)
	S695= IR_EX.Out31_26=0                                      IR_EX-Out(S653)
	S696= IR_EX.Out25_21=rs                                     IR_EX-Out(S653)
	S697= IR_EX.Out20_16=rt                                     IR_EX-Out(S653)
	S698= IR_EX.Out15_6=code                                    IR_EX-Out(S653)
	S699= IR_EX.Out5_0=50                                       IR_EX-Out(S653)
	S700= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S655)
	S701= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S655)
	S702= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S655)
	S703= IR_MEM.Out={0,rs,rt,code,50}                          IR_MEM-Out(S657)
	S704= IR_MEM.Out31_26=0                                     IR_MEM-Out(S657)
	S705= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S657)
	S706= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S657)
	S707= IR_MEM.Out15_6=code                                   IR_MEM-Out(S657)
	S708= IR_MEM.Out5_0=50                                      IR_MEM-Out(S657)
	S709= IR_DMMU1.Out={0,rs,rt,code,50}                        IR_DMMU1-Out(S660)
	S710= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S660)
	S711= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S660)
	S712= IR_DMMU1.Out20_16=rt                                  IR_DMMU1-Out(S660)
	S713= IR_DMMU1.Out15_6=code                                 IR_DMMU1-Out(S660)
	S714= IR_DMMU1.Out5_0=50                                    IR_DMMU1-Out(S660)
	S715= IR_WB.Out={0,rs,rt,code,50}                           IR-Out(S662)
	S716= IR_WB.Out31_26=0                                      IR-Out(S662)
	S717= IR_WB.Out25_21=rs                                     IR-Out(S662)
	S718= IR_WB.Out20_16=rt                                     IR-Out(S662)
	S719= IR_WB.Out15_6=code                                    IR-Out(S662)
	S720= IR_WB.Out5_0=50                                       IR-Out(S662)
	S721= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(b))          ConditionReg_DMMU1-Out(S668)
	S722= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S668)
	S723= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S668)
	S724= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S670)
	S725= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S670)
	S726= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S670)
	S727= IR_DMMU2.Out={0,rs,rt,code,50}                        IR_DMMU2-Out(S672)
	S728= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S672)
	S729= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S672)
	S730= IR_DMMU2.Out20_16=rt                                  IR_DMMU2-Out(S672)
	S731= IR_DMMU2.Out15_6=code                                 IR_DMMU2-Out(S672)
	S732= IR_DMMU2.Out5_0=50                                    IR_DMMU2-Out(S672)
	S733= ConditionReg_DMMU2.Out=CompareS(FU(a),FU(b))          ConditionReg_DMMU2-Out(S674)
	S734= ConditionReg_DMMU2.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU2-Out(S674)
	S735= ConditionReg_DMMU2.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU2-Out(S674)
	S736= IR_WB.Out=>FU.IR_WB                                   Premise(F318)
	S737= FU.IR_WB={0,rs,rt,code,50}                            Path(S715,S736)
	S738= IR_WB.Out31_26=>CU_WB.Op                              Premise(F319)
	S739= CU_WB.Op=0                                            Path(S716,S738)
	S740= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F320)
	S741= CU_WB.IRFunc=50                                       Path(S720,S740)
	S742= FU.InWB_WReg=5'b00000                                 Premise(F321)
	S743= CtrlASIDIn=0                                          Premise(F322)
	S744= CtrlCP0=0                                             Premise(F323)
	S745= CP0[ASID]=pid                                         CP0-Hold(S626,S744)
	S746= CtrlEPCIn=0                                           Premise(F324)
	S747= CtrlExCodeIn=0                                        Premise(F325)
	S748= CtrlIMMU=0                                            Premise(F326)
	S749= CtrlPC=0                                              Premise(F327)
	S750= CtrlPCInc=0                                           Premise(F328)
	S751= PC[CIA]=addr                                          PC-Hold(S632,S750)
	S752= PC[Out]=addr+4                                        PC-Hold(S633,S749,S750)
	S753= CtrlIAddrReg=0                                        Premise(F329)
	S754= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S635,S753)
	S755= CtrlICache=0                                          Premise(F330)
	S756= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S637,S755)
	S757= CtrlIR_IMMU=0                                         Premise(F331)
	S758= CtrlICacheReg=0                                       Premise(F332)
	S759= CtrlIR_ID=0                                           Premise(F333)
	S760= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S641,S759)
	S761= CtrlIMem=0                                            Premise(F334)
	S762= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S643,S761)
	S763= CtrlIRMux=0                                           Premise(F335)
	S764= CtrlGPR=0                                             Premise(F336)
	S765= GPR[rs]=a                                             GPR-Hold(S646,S764)
	S766= GPR[rt]=b                                             GPR-Hold(S647,S764)
	S767= CtrlA_EX=0                                            Premise(F337)
	S768= [A_EX]=FU(a)                                          A_EX-Hold(S649,S767)
	S769= CtrlB_EX=0                                            Premise(F338)
	S770= [B_EX]=FU(b)                                          B_EX-Hold(S651,S769)
	S771= CtrlIR_EX=0                                           Premise(F339)
	S772= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S653,S771)
	S773= CtrlConditionReg_MEM=0                                Premise(F340)
	S774= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S655,S773)
	S775= CtrlIR_MEM=0                                          Premise(F341)
	S776= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S657,S775)
	S777= CtrlPIDReg=0                                          Premise(F342)
	S778= CtrlIR_DMMU1=0                                        Premise(F343)
	S779= [IR_DMMU1]={0,rs,rt,code,50}                          IR_DMMU1-Hold(S660,S778)
	S780= CtrlIR_WB=0                                           Premise(F344)
	S781= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Hold(S662,S780)
	S782= CtrlA_MEM=0                                           Premise(F345)
	S783= CtrlA_WB=0                                            Premise(F346)
	S784= CtrlB_MEM=0                                           Premise(F347)
	S785= CtrlB_WB=0                                            Premise(F348)
	S786= CtrlConditionReg_DMMU1=0                              Premise(F349)
	S787= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S668,S786)
	S788= CtrlConditionReg_WB=0                                 Premise(F350)
	S789= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S670,S788)
	S790= CtrlIR_DMMU2=0                                        Premise(F351)
	S791= [IR_DMMU2]={0,rs,rt,code,50}                          IR_DMMU2-Hold(S672,S790)
	S792= CtrlConditionReg_DMMU2=0                              Premise(F352)
	S793= [ConditionReg_DMMU2]=CompareS(FU(a),FU(b))            ConditionReg_DMMU2-Hold(S674,S792)

POST	S745= CP0[ASID]=pid                                         CP0-Hold(S626,S744)
	S751= PC[CIA]=addr                                          PC-Hold(S632,S750)
	S752= PC[Out]=addr+4                                        PC-Hold(S633,S749,S750)
	S754= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S635,S753)
	S756= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S637,S755)
	S760= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S641,S759)
	S762= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S643,S761)
	S765= GPR[rs]=a                                             GPR-Hold(S646,S764)
	S766= GPR[rt]=b                                             GPR-Hold(S647,S764)
	S768= [A_EX]=FU(a)                                          A_EX-Hold(S649,S767)
	S770= [B_EX]=FU(b)                                          B_EX-Hold(S651,S769)
	S772= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S653,S771)
	S774= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S655,S773)
	S776= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S657,S775)
	S779= [IR_DMMU1]={0,rs,rt,code,50}                          IR_DMMU1-Hold(S660,S778)
	S781= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Hold(S662,S780)
	S787= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S668,S786)
	S789= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S670,S788)
	S791= [IR_DMMU2]={0,rs,rt,code,50}                          IR_DMMU2-Hold(S672,S790)
	S793= [ConditionReg_DMMU2]=CompareS(FU(a),FU(b))            ConditionReg_DMMU2-Hold(S674,S792)

