
---------- Begin Simulation Statistics ----------
final_tick                                63354626000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671008                       # Number of bytes of host memory used
host_op_rate                                    77796                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1296.33                       # Real time elapsed on the host
host_tick_rate                               48872377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100849488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063355                       # Number of seconds simulated
sim_ticks                                 63354626000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100849488                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.267093                       # CPI: cycles per instruction
system.cpu.discardedOps                        941374                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3580595                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.789208                       # IPC: instructions per cycle
system.cpu.numCycles                        126709252                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                48066702     47.66%     47.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                 194948      0.19%     47.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  120929      0.12%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            329025      0.33%     48.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     48.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            312189      0.31%     48.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            190940      0.19%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             63386      0.06%     48.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           554902      0.55%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            41940      0.04%     49.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.47% # Class of committed instruction
system.cpu.op_class_0::MemRead               43775341     43.41%     92.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7188237      7.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100849488                       # Class of committed instruction
system.cpu.tickCycles                       123128657                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          336                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        76068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       153660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6678578                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5512561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            364300                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4626880                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4620631                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.864941                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  188848                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                221                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          672852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                161                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           672691                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          186                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     49982242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49982242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49992254                       # number of overall hits
system.cpu.dcache.overall_hits::total        49992254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        80725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80882                       # number of overall misses
system.cpu.dcache.overall_misses::total         80882                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1501452500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1501452500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1501452500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1501452500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50062967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50062967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50073136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50073136                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18599.597399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18599.597399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18563.493732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18563.493732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          672                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   134.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73092                       # number of writebacks
system.cpu.dcache.writebacks::total             73092                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5334                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        75391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        75391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        75540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        75540                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1200728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1200728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1209910500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1209910500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001506                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15926.682230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15926.682230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16016.818904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16016.818904                       # average overall mshr miss latency
system.cpu.dcache.replacements                  74575                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42920858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42920858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    258449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42936428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42936428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16599.165061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16599.165061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    240864000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    240864000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15512.590971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15512.590971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7061384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7061384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1243003500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1243003500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7126539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7126539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19077.637940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19077.637940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    959864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    959864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16034.085594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16034.085594                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        10012                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         10012                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        10169                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        10169                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015439                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          149                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          149                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9182000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9182000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61624.161074                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61624.161074                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1114                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1114                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           59                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       840000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       840000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050298                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050298                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14237.288136                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14237.288136                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           59                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           59                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       781000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       781000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050298                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050298                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 13237.288136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13237.288136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.044974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50070140                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             75599                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            662.312200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.044974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          784                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100226563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100226563                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45761303                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           46728462                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           7330857                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     19662892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19662892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19662892                       # number of overall hits
system.cpu.icache.overall_hits::total        19662892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1999                       # number of overall misses
system.cpu.icache.overall_misses::total          1999                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135091000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135091000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135091000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135091000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19664891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19664891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19664891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19664891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67579.289645                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67579.289645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67579.289645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67579.289645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1487                       # number of writebacks
system.cpu.icache.writebacks::total              1487                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1999                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1999                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1999                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1999                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133092000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133092000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66579.289645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66579.289645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66579.289645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66579.289645                       # average overall mshr miss latency
system.cpu.icache.replacements                   1487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19662892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19662892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1999                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135091000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135091000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19664891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19664891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67579.289645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67579.289645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133092000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133092000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66579.289645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66579.289645                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.778491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19664891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9837.364182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.778491                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         157321127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        157321127                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  63354626000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100849488                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71214                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71543                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 329                       # number of overall hits
system.l2.overall_hits::.cpu.data               71214                       # number of overall hits
system.l2.overall_hits::total                   71543                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4385                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6055                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1670                       # number of overall misses
system.l2.overall_misses::.cpu.data              4385                       # number of overall misses
system.l2.overall_misses::total                  6055                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126603000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    339797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        466400000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126603000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    339797000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       466400000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            75599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           75599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.835418                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.058003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078030                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.835418                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.058003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078030                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75810.179641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77490.763968                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77027.250206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75810.179641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77490.763968                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77027.250206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6046                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6046                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    109903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    295483000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    405386000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    109903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    295483000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    405386000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.835418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.057884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.835418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.057884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65810.179641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67523.537477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67050.281178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65810.179641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67523.537477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67050.281178                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73092                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1457                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1457                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1457                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1457                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             56272                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56272                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3640                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    279024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     279024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.060756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76655.082418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76655.082418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    242624500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    242624500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.060756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66655.082418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66655.082418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126603000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126603000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.835418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.835418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75810.179641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75810.179641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    109903000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    109903000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.835418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.835418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65810.179641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65810.179641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     60772500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     60772500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.047492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81573.825503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81573.825503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     52858500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     52858500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71818.614130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71818.614130                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5858.745772                       # Cycle average of tags in use
system.l2.tags.total_refs                      153315                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.358088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1662.011988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4196.733785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.178795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.184509                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1232638                       # Number of tag accesses
system.l2.tags.data_accesses                  1232638                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000589000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6046                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6046                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6046                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  386944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23011859500                       # Total gap between requests
system.mem_ctrls.avgGap                    3806129.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       106880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       280064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1687011.774009998888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4420576.959920811467                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     41553000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    115640250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24882.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26426.02                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       106880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       280064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        386944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       106880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       106880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4376                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6046                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1687012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4420577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6107589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1687012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1687012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1687012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4420577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6107589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6046                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                43830750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          157193250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7249.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25999.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4863                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   327.087067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.686340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.351895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          274     23.16%     23.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          355     30.01%     53.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          190     16.06%     69.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          132     11.16%     80.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           40      3.38%     83.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           27      2.28%     86.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20      1.69%     87.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      1.44%     89.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          128     10.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                386944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.107589                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3741360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1988580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21248640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5000711040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1513470270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23053675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29594835090                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.129821                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59920338500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2115360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1318927500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4705260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2500905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21919800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5000711040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1680919170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22912665600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29623421775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.581038                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59552260250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2115360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1687005750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2406                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        12092                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12092                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       386944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  386944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6046                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6046    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6046                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7467000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32042000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1999                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15687                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5485                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       225773                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                231258                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       223104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9516224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9739328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            77598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  77256     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    342      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77598                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  63354626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          151409000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2998500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         113402991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
