{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588246830287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588246830294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 06:40:30 2020 " "Processing started: Thu Apr 30 06:40:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588246830294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246830294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject_ShastaGuideBotModelS -c FinalProject_ShastaGuideBotModelS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject_ShastaGuideBotModelS -c FinalProject_ShastaGuideBotModelS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246830294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588246831206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588246831206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_timer_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_timer_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_timer_mod " "Found entity 1: digit_timer_mod" {  } { { "digit_timer_mod.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/digit_timer_mod.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uno_s.v 1 1 " "Found 1 design units, including 1 entities, in source file uno_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 uno_s " "Found entity 1: uno_s" {  } { { "uno_s.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/uno_s.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg " "Found entity 1: Seven_Seg" {  } { { "Seven_Seg.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/Seven_Seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_pass.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_pass.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PASS " "Found entity 1: ROM_PASS" {  } { { "ROM_PASS.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_PASS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_id.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_ID " "Found entity 1: ROM_ID" {  } { { "ROM_ID.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_ID.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxscore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file maxscore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaxScore_TB " "Found entity 1: MaxScore_TB" {  } { { "MaxScore_TB.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/MaxScore_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_uno_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_uno_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_uno_ms " "Found entity 1: lfsr_uno_ms" {  } { { "lfsr_uno_ms.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/lfsr_uno_ms.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_rng_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_rng_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_rng_counter " "Found entity 1: lfsr_rng_counter" {  } { { "lfsr_rng_counter.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/lfsr_rng_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_rng.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_rng " "Found entity 1: lfsr_rng" {  } { { "lfsr_rng.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/lfsr_rng.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_four_screens.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_four_screens.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Four_Screens " "Found entity 1: LFSR_Four_Screens" {  } { { "LFSR_Four_Screens.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/LFSR_Four_Screens.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_control.v 1 1 " "Found 1 design units, including 1 entities, in source file level_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_control " "Found entity 1: level_control" {  } { { "level_control.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/level_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_design.v 1 1 " "Found 1 design units, including 1 entities, in source file game_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Design " "Found entity 1: Game_Design" {  } { { "Game_Design.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/Game_Design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_shastaguidebotmodels.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_shastaguidebotmodels.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject_ShastaGuideBotModelS " "Found entity 1: FinalProject_ShastaGuideBotModelS" {  } { { "FinalProject_ShastaGuideBotModelS.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_timer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_timer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_timer_top " "Found entity 1: digit_timer_top" {  } { { "digit_timer_top.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/digit_timer_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cien_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file cien_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 cien_ms " "Found entity 1: cien_ms" {  } { { "cien_ms.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/cien_ms.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "button_shaper.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/button_shaper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file access_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 access_tb " "Found entity 1: access_tb" {  } { { "access_tb.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access.v 1 1 " "Found 1 design units, including 1 entities, in source file access.v" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246846854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246846854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject_ShastaGuideBotModelS " "Elaborating entity \"FinalProject_ShastaGuideBotModelS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588246847006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:password " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:password\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "password" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg Seven_Seg:main " "Elaborating entity \"Seven_Seg\" for hierarchy \"Seven_Seg:main\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "main" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PASS ROM_PASS:password_ROM " "Elaborating entity \"ROM_PASS\" for hierarchy \"ROM_PASS:password_ROM\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "password_ROM" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_PASS:password_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_PASS:password_ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM_PASS.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_PASS.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_PASS:password_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_PASS:password_ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM_PASS.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_PASS.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_PASS:password_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_PASS:password_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sim_RAM/ROM_PASS.mif " "Parameter \"init_file\" = \"../sim_RAM/ROM_PASS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847194 ""}  } { { "ROM_PASS.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_PASS.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588246847194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6aa1 " "Found entity 1: altsyncram_6aa1" {  } { { "db/altsyncram_6aa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/db/altsyncram_6aa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246847270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246847270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6aa1 ROM_PASS:password_ROM\|altsyncram:altsyncram_component\|altsyncram_6aa1:auto_generated " "Elaborating entity \"altsyncram_6aa1\" for hierarchy \"ROM_PASS:password_ROM\|altsyncram:altsyncram_component\|altsyncram_6aa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_ID ROM_ID:id_ROM " "Elaborating entity \"ROM_ID\" for hierarchy \"ROM_ID:id_ROM\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "id_ROM" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_ID:id_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_ID:id_ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM_ID.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_ID.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_ID:id_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_ID:id_ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM_ID.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_ID.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_ID:id_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_ID:id_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sim_RAM/ROM_ID.mif " "Parameter \"init_file\" = \"../sim_RAM/ROM_ID.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847358 ""}  } { { "ROM_ID.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/ROM_ID.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588246847358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13a1 " "Found entity 1: altsyncram_13a1" {  } { { "db/altsyncram_13a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/db/altsyncram_13a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246847444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246847444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13a1 ROM_ID:id_ROM\|altsyncram:altsyncram_component\|altsyncram_13a1:auto_generated " "Elaborating entity \"altsyncram_13a1\" for hierarchy \"ROM_ID:id_ROM\|altsyncram:altsyncram_component\|altsyncram_13a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:scores " "Elaborating entity \"RAM\" for hierarchy \"RAM:scores\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "scores" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:scores\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:scores\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:scores\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:scores\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:scores\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:scores\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588246847502 ""}  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588246847502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bf1 " "Found entity 1: altsyncram_7bf1" {  } { { "db/altsyncram_7bf1.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/db/altsyncram_7bf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588246847584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246847584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bf1 RAM:scores\|altsyncram:altsyncram_component\|altsyncram_7bf1:auto_generated " "Elaborating entity \"altsyncram_7bf1\" for hierarchy \"RAM:scores\|altsyncram:altsyncram_component\|altsyncram_7bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Design Game_Design:game " "Elaborating entity \"Game_Design\" for hierarchy \"Game_Design:game\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "game" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screen_test Game_Design.v(24) " "Verilog HDL or VHDL warning at Game_Design.v(24): object \"screen_test\" assigned a value but never read" {  } { { "Game_Design.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/Game_Design.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588246847604 "|FinalProject_ShastaGuideBotModelS|Game_Design:game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check Game_Design.v(28) " "Verilog HDL or VHDL warning at Game_Design.v(28): object \"check\" assigned a value but never read" {  } { { "Game_Design.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/Game_Design.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588246847604 "|FinalProject_ShastaGuideBotModelS|Game_Design:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Four_Screens Game_Design:game\|LFSR_Four_Screens:IN_LFSR_Four_Screens " "Elaborating entity \"LFSR_Four_Screens\" for hierarchy \"Game_Design:game\|LFSR_Four_Screens:IN_LFSR_Four_Screens\"" {  } { { "Game_Design.v" "IN_LFSR_Four_Screens" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/Game_Design.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_rng Game_Design:game\|LFSR_Four_Screens:IN_LFSR_Four_Screens\|lfsr_rng:DUT_lfsr_rng " "Elaborating entity \"lfsr_rng\" for hierarchy \"Game_Design:game\|LFSR_Four_Screens:IN_LFSR_Four_Screens\|lfsr_rng:DUT_lfsr_rng\"" {  } { { "LFSR_Four_Screens.v" "DUT_lfsr_rng" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/LFSR_Four_Screens.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_rng_counter Game_Design:game\|LFSR_Four_Screens:IN_LFSR_Four_Screens\|lfsr_rng:DUT_lfsr_rng\|lfsr_rng_counter:DUT_lfsr_rng_counter " "Elaborating entity \"lfsr_rng_counter\" for hierarchy \"Game_Design:game\|LFSR_Four_Screens:IN_LFSR_Four_Screens\|lfsr_rng:DUT_lfsr_rng\|lfsr_rng_counter:DUT_lfsr_rng_counter\"" {  } { { "lfsr_rng.v" "DUT_lfsr_rng_counter" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/lfsr_rng.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_control level_control:difficulty_set " "Elaborating entity \"level_control\" for hierarchy \"level_control:difficulty_set\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "difficulty_set" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_timer_top digit_timer_top:game_timer " "Elaborating entity \"digit_timer_top\" for hierarchy \"digit_timer_top:game_timer\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "game_timer" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uno_s digit_timer_top:game_timer\|uno_s:startOneSecondTimer " "Elaborating entity \"uno_s\" for hierarchy \"digit_timer_top:game_timer\|uno_s:startOneSecondTimer\"" {  } { { "digit_timer_top.v" "startOneSecondTimer" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/digit_timer_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uno_s.v(35) " "Verilog HDL assignment warning at uno_s.v(35): truncated value with size 32 to match size of target (4)" {  } { { "uno_s.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/uno_s.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847638 "|FinalProject_ShastaGuideBotModelS|digit_timer_top:game_timer|uno_s:startOneSecondTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cien_ms digit_timer_top:game_timer\|uno_s:startOneSecondTimer\|cien_ms:countHundredMiliSec " "Elaborating entity \"cien_ms\" for hierarchy \"digit_timer_top:game_timer\|uno_s:startOneSecondTimer\|cien_ms:countHundredMiliSec\"" {  } { { "uno_s.v" "countHundredMiliSec" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/uno_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cien_ms.v(36) " "Verilog HDL assignment warning at cien_ms.v(36): truncated value with size 32 to match size of target (7)" {  } { { "cien_ms.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/cien_ms.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847644 "|FinalProject_ShastaGuideBotModelS|digit_timer_top:game_timer|uno_s:startOneSecondTimer|cien_ms:countHundredMiliSec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_uno_ms digit_timer_top:game_timer\|uno_s:startOneSecondTimer\|cien_ms:countHundredMiliSec\|lfsr_uno_ms:lfsr_uno_ms_instantiation " "Elaborating entity \"lfsr_uno_ms\" for hierarchy \"digit_timer_top:game_timer\|uno_s:startOneSecondTimer\|cien_ms:countHundredMiliSec\|lfsr_uno_ms:lfsr_uno_ms_instantiation\"" {  } { { "cien_ms.v" "lfsr_uno_ms_instantiation" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/cien_ms.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_timer_mod digit_timer_top:game_timer\|digit_timer_mod:digitTEN " "Elaborating entity \"digit_timer_mod\" for hierarchy \"digit_timer_top:game_timer\|digit_timer_mod:digitTEN\"" {  } { { "digit_timer_top.v" "digitTEN" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/digit_timer_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digit_timer_mod.v(54) " "Verilog HDL assignment warning at digit_timer_mod.v(54): truncated value with size 32 to match size of target (4)" {  } { { "digit_timer_mod.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/digit_timer_mod.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847653 "|FinalProject_ShastaGuideBotModelS|digit_timer_top:game_timer|digit_timer_mod:digitTEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access access:access_top " "Elaborating entity \"access\" for hierarchy \"access:access_top\"" {  } { { "FinalProject_ShastaGuideBotModelS.v" "access_top" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/FinalProject_ShastaGuideBotModelS.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246847659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "verify_id access.v(46) " "Verilog HDL or VHDL warning at access.v(46): object \"verify_id\" assigned a value but never read" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588246847672 "|FinalProject_ShastaGuideBotModelS|access:access_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "verify_pass access.v(46) " "Verilog HDL or VHDL warning at access.v(46): object \"verify_pass\" assigned a value but never read" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588246847672 "|FinalProject_ShastaGuideBotModelS|access:access_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 access.v(517) " "Verilog HDL assignment warning at access.v(517): truncated value with size 32 to match size of target (4)" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847672 "|FinalProject_ShastaGuideBotModelS|access:access_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 access.v(532) " "Verilog HDL assignment warning at access.v(532): truncated value with size 32 to match size of target (4)" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847672 "|FinalProject_ShastaGuideBotModelS|access:access_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 access.v(650) " "Verilog HDL assignment warning at access.v(650): truncated value with size 4 to match size of target (3)" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847673 "|FinalProject_ShastaGuideBotModelS|access:access_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 access.v(651) " "Verilog HDL assignment warning at access.v(651): truncated value with size 4 to match size of target (3)" {  } { { "access.v" "" { Text "C:/intelFPGA_lite/18.1/FinalProject_ShastaGuideBotModelS/sim_RAM/access.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588246847673 "|FinalProject_ShastaGuideBotModelS|access:access_top"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588246849684 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588246851278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588246851620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588246851620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "814 " "Implemented 814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588246851829 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588246851829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "694 " "Implemented 694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588246851829 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588246851829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588246851829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588246851898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 06:40:51 2020 " "Processing ended: Thu Apr 30 06:40:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588246851898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588246851898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588246851898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588246851898 ""}
