#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: KINOUANI

# Tue Dec 08 10:54:40 2020

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Top\Top.vhd":22:7:22:9|Top entity is set to Top.
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\mss_tshell.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control_wrapper.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\Intro.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd changed - recompiling
File D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Top\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Top\Top.vhd":22:7:22:9|Synthesizing work.top.rtl.
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\Intro.vhd":17:7:17:11|Synthesizing work.intro.rtl.
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.vhd":24:7:24:16|Synthesizing work.outbuf_mss.def_arch.
Post processing for work.outbuf_mss.def_arch
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.vhd":4:7:4:15|Synthesizing work.inbuf_mss.def_arch.
Post processing for work.inbuf_mss.def_arch
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.vhd":65:7:65:15|Synthesizing work.bibuf_mss.def_arch.
Post processing for work.bibuf_mss.def_arch
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.vhd":44:7:44:17|Synthesizing work.tribuff_mss.def_arch.
Post processing for work.tribuff_mss.def_arch
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":8:7:8:33|Synthesizing work.intro_tmp_mss_ccc_0_mss_ccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.vhd":2812:10:2812:12|Synthesizing smartfusion.vcc.syn_black_box.
Post processing for smartfusion.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.vhd":1796:10:1796:12|Synthesizing smartfusion.gnd.syn_black_box.
Post processing for smartfusion.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.vhd":3773:10:3773:14|Synthesizing smartfusion.rcosc.syn_black_box.
Post processing for smartfusion.rcosc.syn_black_box
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.vhd":472:7:472:13|Synthesizing work.mss_ccc.def_arch.
Post processing for work.mss_ccc.def_arch
Post processing for work.intro_tmp_mss_ccc_0_mss_ccc.def_arch
@W: CL240 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":38:10:38:21|Signal LPXIN_CLKOUT is floating; a simulation mismatch is possible.
@W: CL240 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":37:10:37:23|Signal MAINXIN_CLKOUT is floating; a simulation mismatch is possible.
@W: CL240 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":36:10:36:21|Signal RCOSC_CLKOUT is floating; a simulation mismatch is possible.
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\mss_tshell.vhd":4:7:4:13|Synthesizing work.mss_apb.def_arch.
Post processing for work.mss_apb.def_arch
Post processing for work.intro.rtl
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control_wrapper.vhd":26:7:26:30|Synthesizing work.flashled_control_wrapper.architecture_flashled_control_wrapper.
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":23:7:23:22|Synthesizing work.flashled_control.architecture_flashled_control.
@W: CG296 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":37:12:37:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":40:8:40:12|Referenced variable waddr is not in sensitivity list.
@W: CG290 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":41:21:41:22|Referenced variable wd is not in sensitivity list.
@W: CG296 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":48:11:48:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":51:6:51:19|Referenced variable reg_load_value is not in sensitivity list.
@W: CG290 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":50:23:50:33|Referenced variable reg_control is not in sensitivity list.
Post processing for work.flashled_control.architecture_flashled_control
@W: CL117 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":50:0:50:1|Latch generated from process for signal RD(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":39:0:39:1|Latch generated from process for signal REG_load_value(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd":39:0:39:1|Latch generated from process for signal REG_control(7 downto 0); possible missing assignment in an if or case statement.
Post processing for work.flashled_control_wrapper.architecture_flashled_control_wrapper
@W: CL240 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control_wrapper.vhd":36:1:36:7|Signal PSLVERR is floating; a simulation mismatch is possible.
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd":29:7:29:15|Synthesizing coretimer_lib.coretimer.synth.
@N: CD364 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd":323:24:323:28|Removing redundant assignment.
Post processing for coretimer_lib.coretimer.synth
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1438:29:1438:38|Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Post processing for work.top.rtl
@W: CL246 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":78:0:78:4|Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control_wrapper.vhd":29:1:29:6|Input PRESET is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control_wrapper.vhd":32:1:32:7|Input PENABLE is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":10:10:10:13|Input CLKA is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":11:10:11:17|Input CLKA_PAD is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":12:10:12:18|Input CLKA_PADP is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":13:10:13:18|Input CLKA_PADN is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":14:10:14:13|Input CLKB is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":15:10:15:17|Input CLKB_PAD is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":16:10:16:18|Input CLKB_PADP is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":17:10:17:18|Input CLKB_PADN is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":18:10:18:13|Input CLKC is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":19:10:19:17|Input CLKC_PAD is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":20:10:20:18|Input CLKC_PADP is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":21:10:21:18|Input CLKC_PADN is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":22:10:22:16|Input MAINXIN is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":23:10:23:14|Input LPXIN is unused.
@N: CL159 :"D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd":24:10:24:16|Input MAC_CLK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 08 10:54:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 08 10:54:44 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 08 10:54:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\synwork\Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 08 10:54:46 2020

###########################################################]
# Tue Dec 08 10:54:47 2020

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\mss_tshell_syn.sdc
@L: D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top_scck.rpt 
Printing clock  summary report in "D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock           Clock
Clock       Frequency     Period        Type         Group           Load 
--------------------------------------------------------------------------
FAB_CLK     32.0 MHz      31.250        declared     clk_group_0     142  
FCLK        32.0 MHz      31.250        declared     clk_group_0     0    
==========================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 113MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 113MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 08 10:54:48 2020

###########################################################]
# Tue Dec 08 10:54:49 2020

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

@N: MO106 :"d:\systemfiles\esigelec-2021\intro\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM .delname. (in view: work.Top(rtl)) with 16 words by 2 bits.
@N: MO231 :"d:\systemfiles\esigelec-2021\intro\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":309:8:309:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance Count[31:0] 
@N: MO231 :"d:\systemfiles\esigelec-2021\intro\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":233:8:233:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name               Fanout, notes                   
-------------------------------------------------------------------------
Intro_0.MSS_ADLIB_INST / MSSPADDR[2]     26                              
Intro_0.MSS_ADLIB_INST / MSSPADDR[3]     26                              
Intro_0.MSS_ADLIB_INST / M2FRESETn       118 : 118 asynchronous set/reset
CoreTimer_0.un5_loaden_0_a2_2_a3 / Y     33                              
CoreTimer_0.Countlde_0_0 / Y             33                              
CoreTimer_0.un1_loadenreg_0_0_0 / Y      61                              
CoreAPB3_0.iPSELS_raw_0[1] / Y           33                              
CoreAPB3_0.iPSELS_raw_1[1] / Y           33                              
=========================================================================

@N: FP130 |Promoting Net Intro_0_M2F_RESET_N on CLKINT  I_86 
@N: FP130 |Promoting Net CoreTimer_0.un1_loadenreg on CLKINT  I_87 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

Replicating Combinational Instance CoreAPB3_0.iPSELS_raw_1[1], fanout 33 segments 2
Replicating Combinational Instance CoreAPB3_0.iPSELS_raw_0[1], fanout 33 segments 2
Replicating Combinational Instance CoreTimer_0.Countlde_0_0, fanout 33 segments 2
Replicating Combinational Instance CoreTimer_0.un5_loaden_0_a2_2_a3, fanout 33 segments 2
Buffering CoreAPB3_0_APBmslave0_PADDR[3], fanout 26 segments 2
Buffering CoreAPB3_0_APBmslave0_PADDR[2], fanout 26 segments 2

Added 2 Buffers
Added 4 Cells via replication
	Added 0 Sequential Cells via replication
	Added 4 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 118 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 instances converted, 24 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type                Fanout     Sample Instance        
----------------------------------------------------------------------------------------------------------
@K:CKID0004       Intro_0             clock definition on hierarchy     118        CoreTimer_0.iPRDATA[31]
==========================================================================================================
===================================================================================== Gated/Generated Clocks =====================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type            Fanout     Sample Instance                                     Explanation              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FlashLED_control_wrapper_0.M1.REG_control_1_sqmuxa        clock definition on NOR3B     8          FlashLED_control_wrapper_0.M1.REG_load_value[0]     Clock conversion disabled
@K:CKID0002       FlashLED_control_wrapper_0.M1.REG_control_0_sqmuxa        clock definition on NOR3C     8          FlashLED_control_wrapper_0.M1.REG_control[0]        Clock conversion disabled
@K:CKID0003       FlashLED_control_wrapper_0.M1.REG_control_RNIJQVQ3[0]     clock definition on NOR3B     8          FlashLED_control_wrapper_0.M1.RD[0]                 Clock conversion disabled
==================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

Writing Analyst data base D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

@W: MT246 :"d:\systemfiles\esigelec-2021\intro\component\work\intro\intro.vhd":768:0:768:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock FCLK with period 31.25ns 
@N: MT615 |Found clock FAB_CLK with period 31.25ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Dec 08 10:54:51 2020
#


Top view:               Top
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\mss_tshell_syn.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.702

                   Requested     Estimated     Requested     Estimated               Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group          
-----------------------------------------------------------------------------------------------------------------
FAB_CLK            32.0 MHz      32.7 MHz      31.250        30.549        0.702     declared     clk_group_0    
FCLK               32.0 MHz      NA            31.250        NA            NA        declared     clk_group_0    
System             100.0 MHz     171.5 MHz     10.000        5.831         4.169     system       system_clkgroup
=================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    System   |  10.000      4.169   |  No paths    -      |  No paths    -       |  No paths    -    
System    FAB_CLK  |  31.250      13.876  |  No paths    -      |  No paths    -       |  No paths    -    
FAB_CLK   System   |  31.250      28.758  |  No paths    -      |  No paths    -       |  No paths    -    
FAB_CLK   FAB_CLK  |  31.250      0.702   |  No paths    -      |  15.625      14.092  |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                         Starting                                        Arrival          
Instance                 Reference     Type         Pin     Net          Time        Slack
                         Clock                                                            
------------------------------------------------------------------------------------------
CoreTimer_0.Count[0]     FAB_CLK       DFN1P0       Q       Count[0]     0.737       0.702
CoreTimer_0.Count[1]     FAB_CLK       DFN1E1P0     Q       Count[1]     0.737       0.940
CoreTimer_0.Count[2]     FAB_CLK       DFN1E1P0     Q       Count[2]     0.737       1.833
CoreTimer_0.Count[3]     FAB_CLK       DFN1E1P0     Q       Count[3]     0.737       2.769
CoreTimer_0.Count[4]     FAB_CLK       DFN1E1P0     Q       Count[4]     0.737       3.663
CoreTimer_0.Count[5]     FAB_CLK       DFN1E1P0     Q       Count[5]     0.737       4.556
CoreTimer_0.Count[6]     FAB_CLK       DFN1E1P0     Q       Count[6]     0.737       5.449
CoreTimer_0.Count[7]     FAB_CLK       DFN1E1P0     Q       Count[7]     0.737       6.342
CoreTimer_0.Count[8]     FAB_CLK       DFN1E1P0     Q       Count[8]     0.737       7.235
CoreTimer_0.Count[9]     FAB_CLK       DFN1E1P0     Q       Count[9]     0.737       8.129
==========================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                             Required          
Instance                  Reference     Type         Pin     Net               Time         Slack
                          Clock                                                                  
-------------------------------------------------------------------------------------------------
CoreTimer_0.Count[30]     FAB_CLK       DFN1E1P0     D       Count_RNO[30]     30.677       0.702
CoreTimer_0.Count[31]     FAB_CLK       DFN1E1P0     D       Count_RNO[31]     30.677       0.702
CoreTimer_0.Count[29]     FAB_CLK       DFN1E1P0     D       N_396             30.677       1.586
CoreTimer_0.Count[28]     FAB_CLK       DFN1E1P0     D       N_395             30.677       2.479
CoreTimer_0.Count[27]     FAB_CLK       DFN1E1P0     D       Count_RNO[27]     30.677       3.381
CoreTimer_0.Count[26]     FAB_CLK       DFN1E1P0     D       N_393             30.677       4.266
CoreTimer_0.Count[25]     FAB_CLK       DFN1E1P0     D       N_392             30.677       5.159
CoreTimer_0.Count[24]     FAB_CLK       DFN1E1P0     D       N_391             30.677       6.052
CoreTimer_0.Count[23]     FAB_CLK       DFN1E1P0     D       Count_RNO[23]     30.677       7.093
CoreTimer_0.Count[22]     FAB_CLK       DFN1E1P0     D       Count_RNO[22]     30.677       7.986
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.677

    - Propagation time:                      29.975
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.701

    Number of logic level(s):                30
    Starting point:                          CoreTimer_0.Count[0] / Q
    Ending point:                            CoreTimer_0.Count[30] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
CoreTimer_0.Count[0]               DFN1P0       Q        Out     0.737     0.737       -         
Count[0]                           Net          -        -       1.184     -           4         
CoreTimer_0.Count_RNIH0UK[1]       OR2          A        In      -         1.921       -         
CoreTimer_0.Count_RNIH0UK[1]       OR2          Y        Out     0.507     2.428       -         
N_153                              Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIB2DV[2]       OR2          A        In      -         2.814       -         
CoreTimer_0.Count_RNIB2DV[2]       OR2          Y        Out     0.507     3.321       -         
N_154                              Net          -        -       0.806     -           3         
CoreTimer_0.Count_RNI65S91[3]      OR2          A        In      -         4.128       -         
CoreTimer_0.Count_RNI65S91[3]      OR2          Y        Out     0.507     4.635       -         
Count_c3                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI29BK1[4]      OR2          A        In      -         5.021       -         
CoreTimer_0.Count_RNI29BK1[4]      OR2          Y        Out     0.507     5.528       -         
Count_c4                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIVDQU1[5]      OR2          A        In      -         5.914       -         
CoreTimer_0.Count_RNIVDQU1[5]      OR2          Y        Out     0.507     6.421       -         
Count_c5                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNITJ992[6]      OR2          A        In      -         6.807       -         
CoreTimer_0.Count_RNITJ992[6]      OR2          Y        Out     0.507     7.314       -         
Count_c6                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNISQOJ2[7]      OR2          A        In      -         7.700       -         
CoreTimer_0.Count_RNISQOJ2[7]      OR2          Y        Out     0.507     8.208       -         
Count_c7                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIS28U2[8]      OR2          A        In      -         8.594       -         
CoreTimer_0.Count_RNIS28U2[8]      OR2          Y        Out     0.507     9.101       -         
Count_c8                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNITBN83[9]      OR2          A        In      -         9.487       -         
CoreTimer_0.Count_RNITBN83[9]      OR2          Y        Out     0.507     9.994       -         
Count_c9                           Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI6Q5I3[10]     OR2          A        In      -         10.380      -         
CoreTimer_0.Count_RNI6Q5I3[10]     OR2          Y        Out     0.507     10.887      -         
Count_c10                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIG9KR3[11]     OR2          A        In      -         11.273      -         
CoreTimer_0.Count_RNIG9KR3[11]     OR2          Y        Out     0.507     11.781      -         
Count_c11                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIRP254[12]     OR2          A        In      -         12.166      -         
CoreTimer_0.Count_RNIRP254[12]     OR2          Y        Out     0.507     12.674      -         
Count_c12                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI7BHE4[13]     OR2          B        In      -         13.060      -         
CoreTimer_0.Count_RNI7BHE4[13]     OR2          Y        Out     0.646     13.706      -         
Count_c13                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIKTVN4[14]     OR2          A        In      -         14.092      -         
CoreTimer_0.Count_RNIKTVN4[14]     OR2          Y        Out     0.507     14.599      -         
Count_c14                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI2HE15[15]     OR2          B        In      -         14.985      -         
CoreTimer_0.Count_RNI2HE15[15]     OR2          Y        Out     0.646     15.632      -         
Count_c15                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIH5TA5[16]     OR2          A        In      -         16.017      -         
CoreTimer_0.Count_RNIH5TA5[16]     OR2          Y        Out     0.507     16.525      -         
Count_c16                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI1RBK5[17]     OR2          A        In      -         16.910      -         
CoreTimer_0.Count_RNI1RBK5[17]     OR2          Y        Out     0.507     17.418      -         
Count_c17                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIIHQT5[18]     OR2          A        In      -         17.804      -         
CoreTimer_0.Count_RNIIHQT5[18]     OR2          Y        Out     0.507     18.311      -         
Count_c18                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI49976[19]     OR2          A        In      -         18.697      -         
CoreTimer_0.Count_RNI49976[19]     OR2          Y        Out     0.507     19.204      -         
Count_c19                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIEPOG6[20]     OR2          A        In      -         19.590      -         
CoreTimer_0.Count_RNIEPOG6[20]     OR2          Y        Out     0.507     20.098      -         
Count_c20                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIPA8Q6[21]     OR2          A        In      -         20.483      -         
CoreTimer_0.Count_RNIPA8Q6[21]     OR2          Y        Out     0.507     20.991      -         
Count_c21                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI5TN37[22]     OR2          A        In      -         21.377      -         
CoreTimer_0.Count_RNI5TN37[22]     OR2          Y        Out     0.507     21.884      -         
Count_c22                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIIG7D7[23]     OR2          B        In      -         22.270      -         
CoreTimer_0.Count_RNIIG7D7[23]     OR2          Y        Out     0.646     22.916      -         
Count_c23                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI05NM7[24]     OR2          A        In      -         23.302      -         
CoreTimer_0.Count_RNI05NM7[24]     OR2          Y        Out     0.507     23.809      -         
Count_c24                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIFQ608[25]     OR2          A        In      -         24.195      -         
CoreTimer_0.Count_RNIFQ608[25]     OR2          Y        Out     0.507     24.703      -         
Count_c25                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIVGM98[26]     OR2          A        In      -         25.088      -         
CoreTimer_0.Count_RNIVGM98[26]     OR2          Y        Out     0.507     25.596      -         
Count_c26                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNIG86J8[27]     OR2          A        In      -         25.982      -         
CoreTimer_0.Count_RNIG86J8[27]     OR2          Y        Out     0.507     26.489      -         
Count_c27                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNI21MS8[28]     OR2          A        In      -         26.875      -         
CoreTimer_0.Count_RNI21MS8[28]     OR2          Y        Out     0.507     27.382      -         
Count_c28                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNILQ569[29]     OR2          A        In      -         27.768      -         
CoreTimer_0.Count_RNILQ569[29]     OR2          Y        Out     0.507     28.275      -         
Count_c29                          Net          -        -       0.386     -           2         
CoreTimer_0.Count_RNO[30]          AX1B         A        In      -         28.661      -         
CoreTimer_0.Count_RNO[30]          AX1B         Y        Out     0.992     29.654      -         
Count_RNO[30]                      Net          -        -       0.322     -           1         
CoreTimer_0.Count[30]              DFN1E1P0     D        In      -         29.975      -         
=================================================================================================
Total path delay (propagation time + setup) of 30.549 is 17.435(57.1%) logic and 13.114(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                        Arrival           
Instance                      Reference     Type        Pin              Net                                  Time        Slack 
                              Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------
Intro_0.MSS_CCC_0.I_RCOSC     System        RCOSC       CLKOUT           N_CLKA_RCOSC                         0.000       4.169 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     MSSPADDR[10]     Intro_0_MSS_MASTER_APB_PADDR[10]     0.000       5.414 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     MSSPADDR[8]      Intro_0_MSS_MASTER_APB_PADDR[8]      0.000       5.420 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     MSSPSEL          Intro_0_MSS_MASTER_APB_PSELx         0.000       5.466 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     MSSPADDR[9]      Intro_0_MSS_MASTER_APB_PADDR[9]      0.000       5.624 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     MSSPADDR[11]     Intro_0_MSS_MASTER_APB_PADDR[11]     0.000       5.641 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     EMCCLK           MSS_ADLIB_INST_EMCCLK                0.000       9.678 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     SPI0DO           MSS_SPI_0_DO_D                       0.000       9.678 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     SPI0DOE          MSS_SPI_0_DO_E                       0.000       9.678 
Intro_0.MSS_ADLIB_INST        System        MSS_APB     MSSPADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]       0.000       17.044
================================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                          Required          
Instance                   Reference     Type        Pin               Net                                   Time         Slack
                           Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------
Intro_0.MSS_ADLIB_INST     System        MSS_APB     PLLLOCK           MSS_ADLIB_INST_PLLLOCK                10.000       4.169
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[10]     Intro_0_MSS_MASTER_APB_PRDATA[10]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[11]     Intro_0_MSS_MASTER_APB_PRDATA[11]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[12]     Intro_0_MSS_MASTER_APB_PRDATA[12]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[13]     Intro_0_MSS_MASTER_APB_PRDATA[13]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[14]     Intro_0_MSS_MASTER_APB_PRDATA[14]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[15]     Intro_0_MSS_MASTER_APB_PRDATA[15]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[16]     Intro_0_MSS_MASTER_APB_PRDATA[16]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[17]     Intro_0_MSS_MASTER_APB_PRDATA[17]     10.000       5.414
Intro_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[18]     Intro_0_MSS_MASTER_APB_PRDATA[18]     10.000       5.414
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      5.831
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.169

    Number of logic level(s):                1
    Starting point:                          Intro_0.MSS_CCC_0.I_RCOSC / CLKOUT
    Ending point:                            Intro_0.MSS_ADLIB_INST / PLLLOCK
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                             Pin         Pin               Arrival     No. of    
Name                           Type        Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
Intro_0.MSS_CCC_0.I_RCOSC      RCOSC       CLKOUT      Out     0.000     0.000       -         
N_CLKA_RCOSC                   Net         -           -       0.322     -           1         
Intro_0.MSS_CCC_0.I_MSSCCC     MSS_CCC     CLKA        In      -         0.322       -         
Intro_0.MSS_CCC_0.I_MSSCCC     MSS_CCC     LOCKMSS     Out     5.188     5.509       -         
MSS_ADLIB_INST_PLLLOCK         Net         -           -       0.322     -           1         
Intro_0.MSS_ADLIB_INST         MSS_APB     PLLLOCK     In      -         5.831       -         
===============================================================================================
Total path delay (propagation time + setup) of 5.831 is 5.188(89.0%) logic and 0.643(11.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
Report for cell Top.rtl
  Core Cell usage:
              cell count     area count*area
               AO1    20      1.0       20.0
              AO1A     9      1.0        9.0
              AX1B    29      1.0       29.0
              BUFF     2      1.0        2.0
            CLKINT     2      0.0        0.0
               GND     8      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2    42      1.0       42.0
              MX2A     2      1.0        2.0
              NOR2    10      1.0       10.0
             NOR2A    10      1.0       10.0
             NOR2B    24      1.0       24.0
              NOR3     7      1.0        7.0
             NOR3A    24      1.0       24.0
             NOR3B    12      1.0       12.0
             NOR3C    36      1.0       36.0
               OA1     1      1.0        1.0
              OA1A     3      1.0        3.0
              OA1C     1      1.0        1.0
               OR2    43      1.0       43.0
              OR2A     6      1.0        6.0
              OR2B     2      1.0        2.0
               OR3    15      1.0       15.0
              OR3A     7      1.0        7.0
              OR3C     1      1.0        1.0
             RCOSC     1      0.0        0.0
               VCC     8      0.0        0.0
              XA1C     2      1.0        2.0
             XNOR2     1      1.0        1.0
              XOR2     3      1.0        3.0


            DFN1C0    41      1.0       41.0
          DFN1E1C0    39      1.0       39.0
          DFN1E1P0    31      1.0       31.0
            DFN1P0     7      1.0        7.0
              DLN1    24      1.0       24.0
                   -----          ----------
             TOTAL   475               454.0


  IO Cell usage:
              cell count
         BIBUF_MSS     2
         INBUF_MSS     3
            OUTBUF     8
        OUTBUF_MSS     1
       TRIBUFF_MSS     1
                   -----
             TOTAL    15


Core Cells         : 454 of 4608 (10%)
IO Cells           : 15

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 114MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Dec 08 10:54:52 2020

###########################################################]
