Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Apr  3 17:22:02 2014
| Host         : joel-MacBookPro running 64-bit unknown
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 23 register/latch pins with no clock driven by: apb0/sLED_reg[31]_i_1/O and possible clock pin by: apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 32 register/latch pins with no clock driven by: n_0_9085_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 84 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 67 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 7 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.030     -181.466                     66                25805        0.060        0.000                      0                25805        3.000        0.000                       0                 10544  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 5.000}        10.000          100.000         
  CLKFBOUT_2                   {0.000 5.000}        10.000          100.000         
  CLKFBOUT_3                   {0.000 5.000}        10.000          100.000         
  CLKOUT0_2                    {0.000 10.000}       20.000          50.000          
  CLKOUT0_3                    {0.000 10.000}       20.000          50.000          
  CLKOUT1                      {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                    {5.000 15.000}       20.000          50.000          
  CLKOUT2                      {0.000 2.500}        5.000           200.000         
io0/inst_top/inst_DMC/clk_in1  {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                   {0.000 25.000}       50.000          20.000          
  CLKOUT0_1                    {0.000 5.536}        11.072          90.316          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                  8.408        0.000                      0                    9        0.151        0.000                      0                    9        3.000        0.000                       0                    19  
  CLKFBOUT_2                                                                                                                                                                     8.751        0.000                       0                     2  
  CLKFBOUT_3                                                                                                                                                                     8.751        0.000                       0                     2  
  CLKOUT0_2                                                                                                                                                                     17.845        0.000                       0                     2  
  CLKOUT0_3                          4.111        0.000                      0                19281        0.060        0.000                      0                19281        8.750        0.000                       0                 10148  
  CLKOUT1                           11.696        0.000                      0                  697        0.147        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                     18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                        3.751        0.000                       0                     1  
io0/inst_top/inst_DMC/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  CLKFBOUT_1                                                                                                                                                                    47.845        0.000                       0                     3  
  CLKOUT0_1                          5.775        0.000                      0                   25        0.234        0.000                      0                   25        5.036        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_3     clk                 7.197        0.000                      0                    3        0.337        0.000                      0                    3  
CLKOUT0_1     clk                -3.724       -7.190                      2                    2        0.657        0.000                      0                    2  
clk           CLKOUT0_3           1.513        0.000                      0                 4126        0.322        0.000                      0                 4126  
CLKOUT1       CLKOUT0_3           6.386        0.000                      0                  191        4.399        0.000                      0                  191  
CLKOUT0_3     CLKOUT1            -0.907      -12.883                     22                  103       14.786        0.000                      0                  103  
CLKOUT0_3     CLKOUT0_1          -4.657      -93.507                     23                   23        0.087        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_3          CLKOUT0_1               -5.030      -64.196                     13                   13        0.688        0.000                      0                   13  
**async_default**  CLKOUT0_3          CLKOUT0_3                2.894        0.000                      0                 5633        0.821        0.000                      0                 5633  
**async_default**  CLKOUT0_3          CLKOUT1                 -0.616       -3.689                      6                    6       16.014        0.000                      0                    6  
**async_default**  CLKOUT0_3          clk                      3.374        0.000                      0                    6        2.135        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 io0/inst_top/sampleEna705kHzsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.456ns (30.701%)  route 1.029ns (69.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.797     5.156    io0/inst_top/clk_BUFG
    SLICE_X53Y41                                                      r  io0/inst_top/sampleEna705kHzsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  io0/inst_top/sampleEna705kHzsync_reg/Q
                         net (fo=4, routed)           1.029     6.641    io0/inst_top/sampleEna705kHzsync
    SLICE_X54Y40         FDCE                                         r  io0/inst_top/lastsampleEna705kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.667    14.852    io0/inst_top/clk_BUFG
    SLICE_X54Y40                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.277    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y40         FDCE (Setup_fdce_C_D)       -0.045    15.049    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  8.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 io0/inst_top/sampleEna44kHzfixed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/dac_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.630     1.464    io0/inst_top/clk_BUFG
    SLICE_X61Y39                                                      r  io0/inst_top/sampleEna44kHzfixed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  io0/inst_top/sampleEna44kHzfixed_reg/Q
                         net (fo=2, routed)           0.098     1.703    io0/inst_top/sampleEna44kHzfixed
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.748 r  io0/inst_top/dac_read_i_1/O
                         net (fo=1, routed)           0.000     1.748    io0/inst_top/n_2_dac_read_i_1
    SLICE_X60Y39         FDRE                                         r  io0/inst_top/dac_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.905     1.974    io0/inst_top/clk_BUFG
    SLICE_X60Y39                                                      r  io0/inst_top/dac_read_reg/C
                         clock pessimism             -0.497     1.477    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     1.597    io0/inst_top/dac_read_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_2
  To Clock:  CLKFBOUT_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_3
  To Clock:  CLKFBOUT_3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_2
  To Clock:  CLKOUT0_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_2
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_3
  To Clock:  CLKOUT0_3

Setup :            0  Failing Endpoints,  Worst Slack        4.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][22]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_3 rise@20.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        15.336ns  (logic 2.343ns (15.277%)  route 12.993ns (84.723%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 23.637 - 20.000 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.612     3.721    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X55Y81                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     4.177 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][22]/Q
                         net (fo=8, routed)           1.421     5.598    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r_reg[d][inst][0][22]
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     5.722 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][inst][22]_i_1/O
                         net (fo=30, routed)          1.370     7.092    leon3gen.cpu[0].u0/leon3x0/p0/iu/O62
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rfa1][7]_i_2/O
                         net (fo=5, routed)           0.921     8.137    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rfa1][7]_i_2
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     8.261 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rfa1][7]_i_1/O
                         net (fo=6, routed)           1.103     9.363    leon3gen.cpu[0].u0/leon3x0/p0/iu/rfa1[7]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     9.487 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rsel1][1]_i_7/O
                         net (fo=2, routed)           0.667    10.154    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rsel1][1]_i_7
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.278 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][pv]_i_6/O
                         net (fo=1, routed)           0.433    10.711    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][ctrl][pv]_i_6
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.835 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][pv]_i_3/O
                         net (fo=7, routed)           0.393    11.227    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][ctrl][pv]_i_3
    SLICE_X2Y75          LUT3 (Prop_lut3_I0_O)        0.124    11.351 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][30]_i_3/O
                         net (fo=18, routed)          1.260    12.612    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][30]_i_3
    SLICE_X9Y66          LUT2 (Prop_lut2_I0_O)        0.118    12.730 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][5]_i_4/O
                         net (fo=13, routed)          1.198    13.928    leon3gen.cpu[0].u0/leon3x0/p0/iu/O49
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.326    14.254 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/a9.x[0].r_i_53/O
                         net (fo=1, routed)           1.033    15.287    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_a9.x[0].r_i_53
    SLICE_X30Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.411 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a9.x[0].r_i_50/O
                         net (fo=1, routed)           0.858    16.270    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/I552
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.119    16.389 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_43/O
                         net (fo=1, routed)           0.585    16.974    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/taddr[8]
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.332    17.306 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_29/O
                         net (fo=10, routed)          1.752    19.057    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/ADDR[6]
    RAMB18_X2Y32         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.628    23.637    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/I1
    RAMB18_X2Y32                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r/CLKARDCLK
                         clock pessimism              0.179    23.816    
                         clock uncertainty           -0.082    23.735    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.169    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
  -------------------------------------------------------------------
                         required time                         23.169    
                         arrival time                         -19.057    
  -------------------------------------------------------------------
                         slack                                  4.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rcntl][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_3 rise@0.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.361%)  route 0.395ns (70.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.565     1.253    eth0.e1/m100.u0/ethc0/I1
    SLICE_X70Y101                                                     r  eth0.e1/m100.u0/ethc0/r_reg[rcntl][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.164     1.418 r  eth0.e1/m100.u0/ethc0/r_reg[rcntl][5]/Q
                         net (fo=10, routed)          0.395     1.812    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/ADDRA[5]
    RAMB36_X1Y19         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.880     1.625    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/I2
    RAMB36_X1Y19                                                      r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism             -0.057     1.569    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.752    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_3
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X50Y99    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X50Y99    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][0]/CE
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.966ns  (logic 1.674ns (21.015%)  route 6.292ns (78.985%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 28.322 - 25.000 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 8.530 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.729     8.530    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X86Y92                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.419     8.949 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][5]/Q
                         net (fo=9, routed)           1.067    10.015    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][5]
    SLICE_X88Y92         LUT4 (Prop_lut4_I3_O)        0.299    10.314 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[slot_count][6]_i_7/O
                         net (fo=1, routed)           0.670    10.984    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[slot_count][6]_i_7
    SLICE_X88Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.108 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[slot_count][6]_i_4/O
                         net (fo=56, routed)          1.992    13.100    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[slot_count][6]_i_4
    SLICE_X84Y94         LUT4 (Prop_lut4_I2_O)        0.150    13.250 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[start][1]_i_2/O
                         net (fo=11, routed)          1.159    14.409    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[start][1]_i_2
    SLICE_X82Y90         LUT4 (Prop_lut4_I0_O)        0.356    14.765 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[def_state][5]_i_5/O
                         net (fo=1, routed)           0.875    15.640    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[def_state][5]_i_5
    SLICE_X83Y90         LUT6 (Prop_lut6_I1_O)        0.326    15.966 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[def_state][5]_i_2/O
                         net (fo=6, routed)           0.529    16.496    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[def_state][5]_i_2
    SLICE_X82Y89         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000    25.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    26.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.716 r  bufgclk45/O
                         net (fo=343, routed)         1.605    28.321    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X82Y89                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][0]/C
                         clock pessimism              0.164    28.486    
                         clock uncertainty           -0.089    28.397    
    SLICE_X82Y89         FDSE (Setup_fdse_C_CE)      -0.205    28.192    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][0]
  -------------------------------------------------------------------
                         required time                         28.192    
                         arrival time                         -16.496    
  -------------------------------------------------------------------
                         slack                                 11.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[rcnt][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 6.461 - 5.000 ) 
    Source Clock Delay      (SCD):    1.141ns = ( 6.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.605     6.141    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X86Y95                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[rcnt][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     6.281 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[rcnt][3]/Q
                         net (fo=2, routed)           0.065     6.347    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[rcnt][3]
    SLICE_X87Y95         LUT6 (Prop_lut6_I4_O)        0.045     6.392 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[zero]_i_1/O
                         net (fo=1, routed)           0.000     6.392    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[zero]_i_1
    SLICE_X87Y95         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.877     6.461    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X87Y95                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/C
                         clock pessimism             -0.308     6.154    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.091     6.245    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]
  -------------------------------------------------------------------
                         required time                         -6.245    
                         arrival time                           6.392    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X57Y120   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X57Y119   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  io0/inst_top/inst_DMC/clk_in1
  To Clock:  io0/inst_top/inst_DMC/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io0/inst_top/inst_DMC/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { io0/inst_top/inst_DMC/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y5    io0/inst_top/inst_DMC/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (CLKOUT0_1 rise@11.072ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.356ns (27.409%)  route 3.591ns (72.591%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 12.757 - 11.072 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.809     1.809    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          1.813     1.815    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y43                                                      r  io0/inst_top/Inst_PWM/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDPE (Prop_fdpe_C_Q)         0.518     2.333 r  io0/inst_top/Inst_PWM/cnt_reg[0]/Q
                         net (fo=9, routed)           0.991     3.324    io0/inst_top/Inst_PWM/n_2_cnt_reg[0]
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.150     3.474 r  io0/inst_top/Inst_PWM/cnt[7]_i_2/O
                         net (fo=3, routed)           0.659     4.134    io0/inst_top/Inst_PWM/n_2_cnt[7]_i_2
    SLICE_X31Y41         LUT5 (Prop_lut5_I4_O)        0.361     4.495 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_2/O
                         net (fo=5, routed)           1.283     5.778    io0/inst_top/Inst_PWM/n_2_samplevalue[10]_i_2
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.327     6.105 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_1/O
                         net (fo=12, routed)          0.658     6.763    io0/inst_top/Inst_PWM/n_2_samplevalue[10]_i_1
    SLICE_X32Y41         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     11.072    11.072 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.072 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.683    12.755    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.061 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.984    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    11.075 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          1.682    12.757    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y41                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.104    12.862    
                         clock uncertainty           -0.119    12.743    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    12.538    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          0.635     0.637    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDPE (Prop_fdpe_C_Q)         0.128     0.765 r  io0/inst_top/Inst_PWM/cnt_reg[4]/Q
                         net (fo=7, routed)           0.099     0.864    io0/inst_top/Inst_PWM/n_2_cnt_reg[4]
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.099     0.963 r  io0/inst_top/Inst_PWM/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.963    io0/inst_top/Inst_PWM/p_1_in[5]
    SLICE_X31Y41         FDPE                                         r  io0/inst_top/Inst_PWM/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          0.909     0.911    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[5]/C
                         clock pessimism             -0.273     0.637    
    SLICE_X31Y41         FDPE (Hold_fdpe_C_D)         0.092     0.729    io0/inst_top/Inst_PWM/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y4    io0/inst_top/inst_DMC/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X30Y43     io0/inst_top/Inst_PWM/PWMout_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X30Y43     io0/inst_top/Inst_PWM/PWMout_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_3
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna705kHzsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.580ns (16.185%)  route 3.004ns (83.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.813     3.922    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456     4.378 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         3.004     7.381    io0/inst_top/Inst_PWM/O3
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.505 r  io0/inst_top/Inst_PWM/sampleEna705kHzsync_i_1/O
                         net (fo=1, routed)           0.000     7.505    io0/inst_top/n_3_Inst_PWM
    SLICE_X53Y41         FDRE                                         r  io0/inst_top/sampleEna705kHzsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.668    14.853    io0/inst_top/clk_BUFG
    SLICE_X53Y41                                                      r  io0/inst_top/sampleEna705kHzsync_reg/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.180    14.673    
    SLICE_X53Y41         FDRE (Setup_fdre_C_D)        0.029    14.702    io0/inst_top/sampleEna705kHzsync_reg
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/dac_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.186ns (14.459%)  route 1.100ns (85.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.636     1.325    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         1.100     2.566    io0/inst_top/O3
    SLICE_X60Y39         LUT5 (Prop_lut5_I2_O)        0.045     2.611 r  io0/inst_top/dac_read_i_1/O
                         net (fo=1, routed)           0.000     2.611    io0/inst_top/n_2_dac_read_i_1
    SLICE_X60Y39         FDRE                                         r  io0/inst_top/dac_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.905     1.974    io0/inst_top/clk_BUFG
    SLICE_X60Y39                                                      r  io0/inst_top/dac_read_reg/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.180     2.154    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     2.274    io0/inst_top/dac_read_reg
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.724ns,  Total Violation       -7.190ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.724ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/sampleEna705kHzsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk rise@4440.000ns - CLKOUT0_1 rise@4439.977ns)
  Data Path Delay:        6.399ns  (logic 0.773ns (12.079%)  route 5.626ns (87.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 4444.853 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 4441.792 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.809  4441.786    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  4437.864 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  4439.883    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          1.813  4441.792    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.478  4442.271 r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/Q
                         net (fo=1, routed)           5.626  4447.897    io0/inst_top/Inst_PWM/sampleEna705KHz
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.295  4448.192 r  io0/inst_top/Inst_PWM/sampleEna705kHzsync_i_1/O
                         net (fo=1, routed)           0.000  4448.192    io0/inst_top/n_3_Inst_PWM
    SLICE_X53Y41         FDRE                                         r  io0/inst_top/sampleEna705kHzsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     4440.000  4440.000 r  
    E3                                                0.000  4440.000 r  clk
                         net (fo=0)                   0.000  4440.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4441.411 r  IBUF/O
                         net (fo=1, routed)           1.683  4443.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4443.185 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.668  4444.853    io0/inst_top/clk_BUFG
    SLICE_X53Y41                                                      r  io0/inst_top/sampleEna705kHzsync_reg/C
                         clock pessimism              0.000  4444.853    
                         clock uncertainty           -0.415  4444.438    
    SLICE_X53Y41         FDRE (Setup_fdre_C_D)        0.029  4444.467    io0/inst_top/sampleEna705kHzsync_reg
  -------------------------------------------------------------------
                         required time                       4444.467    
                         arrival time                       -4448.192    
  -------------------------------------------------------------------
                         slack                                 -3.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/sampleEna705kHzsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.246ns (9.854%)  route 2.250ns (90.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.624     0.624    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          0.636     0.638    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y43                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.148     0.786 r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/Q
                         net (fo=1, routed)           2.250     3.037    io0/inst_top/Inst_PWM/sampleEna705KHz
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.098     3.135 r  io0/inst_top/Inst_PWM/sampleEna705kHzsync_i_1/O
                         net (fo=1, routed)           0.000     3.135    io0/inst_top/n_3_Inst_PWM
    SLICE_X53Y41         FDRE                                         r  io0/inst_top/sampleEna705kHzsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.903     1.972    io0/inst_top/clk_BUFG
    SLICE_X53Y41                                                      r  io0/inst_top/sampleEna705kHzsync_reg/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.415     2.386    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.091     2.477    io0/inst_top/sampleEna705kHzsync_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.657    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_3

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 io0/inst_top/sampleEna705kHzout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_3 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        6.810ns  (logic 0.773ns (11.351%)  route 6.037ns (88.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 23.581 - 20.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 15.155 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=1, routed)           1.780    13.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.796    15.155    io0/inst_top/clk_BUFG
    SLICE_X54Y40                                                      r  io0/inst_top/sampleEna705kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.478    15.633 r  io0/inst_top/sampleEna705kHzout_reg/Q
                         net (fo=6, routed)           6.037    21.670    io0/inst_ADC_TOP/I2
    SLICE_X78Y123        LUT4 (Prop_lut4_I2_O)        0.295    21.965 r  io0/inst_ADC_TOP/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    21.965    io0/inst_ADC_TOP/n_2_cnt[0]_i_1
    SLICE_X78Y123        FDRE                                         r  io0/inst_ADC_TOP/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.572    23.581    io0/inst_ADC_TOP/I1
    SLICE_X78Y123                                                     r  io0/inst_ADC_TOP/cnt_reg[0]/C
                         clock pessimism              0.000    23.581    
                         clock uncertainty           -0.180    23.401    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.077    23.478    io0/inst_ADC_TOP/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.478    
                         arrival time                         -21.965    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io0/inst_top/dac_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Buffout_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_3 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.164ns (25.117%)  route 0.489ns (74.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.630     1.464    io0/inst_top/clk_BUFG
    SLICE_X60Y39                                                      r  io0/inst_top/dac_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  io0/inst_top/dac_read_reg/Q
                         net (fo=19, routed)          0.489     2.117    io0/inst_top/inst_DAC_buffer/E[0]
    SLICE_X32Y40         FDCE                                         r  io0/inst_top/inst_DAC_buffer/Buffout_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.909     1.654    io0/inst_top/inst_DAC_buffer/I1
    SLICE_X32Y40                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[23]/C
                         clock pessimism              0.000     1.654    
                         clock uncertainty            0.180     1.834    
    SLICE_X32Y40         FDCE (Hold_fdce_C_CE)       -0.039     1.795    io0/inst_top/inst_DAC_buffer/Buffout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_3

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][21]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_3 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.431ns  (logic 3.351ns (39.745%)  route 5.080ns (60.255%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 23.508 - 20.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 8.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.611     8.411    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X54Y105                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.518     8.929 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][21]/Q
                         net (fo=13, routed)          2.008    10.937    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[21]
    SLICE_X65Y104        LUT6 (Prop_lut6_I1_O)        0.124    11.061 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_9/O
                         net (fo=1, routed)           0.000    11.061    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_9
    SLICE_X65Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.611 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.611    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_5
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.882 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.364    13.247    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O3[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.401    13.648 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[applength][9]_i_1/O
                         net (fo=2, routed)           0.773    14.421    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O10[9]
    SLICE_X66Y104        LUT5 (Prop_lut5_I4_O)        0.332    14.753 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    14.753    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[ipcrc][11]_i_6
    SLICE_X66Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.286 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.286    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[ipcrc][11]_i_2
    SLICE_X66Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.601 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_2/O[3]
                         net (fo=1, routed)           0.935    16.536    eth0.e1/m100.u0/ethc0/data63[15]
    SLICE_X65Y106        LUT5 (Prop_lut5_I1_O)        0.307    16.843 r  eth0.e1/m100.u0/ethc0/r[ipcrc][15]_i_1/O
                         net (fo=1, routed)           0.000    16.843    eth0.e1/m100.u0/ethc0/v[ipcrc][15]
    SLICE_X65Y106        FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.499    23.508    eth0.e1/m100.u0/ethc0/I1
    SLICE_X65Y106                                                     r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/C
                         clock pessimism              0.000    23.508    
                         clock uncertainty           -0.310    23.198    
    SLICE_X65Y106        FDRE (Setup_fdre_C_D)        0.031    23.229    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]
  -------------------------------------------------------------------
                         required time                         23.229    
                         arrival time                         -16.843    
  -------------------------------------------------------------------
                         slack                                  6.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.399ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_3 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.937%)  route 0.195ns (58.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.096ns = ( 6.096 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.560     6.096    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X55Y104                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.141     6.237 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][8]/Q
                         net (fo=18, routed)          0.195     6.432    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/DIB0
    SLICE_X50Y101        RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.831     1.577    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/WCLK
    SLICE_X50Y101                                                     r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.310     1.887    
    SLICE_X50Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.033    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           6.432    
  -------------------------------------------------------------------
                         slack                                  4.399    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_3
  To Clock:  CLKOUT1

Setup :           22  Failing Endpoints,  Worst Slack       -0.907ns,  Total Violation      -12.883ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 2.243ns (46.343%)  route 2.597ns (53.657%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 8.323 - 5.000 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.630     3.739    eth0.e1/m100.u0/ethc0/I1
    SLICE_X68Y91                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     4.158 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/Q
                         net (fo=10, routed)          1.029     5.187    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[4]
    SLICE_X78Y90         LUT6 (Prop_lut6_I0_O)        0.299     5.486 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     5.486    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_7
    SLICE_X78Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.019 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.906     6.925    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X84Y91         LUT2 (Prop_lut2_I1_O)        0.450     7.375 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.327     7.702    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X84Y93         LUT6 (Prop_lut6_I0_O)        0.328     8.030 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000     8.030    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X84Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     8.244 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.334     8.579    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X84Y94         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.607     8.323    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X84Y94                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/C
                         clock pessimism              0.000     8.323    
                         clock uncertainty           -0.310     8.014    
    SLICE_X84Y94         FDRE (Setup_fdre_C_CE)      -0.342     7.672    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 -0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.786ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_3 rise@20.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.632%)  route 0.198ns (58.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 6.453 - 5.000 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 21.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.592    21.280    eth0.e1/m100.u0/ethc0/I1
    SLICE_X72Y91                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y91         FDRE (Prop_fdre_C_Q)         0.141    21.421 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/Q
                         net (fo=1, routed)           0.198    21.619    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[12]
    SLICE_X79Y91         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.869     6.453    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X79Y91                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/C
                         clock pessimism              0.000     6.453    
                         clock uncertainty            0.310     6.763    
    SLICE_X79Y91         FDRE (Hold_fdre_C_D)         0.070     6.833    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]
  -------------------------------------------------------------------
                         required time                         -6.833    
                         arrival time                          21.619    
  -------------------------------------------------------------------
                         slack                                 14.786    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_3
  To Clock:  CLKOUT0_1

Setup :           23  Failing Endpoints,  Worst Slack       -4.657ns,  Total Violation      -93.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.657ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (CLKOUT0_1 rise@5060.023ns - CLKOUT0_3 rise@5060.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.398%)  route 1.157ns (66.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 5061.708 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.922ns = ( 5063.922 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.374ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.813  5063.922    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456  5064.378 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.499  5064.877    io0/inst_top/Inst_PWM/O3
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124  5065.001 r  io0/inst_top/Inst_PWM/samplevalue[10]_i_1/O
                         net (fo=12, routed)          0.658  5065.659    io0/inst_top/Inst_PWM/n_2_samplevalue[10]_i_1
    SLICE_X32Y41         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.683  5061.707    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          1.682  5061.708    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y41                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.000  5061.708    
                         clock uncertainty           -0.502  5061.207    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205  5061.001    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                       5061.001    
                         arrival time                       -5065.659    
  -------------------------------------------------------------------
                         slack                                 -4.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_DAC_buffer/Buffout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.374ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.635     1.324    io0/inst_top/inst_DAC_buffer/I1
    SLICE_X29Y41                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.465 r  io0/inst_top/inst_DAC_buffer/Buffout_reg[25]/Q
                         net (fo=1, routed)           0.112     1.577    io0/inst_top/Inst_PWM/Q[4]
    SLICE_X29Y42         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          0.910     0.912    io0/inst_top/Inst_PWM/CLK
    SLICE_X29Y42                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[4]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.502     1.414    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.076     1.490    io0/inst_top/Inst_PWM/samplevalue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_3
  To Clock:  CLKOUT0_1

Setup :           13  Failing Endpoints,  Worst Slack       -5.030ns,  Total Violation      -64.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/cnt_reg[2]/PRE
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.023ns  (CLKOUT0_1 rise@5060.023ns - CLKOUT0_3 rise@5060.000ns)
  Data Path Delay:        1.753ns  (logic 0.574ns (32.740%)  route 1.179ns (67.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 5061.708 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.922ns = ( 5063.922 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.374ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.813  5063.922    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456  5064.378 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.585  5064.963    rst0/O3
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.118  5065.082 f  rst0/read_index[6]_i_2/O
                         net (fo=6171, routed)        0.594  5065.675    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X31Y41         FDPE                                         f  io0/inst_top/Inst_PWM/cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.683  5061.707    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          1.682  5061.708    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y41                                                      r  io0/inst_top/Inst_PWM/cnt_reg[2]/C
                         clock pessimism              0.000  5061.708    
                         clock uncertainty           -0.502  5061.207    
    SLICE_X31Y41         FDPE (Recov_fdpe_C_PRE)     -0.561  5060.646    io0/inst_top/Inst_PWM/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       5060.645    
                         arrival time                       -5065.675    
  -------------------------------------------------------------------
                         slack                                 -5.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.189ns (29.198%)  route 0.458ns (70.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.502ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.374ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.636     1.325    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.236     1.702    rst0/O3
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.750 f  rst0/read_index[6]_i_2/O
                         net (fo=6171, routed)        0.222     1.972    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X30Y43         FDCE                                         f  io0/inst_top/Inst_PWM/PWMout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.898     0.898    io0/inst_top/inst_DMC/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/U0/clkout1_buf/O
                         net (fo=25, routed)          0.910     0.912    io0/inst_top/Inst_PWM/CLK
    SLICE_X30Y43                                                      r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.502     1.414    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.129     1.285    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.688    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_3
  To Clock:  CLKOUT0_3

Setup :            0  Failing Endpoints,  Worst Slack        2.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[43][1]/CLR
                            (recovery check against rising-edge clock CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_3 rise@20.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        16.111ns  (logic 0.574ns (3.563%)  route 15.537ns (96.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 23.507 - 20.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.813     3.922    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456     4.378 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.585     4.963    rst0/O3
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.118     5.081 f  rst0/read_index[6]_i_2/O
                         net (fo=6171, routed)       14.952    20.033    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X68Y80         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[43][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.498    23.507    io0/inst_ADC_TOP/inst_Buffer/I1
    SLICE_X68Y80                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[43][1]/C
                         clock pessimism              0.107    23.615    
                         clock uncertainty           -0.082    23.533    
    SLICE_X68Y80         FDCE (Recov_fdce_C_CLR)     -0.607    22.926    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[43][1]
  -------------------------------------------------------------------
                         required time                         22.926    
                         arrival time                         -20.033    
  -------------------------------------------------------------------
                         slack                                  2.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Memory_array_reg[93][28]/CLR
                            (removal check against rising-edge clock CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_3 rise@0.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.189ns (21.204%)  route 0.702ns (78.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.636     1.325    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.236     1.702    rst0/O3
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.750 f  rst0/read_index[6]_i_2/O
                         net (fo=6171, routed)        0.466     2.216    io0/inst_top/inst_DAC_buffer/p_0_in
    SLICE_X30Y52         FDCE                                         f  io0/inst_top/inst_DAC_buffer/Memory_array_reg[93][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.841     1.586    io0/inst_top/inst_DAC_buffer/I1
    SLICE_X30Y52                                                      r  io0/inst_top/inst_DAC_buffer/Memory_array_reg[93][28]/C
                         clock pessimism             -0.062     1.524    
    SLICE_X30Y52         FDCE (Remov_fdce_C_CLR)     -0.129     1.395    io0/inst_top/inst_DAC_buffer/Memory_array_reg[93][28]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.821    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_3
  To Clock:  CLKOUT1

Setup :            6  Failing Endpoints,  Worst Slack       -0.616ns,  Total Violation       -3.689ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.616ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.580ns (13.834%)  route 3.612ns (86.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 8.213 - 5.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.813     3.922    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456     4.378 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         2.686     7.064    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I81
    SLICE_X72Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.188 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.926     8.114    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X68Y110        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.497     8.213    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X68Y110                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     8.213    
                         clock uncertainty           -0.310     7.903    
    SLICE_X68Y110        FDCE (Recov_fdce_C_CLR)     -0.405     7.498    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                 -0.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.014ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_3 rise@20.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.309%)  route 1.212ns (86.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 6.418 - 5.000 ) 
    Source Clock Delay      (SCD):    1.252ns = ( 21.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.564    21.252    eth0.e1/m100.u0/ethc0/I1
    SLICE_X49Y95                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    21.393 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.803    22.196    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X72Y102        LUT2 (Prop_lut2_I0_O)        0.045    22.241 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.409    22.650    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X69Y110        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.833     6.418    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X69Y110                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.000     6.418    
                         clock uncertainty            0.310     6.728    
    SLICE_X69Y110        FDCE (Remov_fdce_C_CLR)     -0.092     6.636    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.636    
                         arrival time                          22.650    
  -------------------------------------------------------------------
                         slack                                 16.014    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_3
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna44kHz_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.574ns (8.474%)  route 6.200ns (91.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       1.813     3.922    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456     4.378 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.585     4.963    rst0/O3
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.118     5.081 f  rst0/read_index[6]_i_2/O
                         net (fo=6171, routed)        5.615    10.696    io0/inst_top/p_0_in
    SLICE_X61Y39         FDCE                                         f  io0/inst_top/lastsampleEna44kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=12, routed)          1.672    14.857    io0/inst_top/clk_BUFG
    SLICE_X61Y39                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
                         clock pessimism              0.000    14.857    
                         clock uncertainty           -0.180    14.677    
    SLICE_X61Y39         FDCE (Recov_fdce_C_CLR)     -0.607    14.070    io0/inst_top/lastsampleEna44kHz_reg
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  3.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_3 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.189ns (6.671%)  route 2.644ns (93.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_3 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10146, routed)       0.636     1.325    rst0/I14
    SLICE_X31Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  rst0/async.rstoutl_reg/Q
                         net (fo=307, routed)         0.236     1.702    rst0/O3
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.750 f  rst0/read_index[6]_i_2/O
                         net (fo=6171, routed)        2.408     4.158    io0/inst_top/p_0_in
    SLICE_X54Y40         FDCE                                         f  io0/inst_top/lastsampleEna705kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=12, routed)          0.903     1.972    io0/inst_top/clk_BUFG
    SLICE_X54Y40                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.180     2.152    
    SLICE_X54Y40         FDCE (Remov_fdce_C_CLR)     -0.129     2.023    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  2.135    





