Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  5 20:42:01 2023
| Host         : DESKTOP-T2LGR09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cb_filter_timing_summary_routed.rpt -pb cb_filter_timing_summary_routed.pb -rpx cb_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : cb_filter
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  85          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (255)
5. checking no_input_delay (54)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (255)
--------------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (54)
-------------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  263          inf        0.000                      0                  263           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 look_data_i[1]
                            (input port)
  Destination:            look_valid_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.740ns  (logic 4.933ns (38.719%)  route 7.807ns (61.281%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  look_data_i[1] (IN)
                         net (fo=0)                   0.000     0.000    look_data_i[1]
    D14                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  look_data_i_IBUF[1]_inst/O
                         net (fo=8, routed)           2.051     2.999    look_data_i_IBUF[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     3.123 f  look_valid_o_OBUF_inst_i_38/O
                         net (fo=4, routed)           0.962     4.085    look_valid_o_OBUF_inst_i_38_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.124     4.209 f  look_valid_o_OBUF_inst_i_52/O
                         net (fo=1, routed)           1.352     5.561    gen_buckets[1].i_bucket/i_counter/look_valid_o_OBUF_inst_i_8
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.124     5.685 r  gen_buckets[1].i_bucket/i_counter/look_valid_o_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.814     6.499    gen_buckets[0].i_bucket/i_counter/look_valid_o_OBUF_inst_i_2_1
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.623 r  gen_buckets[0].i_bucket/i_counter/look_valid_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     6.623    gen_buckets[9].i_bucket/i_counter/S[0]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.155 r  gen_buckets[9].i_bucket/i_counter/look_valid_o_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    gen_buckets[9].i_bucket/i_counter/look_valid_o_OBUF_inst_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.312 r  gen_buckets[9].i_bucket/i_counter/look_valid_o_OBUF_inst_i_1/CO[1]
                         net (fo=1, routed)           2.628     9.940    look_valid_o_OBUF
    N13                  OBUF (Prop_obuf_I_O)         2.800    12.740 r  look_valid_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.740    look_valid_o
    N13                                                               r  look_valid_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            filter_full_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 3.984ns (37.580%)  route 6.617ns (62.420%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/Q
                         net (fo=5, routed)           0.901     1.379    gen_buckets[10].i_bucket/i_counter/counter_q_reg_n_0_[1]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.324     1.703 r  gen_buckets[10].i_bucket/i_counter/filter_full_o_OBUF_inst_i_13/O
                         net (fo=1, routed)           1.580     3.283    gen_buckets[8].i_bucket/i_counter/filter_full_o_OBUF_inst_i_2_2
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.331     3.614 r  gen_buckets[8].i_bucket/i_counter/filter_full_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.001     4.615    gen_buckets[15].i_bucket/i_counter/filter_full_o_OBUF_inst_i_1_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124     4.739 r  gen_buckets[15].i_bucket/i_counter/filter_full_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.813     5.552    gen_buckets[15].i_bucket/i_counter/filter_full_o_OBUF_inst_i_2_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124     5.676 r  gen_buckets[15].i_bucket/i_counter/filter_full_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.322     7.998    filter_full_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         2.603    10.601 r  filter_full_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.601    filter_full_o
    M16                                                               r  filter_full_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            filter_empty_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.252ns  (logic 3.621ns (39.142%)  route 5.631ns (60.858%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  gen_buckets[10].i_bucket/i_counter/counter_q_reg[1]/Q
                         net (fo=5, routed)           0.901     1.379    gen_buckets[10].i_bucket/i_counter/counter_q_reg_n_0_[1]
    SLICE_X6Y40          LUT4 (Prop_lut4_I2_O)        0.295     1.674 f  gen_buckets[10].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_10/O
                         net (fo=2, routed)           1.559     3.233    gen_buckets[8].i_bucket/i_counter/bucket_occupied_10
    SLICE_X3Y58          LUT4 (Prop_lut4_I2_O)        0.124     3.357 r  gen_buckets[8].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.661     4.018    gen_buckets[8].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     4.142 r  gen_buckets[8].i_bucket/i_counter/filter_empty_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.510     6.652    filter_empty_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         2.600     9.252 r  filter_empty_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.252    filter_empty_o
    M18                                                               r  filter_empty_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_tot_count/i_counter/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            filter_error_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 3.310ns (42.688%)  route 4.443ns (57.312%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  i_tot_count/i_counter/counter_q_reg[4]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_tot_count/i_counter/counter_q_reg[4]/Q
                         net (fo=2, routed)           1.459     1.915    i_tot_count/i_counter/cnt_overflow
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124     2.039 r  i_tot_count/i_counter/filter_error_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     2.705    gen_buckets[13].i_bucket/i_counter/filter_error_o_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I4_O)        0.124     2.829 r  gen_buckets[13].i_bucket/i_counter/filter_error_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.318     5.147    filter_error_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         2.606     7.753 r  filter_error_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.753    filter_error_o
    M17                                                               r  filter_error_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr_data_i[17]
                            (input port)
  Destination:            gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 1.311ns (17.827%)  route 6.045ns (82.173%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  incr_data_i[17] (IN)
                         net (fo=0)                   0.000     0.000    incr_data_i[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  incr_data_i_IBUF[17]_inst/O
                         net (fo=8, routed)           1.716     2.656    gen_buckets[2].i_bucket/i_counter/incr_data_i_IBUF[9]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     2.780 r  gen_buckets[2].i_bucket/i_counter/counter_q[4]_i_7__1/O
                         net (fo=4, routed)           1.119     3.899    gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]_10
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     4.023 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_3__3/O
                         net (fo=1, routed)           2.400     6.423    gen_buckets[14].i_bucket/i_counter/i_incr_hashes/p_0_in[14]
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.124     6.547 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__3/O
                         net (fo=5, routed)           0.810     7.357    gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__3_n_0
    SLICE_X4Y61          FDCE                                         r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr_data_i[17]
                            (input port)
  Destination:            gen_buckets[14].i_bucket/i_counter/counter_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 1.311ns (17.827%)  route 6.045ns (82.173%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  incr_data_i[17] (IN)
                         net (fo=0)                   0.000     0.000    incr_data_i[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  incr_data_i_IBUF[17]_inst/O
                         net (fo=8, routed)           1.716     2.656    gen_buckets[2].i_bucket/i_counter/incr_data_i_IBUF[9]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     2.780 r  gen_buckets[2].i_bucket/i_counter/counter_q[4]_i_7__1/O
                         net (fo=4, routed)           1.119     3.899    gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]_10
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     4.023 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_3__3/O
                         net (fo=1, routed)           2.400     6.423    gen_buckets[14].i_bucket/i_counter/i_incr_hashes/p_0_in[14]
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.124     6.547 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__3/O
                         net (fo=5, routed)           0.810     7.357    gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__3_n_0
    SLICE_X4Y61          FDCE                                         r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr_data_i[17]
                            (input port)
  Destination:            gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 1.311ns (17.827%)  route 6.045ns (82.173%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  incr_data_i[17] (IN)
                         net (fo=0)                   0.000     0.000    incr_data_i[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  incr_data_i_IBUF[17]_inst/O
                         net (fo=8, routed)           1.716     2.656    gen_buckets[2].i_bucket/i_counter/incr_data_i_IBUF[9]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     2.780 r  gen_buckets[2].i_bucket/i_counter/counter_q[4]_i_7__1/O
                         net (fo=4, routed)           1.119     3.899    gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]_10
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     4.023 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_3__3/O
                         net (fo=1, routed)           2.400     6.423    gen_buckets[14].i_bucket/i_counter/i_incr_hashes/p_0_in[14]
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.124     6.547 r  gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__3/O
                         net (fo=5, routed)           0.810     7.357    gen_buckets[14].i_bucket/i_counter/counter_q[4]_i_1__3_n_0
    SLICE_X4Y61          FDCE                                         r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr_data_i[7]
                            (input port)
  Destination:            gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 1.308ns (17.812%)  route 6.033ns (82.188%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  incr_data_i[7] (IN)
                         net (fo=0)                   0.000     0.000    incr_data_i[7]
    R11                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  incr_data_i_IBUF[7]_inst/O
                         net (fo=8, routed)           2.335     3.271    gen_buckets[8].i_bucket/i_counter/incr_data_i_IBUF[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.395 r  gen_buckets[8].i_bucket/i_counter/counter_q[4]_i_6__4/O
                         net (fo=4, routed)           1.008     4.403    gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]_8
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.527 r  gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_3__8/O
                         net (fo=1, routed)           2.020     6.547    gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_3__8_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.671 r  gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__8/O
                         net (fo=5, routed)           0.670     7.341    gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__8_n_0
    SLICE_X1Y57          FDCE                                         r  gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr_data_i[7]
                            (input port)
  Destination:            gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 1.308ns (17.812%)  route 6.033ns (82.188%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  incr_data_i[7] (IN)
                         net (fo=0)                   0.000     0.000    incr_data_i[7]
    R11                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  incr_data_i_IBUF[7]_inst/O
                         net (fo=8, routed)           2.335     3.271    gen_buckets[8].i_bucket/i_counter/incr_data_i_IBUF[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.395 r  gen_buckets[8].i_bucket/i_counter/counter_q[4]_i_6__4/O
                         net (fo=4, routed)           1.008     4.403    gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]_8
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.527 r  gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_3__8/O
                         net (fo=1, routed)           2.020     6.547    gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_3__8_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.671 r  gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__8/O
                         net (fo=5, routed)           0.670     7.341    gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__8_n_0
    SLICE_X1Y57          FDCE                                         r  gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incr_data_i[7]
                            (input port)
  Destination:            gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 1.308ns (17.812%)  route 6.033ns (82.188%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  incr_data_i[7] (IN)
                         net (fo=0)                   0.000     0.000    incr_data_i[7]
    R11                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  incr_data_i_IBUF[7]_inst/O
                         net (fo=8, routed)           2.335     3.271    gen_buckets[8].i_bucket/i_counter/incr_data_i_IBUF[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.395 r  gen_buckets[8].i_bucket/i_counter/counter_q[4]_i_6__4/O
                         net (fo=4, routed)           1.008     4.403    gen_buckets[9].i_bucket/i_counter/counter_q_reg[0]_8
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.527 r  gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_3__8/O
                         net (fo=1, routed)           2.020     6.547    gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_3__8_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.124     6.671 r  gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__8/O
                         net (fo=5, routed)           0.670     7.341    gen_buckets[9].i_bucket/i_counter/counter_q[4]_i_1__8_n_0
    SLICE_X1Y57          FDCE                                         r  gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[15].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE                         0.000     0.000 r  gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/C
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[15].i_bucket/i_counter/counter_q_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    gen_buckets[15].i_bucket/i_counter/counter_q_reg_n_0_[0]
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.045     0.306 r  gen_buckets[15].i_bucket/i_counter/counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    gen_buckets[15].i_bucket/i_counter/counter_d[2]
    SLICE_X5Y57          FDCE                                         r  gen_buckets[15].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen_buckets[9].i_bucket/i_counter/counter_q_reg[1]/Q
                         net (fo=5, routed)           0.083     0.211    gen_buckets[9].i_bucket/i_counter/counter_q_reg_n_0_[1]
    SLICE_X1Y57          LUT6 (Prop_lut6_I0_O)        0.099     0.310 r  gen_buckets[9].i_bucket/i_counter/counter_q[2]_i_1__8/O
                         net (fo=1, routed)           0.000     0.310    gen_buckets[9].i_bucket/i_counter/counter_d[2]
    SLICE_X1Y57          FDCE                                         r  gen_buckets[9].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE                         0.000     0.000 r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/C
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[0]/Q
                         net (fo=6, routed)           0.126     0.267    gen_buckets[13].i_bucket/i_counter/counter_q_reg_n_0_[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  gen_buckets[13].i_bucket/i_counter/counter_q[2]_i_1__7/O
                         net (fo=1, routed)           0.000     0.312    gen_buckets[13].i_bucket/i_counter/counter_d[2]
    SLICE_X6Y58          FDCE                                         r  gen_buckets[13].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE                         0.000     0.000 r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/C
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[0]/Q
                         net (fo=6, routed)           0.131     0.272    gen_buckets[14].i_bucket/i_counter/counter_q_reg_n_0_[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.317 r  gen_buckets[14].i_bucket/i_counter/counter_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.317    gen_buckets[14].i_bucket/i_counter/counter_d[2]
    SLICE_X4Y61          FDCE                                         r  gen_buckets[14].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[7].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE                         0.000     0.000 r  gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/C
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  gen_buckets[7].i_bucket/i_counter/counter_q_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    gen_buckets[7].i_bucket/i_counter/counter_q_reg_n_0_[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  gen_buckets[7].i_bucket/i_counter/counter_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.325    gen_buckets[7].i_bucket/i_counter/counter_d[2]
    SLICE_X3Y56          FDCE                                         r  gen_buckets[7].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[8].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE                         0.000     0.000 r  gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/C
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  gen_buckets[8].i_bucket/i_counter/counter_q_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    gen_buckets[8].i_bucket/i_counter/counter_q_reg_n_0_[0]
    SLICE_X7Y59          LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  gen_buckets[8].i_bucket/i_counter/counter_q[2]_i_1__12/O
                         net (fo=1, routed)           0.000     0.325    gen_buckets[8].i_bucket/i_counter/counter_d[2]
    SLICE_X7Y59          FDCE                                         r  gen_buckets[8].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[2].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.141%)  route 0.140ns (42.859%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[2].i_bucket/i_counter/counter_q_reg[0]/Q
                         net (fo=6, routed)           0.140     0.281    gen_buckets[2].i_bucket/i_counter/counter_q_reg_n_0_[0]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  gen_buckets[2].i_bucket/i_counter/counter_q[2]_i_1__6/O
                         net (fo=1, routed)           0.000     0.326    gen_buckets[2].i_bucket/i_counter/counter_d[2]
    SLICE_X5Y58          FDCE                                         r  gen_buckets[2].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE                         0.000     0.000 r  gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/C
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.144     0.285    gen_buckets[4].i_bucket/i_counter/counter_q_reg_n_0_[2]
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  gen_buckets[4].i_bucket/i_counter/counter_q[2]_i_1__13/O
                         net (fo=1, routed)           0.000     0.330    gen_buckets[4].i_bucket/i_counter/counter_d[2]
    SLICE_X7Y57          FDCE                                         r  gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE                         0.000     0.000 r  gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/C
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.144     0.285    gen_buckets[6].i_bucket/i_counter/counter_q_reg_n_0_[2]
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  gen_buckets[6].i_bucket/i_counter/counter_q[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.330    gen_buckets[6].i_bucket/i_counter/counter_d[2]
    SLICE_X5Y56          FDCE                                         r  gen_buckets[6].i_bucket/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_buckets[4].i_bucket/i_counter/counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE                         0.000     0.000 r  gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/C
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_buckets[4].i_bucket/i_counter/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.151     0.292    gen_buckets[4].i_bucket/i_counter/counter_q_reg_n_0_[2]
    SLICE_X6Y57          LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  gen_buckets[4].i_bucket/i_counter/counter_q[3]_i_1__13/O
                         net (fo=1, routed)           0.000     0.337    gen_buckets[4].i_bucket/i_counter/counter_d[3]
    SLICE_X6Y57          FDCE                                         r  gen_buckets[4].i_bucket/i_counter/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------





