TimeQuest Timing Analyzer report for simple_ipod_solution
Mon Apr 26 05:58:17 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Output Enable Times
 18. Minimum Output Enable Times
 19. Output Disable Times
 20. Minimum Output Disable Times
 21. MTBF Summary
 22. Synchronizer Summary
 23. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 24. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 25. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
146. Board Trace Model Assignments
147. Input Transition Times
148. Signal Integrity Metrics (Slow 1100mv 85c Model)
149. Setup Transfers
150. Hold Transfers
151. Recovery Transfers
152. Removal Transfers
153. Report TCCS
154. Report RSKM
155. Unconstrained Paths
156. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; simple_ipod_solution                               ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow 1100mV 85C Model                              ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; timing_constraints.sdc ; OK     ; Mon Apr 26 05:58:08 2021 ;
+------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                                                       ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }                                                                                                                                       ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|LRCK_1X }                                                                                                     ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|oAUD_BCK }                                                                                                    ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK }                                                                                             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] }             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } ;
; CLK_25                                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_25 }                                                                                                                                                    ;
; CLOCK_50                                                                                                                                                  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                                  ;
; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:Gen_7200Hz_clk|out[0] }                                                                                                                       ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:key2_doublsync|reg2 }                                                                                                                            ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:ps2c_doublsync|reg2 }                                                                                                                            ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                 ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg }                                                                      ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Kbd_ctrl:Kbd_Controller|data_ready }                                                                                                                        ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { key2ascii:kbd2ascii|ascii_code[1] }                                                                                                                         ;
; speed_down_event_trigger                                                                                                                                  ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_down_event_trigger }                                                                                                                                  ;
; speed_up_event_trigger                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_up_event_trigger }                                                                                                                                    ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] }                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; 67.18 MHz  ; 67.18 MHz       ; altera_reserved_tck                                                                                                                                       ;      ;
; 75.77 MHz  ; 75.77 MHz       ; CLOCK_50                                                                                                                                                  ;      ;
; 81.11 MHz  ; 81.11 MHz       ; CLK_25                                                                                                                                                    ;      ;
; 186.6 MHz  ; 186.6 MHz       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;      ;
; 195.89 MHz ; 195.89 MHz      ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ;      ;
; 207.38 MHz ; 207.38 MHz      ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;      ;
; 219.06 MHz ; 219.06 MHz      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;      ;
; 230.36 MHz ; 230.36 MHz      ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ;      ;
; 291.89 MHz ; 291.89 MHz      ; doublesync:ps2c_doublsync|reg2                                                                                                                            ;      ;
; 304.32 MHz ; 304.32 MHz      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ;      ;
; 313.87 MHz ; 313.87 MHz      ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 3.401  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 9.224  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 13.552 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 14.361 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 14.860 ; 0.000         ;
; CLK_25                                                                                                                                                    ; 15.235 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 15.358 ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 15.364 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 15.491 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 16.164 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 17.723 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 17.963 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 34.641 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 35.178 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 36.814 ; 0.000         ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; 36.992 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 0.133  ; 0.000         ;
; CLK_25                                                                                                                                                    ; 0.144  ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 0.266  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0.275  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 0.289  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0.361  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 0.365  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0.385  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 0.400  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0.621  ; 0.000         ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; 0.626  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 0.741  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.747  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 2.354  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 2.549  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 20.752 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; 3.297  ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 4.083  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 4.474  ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 4.949  ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 5.069  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 6.118  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 14.073 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 14.262 ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 14.674 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 14.785 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14.837 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 14.983 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 0.542  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 0.679  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 1.721  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 2.437  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 2.895  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 3.165  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 3.774  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 3.868  ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 13.133 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 13.232 ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 13.853 ; 0.000         ;
; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; 14.430 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 8.495  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 15.151 ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 19.030 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 19.032 ; 0.000         ;
; CLK_25                                                                                                                                                    ; 19.090 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 19.102 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 19.233 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 19.308 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 19.316 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 19.345 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 19.379 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 19.401 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 19.401 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 19.404 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 19.405 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 19.408 ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 19.410 ; 0.000         ;
; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; 19.415 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 19.418 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 19.423 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 19.427 ; 0.000         ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; 19.843 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                     ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; -0.077 ; 0.539 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; -0.077 ; 0.539 ; Rise       ; CLOCK_50                                                                             ;
; PS2_CLK             ; CLOCK_50                                                                             ; 0.684  ; 1.188 ; Rise       ; CLOCK_50                                                                             ;
; PS2_DAT             ; CLOCK_50                                                                             ; 1.168  ; 2.062 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 2.796  ; 3.912 ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; -0.094 ; 0.415 ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; 2.796  ; 3.912 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 3.234  ; 3.934 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.785  ; 3.446 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 3.234  ; 3.934 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 3.157  ; 3.677 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 3.157  ; 3.677 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 3.026  ; 3.910 ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 2.176  ; 2.539 ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; 3.650  ; 4.433 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                       ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; 1.071  ; 0.529  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; 1.071  ; 0.529  ; Rise       ; CLOCK_50                                                                             ;
; PS2_CLK             ; CLOCK_50                                                                             ; 0.390  ; -0.039 ; Rise       ; CLOCK_50                                                                             ;
; PS2_DAT             ; CLOCK_50                                                                             ; 0.043  ; -0.617 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 1.098  ; 0.662  ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; 1.098  ; 0.662  ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; -1.346 ; -2.225 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -2.025 ; -2.630 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -2.025 ; -2.630 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -2.391 ; -3.005 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -2.281 ; -2.760 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -2.281 ; -2.760 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 0.761  ; 0.384  ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 0.744  ; 0.221  ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; -2.117 ; -2.640 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 10.142 ; 10.431 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 8.065  ; 8.359  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 9.328  ; 9.456  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 8.088  ; 8.360  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 7.574  ; 7.741  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 10.006 ; 10.243 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 9.535  ; 9.585  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 9.657  ; 9.747  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 9.820  ; 9.974  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 9.873  ; 10.198 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[9]          ; CLOCK_50                                                                                                                                                  ; 10.142 ; 10.431 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 9.948  ; 10.156 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; CLOCK_50                                                                                                                                                  ; 12.103 ; 11.498 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[2]            ; CLOCK_50                                                                                                                                                  ; 9.627  ; 9.814  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[3]            ; CLOCK_50                                                                                                                                                  ; 11.017 ; 10.149 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[4]            ; CLOCK_50                                                                                                                                                  ; 10.287 ; 10.221 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[5]            ; CLOCK_50                                                                                                                                                  ; 9.736  ; 9.309  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[6]            ; CLOCK_50                                                                                                                                                  ; 12.103 ; 11.498 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[7]            ; CLOCK_50                                                                                                                                                  ; 9.304  ; 9.125  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[8]            ; CLOCK_50                                                                                                                                                  ; 10.402 ; 10.122 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[9]            ; CLOCK_50                                                                                                                                                  ; 10.496 ; 10.838 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; HEX0[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.089  ; 6.955  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.559  ; 6.747  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.303  ; 6.396  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.285  ; 6.254  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.675  ; 6.955  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.445  ; 6.687  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.378  ; 6.627  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.089  ; 6.758  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.745  ; 7.020  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.654  ; 6.966  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.733  ; 7.000  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.696  ; 7.020  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.496  ; 6.824  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.508  ; 6.646  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.469  ; 6.657  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.745  ; 6.542  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.735  ; 7.664  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.283  ; 6.531  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.205  ; 7.646  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.182  ; 7.511  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.009  ; 7.357  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.167  ; 7.664  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.882  ; 7.306  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.735  ; 7.263  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.847  ; 7.195  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.537  ; 6.791  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.561  ; 6.839  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.626  ; 6.913  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.649  ; 6.982  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.847  ; 7.195  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.143  ; 6.249  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.425  ; 6.229  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.509  ; 5.570  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 6.585  ; 6.678  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 8.235  ; 8.758  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 6.458  ; 6.863  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.542  ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 6.381  ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;        ; 6.902  ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.815  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 11.289 ; 12.718 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.474  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 10.398 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 11.398 ; 12.783 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 10.075 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 6.442  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;        ; 6.987  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 15.075 ; 16.579 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                              ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 6.946  ; 7.102  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 7.375  ; 7.600  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 7.603  ; 7.703  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 7.396  ; 7.599  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 6.946  ; 7.102  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 8.212  ; 8.381  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 7.801  ; 7.834  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 7.924  ; 7.997  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 8.050  ; 8.165  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 8.060  ; 8.276  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[9]          ; CLOCK_50                                                                                                                                                  ; 8.320  ; 8.521  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 8.169  ; 8.326  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; CLOCK_50                                                                                                                                                  ; 7.878  ; 7.857  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[2]            ; CLOCK_50                                                                                                                                                  ; 7.878  ; 8.042  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[3]            ; CLOCK_50                                                                                                                                                  ; 9.434  ; 8.829  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[4]            ; CLOCK_50                                                                                                                                                  ; 8.080  ; 8.044  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[5]            ; CLOCK_50                                                                                                                                                  ; 8.522  ; 8.230  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[6]            ; CLOCK_50                                                                                                                                                  ; 9.559  ; 9.144  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[7]            ; CLOCK_50                                                                                                                                                  ; 7.994  ; 7.857  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[8]            ; CLOCK_50                                                                                                                                                  ; 8.587  ; 8.405  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[9]            ; CLOCK_50                                                                                                                                                  ; 8.534  ; 8.724  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; HEX0[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.189  ; 5.279  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.439  ; 5.588  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.202  ; 5.281  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.189  ; 5.279  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.775  ; 6.011  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.458  ; 5.532  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.354  ; 5.482  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.897  ; 5.693  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.450  ; 5.541  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.694  ; 5.893  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.657  ; 5.894  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.724  ; 5.931  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.607  ; 5.803  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.450  ; 5.672  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.473  ; 5.615  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.694  ; 5.541  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.283  ; 5.393  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.283  ; 5.393  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.062  ; 6.423  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.044  ; 6.381  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.883  ; 6.156  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.838  ; 6.221  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.844  ; 6.111  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.552  ; 6.145  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.159  ; 5.181  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.632  ; 5.846  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.662  ; 5.855  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.722  ; 5.997  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.796  ; 6.008  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.998  ; 6.261  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.159  ; 5.181  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.462  ; 5.337  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.229  ; 5.278  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.291  ; 5.363  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.892  ; 5.612  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.873  ; 6.188  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.191  ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 5.959  ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;        ; 6.374  ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.165  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.324  ; 9.587  ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.850  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 9.517  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.311  ; 9.567  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 9.221  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 6.032  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;        ; 6.496  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 10.321 ; 11.621 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.629  ; 8.649  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.979  ; 8.999  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.334 ; 10.354 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 9.126  ; 9.128  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.629  ; 8.649  ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.499  ; 9.522  ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 11.122 ; 11.124 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 11.149 ; 11.172 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 9.592  ; 9.615  ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 7.915 ; 7.934 ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.215 ; 8.234 ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.524 ; 8.543 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.341 ; 8.342 ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 7.915 ; 7.934 ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.669 ; 8.691 ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 9.207 ; 9.208 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 9.233 ; 9.255 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.746 ; 8.768 ; Rise       ; CLOCK_50        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.813     ; 8.793     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 9.252     ; 9.232     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.469    ; 10.449    ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 9.452     ; 9.450     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.813     ; 8.793     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.891     ; 9.868     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 11.400    ; 11.398    ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 11.454    ; 11.431    ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 10.003    ; 9.980     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.084     ; 8.065     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.420     ; 8.401     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.626     ; 8.607     ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.580     ; 8.579     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.084     ; 8.065     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.963     ; 8.941     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 9.376     ; 9.375     ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 9.427     ; 9.405     ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 9.039     ; 9.017     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 123
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.293 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                                             ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap                                                                                                          ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[0]                                                                                        ; Not Calculated          ; Not Calculated       ; No                      ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap                                                                                                         ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[0]                                                                                       ; Not Calculated          ; Not Calculated       ; No                      ;
; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap                                                                                       ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0]                                                                     ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                   ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                   ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap                                                                                          ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0]                                                                        ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[8]                                                                                                                                                                                   ; doublesync:user_scope_enable_sync1|reg1                                                                                                                                           ; Not Calculated          ; Not Calculated       ; No                      ;
; PS2_DAT                                                                                                                                                                                 ; doublesync:ps2d_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]  ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture                                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1                                                                                         ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                   ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                        ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:user_scope_enable_sync1|reg2                                                                                                                                                 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                                                                                                      ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:user_scope_enable_sync1|reg2                                                                                                                                                 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                      ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]  ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:ps2d_doublsync|reg2                                                                                                                                                          ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]                                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[0]                                                                                                                                                                                  ; doublesync:key0_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[1]                                                                                                                                                                                  ; doublesync:key1_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] ; Not Calculated          ; Not Calculated       ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------+
; Source Node             ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap             ;
; Synchronization Node    ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                             ;
; Typical MTBF (years)    ; Not Calculated                                                                             ;
; Included in Design MTBF ; No                                                                                         ;
+-------------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                ; 23.293         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                ;                ;              ;                  ;              ;
;  doublesync:ps2c_doublsync|reg2 (INVERTED)                                                  ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                         ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                   ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[0] ;                ;              ;                  ; 18.126       ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[1] ;                ;              ;                  ; 5.167        ;
+---------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap             ;
; Synchronization Node    ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                 ; 25.950         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                          ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                    ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[0] ;                ;              ;                  ; 18.056       ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1] ;                ;              ;                  ; 7.894        ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Source Node             ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;
; Synchronization Node    ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                ;
; Typical MTBF (years)    ; Not Calculated                                                                                                ;
; Included in Design MTBF ; No                                                                                                            ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                          ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                        ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                           ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                   ; 26.395         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                      ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                   ;                ;              ;                  ;              ;
;  doublesync:key2_doublsync|reg2                                                                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                          ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                                           ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                            ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                      ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;                ;              ;                  ; 18.537       ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ;                ;              ;                  ; 7.858        ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------+
; Chain Summary                                                                                ;
+-------------------------+--------------------------------------------------------------------+
; Property                ; Value                                                              ;
+-------------------------+--------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X              ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                     ;
; Included in Design MTBF ; No                                                                 ;
+-------------------------+--------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.547         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1       ;                ;              ;                  ; 18.417       ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2       ;                ;              ;                  ; 8.130        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------+
; Chain Summary                                                                               ;
+-------------------------+-------------------------------------------------------------------+
; Property                ; Value                                                             ;
+-------------------------+-------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X             ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                    ;
; Included in Design MTBF ; No                                                                ;
+-------------------------+-------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.632         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1        ;                ;              ;                  ; 18.504       ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay2        ;                ;              ;                  ; 8.128        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap             ;
; Synchronization Node    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                             ;
; Typical MTBF (years)    ; Not Calculated                                                                                             ;
; Included in Design MTBF ; No                                                                                                         ;
+-------------------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                ; 26.669         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|data_ready                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                   ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0] ;                ;              ;                  ; 18.770       ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[1] ;                ;              ;                  ; 7.899        ;
+-------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------+
; Chain Summary                                                     ;
+-------------------------+-----------------------------------------+
; Property                ; Value                                   ;
+-------------------------+-----------------------------------------+
; Source Node             ; SW[8]                                   ;
; Synchronization Node    ; doublesync:user_scope_enable_sync1|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                          ;
; Typical MTBF (years)    ; Not Calculated                          ;
; Included in Design MTBF ; No                                      ;
+-------------------------+-----------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 31.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  SW[8]                                                                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg1                                  ;                ;              ;                  ; 16.158       ;
;  doublesync:user_scope_enable_sync1|reg2                                  ;                ;              ;                  ; 14.970       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; PS2_DAT                        ;
; Synchronization Node    ; doublesync:ps2d_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 34.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  PS2_DAT                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  doublesync:ps2d_doublsync|reg1                                           ;                ;              ;                  ; 18.763       ;
;  doublesync:ps2d_doublsync|reg2                                           ;                ;              ;                  ; 15.364       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; No                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.381         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                ;              ;                  ;              ;
;  flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.687       ;
;  flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.694       ;
;  flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 43.853         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                        ;                ;              ;                  ; 30.788       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                 ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                 ; 45.383         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                                    ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.699       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.210       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.474        ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------+
; Property                ; Value                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                    ;
; Included in Design MTBF ; No                                                                                ;
+-------------------------+-----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                           ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                              ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                       ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                       ; 45.964         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)          ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                       ;                ;              ;                  ;              ;
;  Unknown                                                                           ;                ;              ;                  ;              ;
; Synchronization Clock                                                              ;                ;              ;                  ;              ;
;  CLOCK_50                                                                          ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.699       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.678       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.587        ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------+
; Property                ; Value                                                                            ;
+-------------------------+----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                   ;
; Included in Design MTBF ; No                                                                               ;
+-------------------------+----------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                             ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                      ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                      ; 46.187         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)         ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                      ;                ;              ;                  ;              ;
;  Unknown                                                                          ;                ;              ;                  ;              ;
; Synchronization Clock                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                               ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.673       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.774       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.740        ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------+
; Chain Summary                                                                          ;
+-------------------------+--------------------------------------------------------------+
; Property                ; Value                                                        ;
+-------------------------+--------------------------------------------------------------+
; Source Node             ; doublesync:user_scope_enable_sync1|reg2                      ;
; Synchronization Node    ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                                               ;
; Typical MTBF (years)    ; Not Calculated                                               ;
; Included in Design MTBF ; No                                                           ;
+-------------------------+--------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                               ; 55.898         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                        ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;                ;              ;                  ;              ;
;  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                  ;                ;              ;                  ;              ;
;  scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                                                                                                              ;                ;              ;                  ; 37.489       ;
;  scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                                                                                                              ;                ;              ;                  ; 18.409       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------+
; Chain Summary                                                                          ;
+-------------------------+--------------------------------------------------------------+
; Property                ; Value                                                        ;
+-------------------------+--------------------------------------------------------------+
; Source Node             ; doublesync:user_scope_enable_sync1|reg2                      ;
; Synchronization Node    ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                                               ;
; Typical MTBF (years)    ; Not Calculated                                               ;
; Included in Design MTBF ; No                                                           ;
+-------------------------+--------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                               ; 56.023         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                        ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;                ;              ;                  ;              ;
;  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                  ;                ;              ;                  ;              ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;                ;              ;                  ; 37.666       ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                              ;                ;              ;                  ; 18.357       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                 ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 72.896         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                           ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;                ;              ;                  ; 18.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] ;                ;              ;                  ; 18.746       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] ;                ;              ;                  ; 18.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] ;                ;              ;                  ; 16.648       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 75.814         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                        ;                ;              ;                  ; 31.495       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------+
; Chain Summary                                                ;
+-------------------------+------------------------------------+
; Property                ; Value                              ;
+-------------------------+------------------------------------+
; Source Node             ; doublesync:ps2d_doublsync|reg2     ;
; Synchronization Node    ; Kbd_ctrl:Kbd_Controller|kbd_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                     ;
; Typical MTBF (years)    ; Not Calculated                     ;
; Included in Design MTBF ; No                                 ;
+-------------------------+------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 88.850         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  doublesync:ps2c_doublsync|reg2 (INVERTED)                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  doublesync:ps2d_doublsync|reg2                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|kbd_reg[0]                                       ;                ;              ;                  ; 36.704       ;
;  Kbd_ctrl:Kbd_Controller|kbd_reg[1]                                       ;                ;              ;                  ; 37.284       ;
;  Kbd_ctrl:Kbd_Controller|kbd_reg[2]                                       ;                ;              ;                  ; 14.862       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 91.282         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                         ;                ;              ;                  ; 18.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                    ;                ;              ;                  ; 18.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                    ;                ;              ;                  ; 18.520       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                    ;                ;              ;                  ; 18.379       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                    ;                ;              ;                  ; 17.521       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.190         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                          ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                     ;                ;              ;                  ; 18.765       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                     ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                     ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                     ;                ;              ;                  ; 17.398       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[0]                         ;
; Synchronization Node    ; doublesync:key0_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 92.217         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[0]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key0_doublsync|reg1                                             ;                ;              ;                  ; 37.547       ;
;  doublesync:key0_doublsync|reg2                                             ;                ;              ;                  ; 36.790       ;
;  speed_up_event_trigger                                                     ;                ;              ;                  ; 17.880       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.356         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                                                          ;                ;              ;                  ; 18.583       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                     ;                ;              ;                  ; 18.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                     ;                ;              ;                  ; 18.373       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                     ;                ;              ;                  ; 18.555       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                     ;                ;              ;                  ; 18.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.499         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                         ;                ;              ;                  ; 18.462       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]                                                                                    ;                ;              ;                  ; 18.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][88]                                                                                    ;                ;              ;                  ; 18.745       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][88]                                                                                    ;                ;              ;                  ; 18.365       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                    ;                ;              ;                  ; 18.476       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.542         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                                                         ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][89]                                                                                    ;                ;              ;                  ; 18.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                    ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                    ;                ;              ;                  ; 18.288       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                    ;                ;              ;                  ; 18.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.640         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                          ;                ;              ;                  ; 18.507       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                     ;                ;              ;                  ; 18.641       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                     ;                ;              ;                  ; 18.731       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                     ;                ;              ;                  ; 18.312       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ;                ;              ;                  ; 18.449       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.643         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                         ;                ;              ;                  ; 18.744       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ;                ;              ;                  ; 18.767       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                    ;                ;              ;                  ; 18.509       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                    ;                ;              ;                  ; 18.389       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                    ;                ;              ;                  ; 18.234       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.675         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                          ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                     ;                ;              ;                  ; 18.671       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79]                                                                                     ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][79]                                                                                     ;                ;              ;                  ; 18.681       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                     ;                ;              ;                  ; 17.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.713         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                                                         ;                ;              ;                  ; 18.792       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][80]                                                                                    ;                ;              ;                  ; 18.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80]                                                                                    ;                ;              ;                  ; 18.635       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][80]                                                                                    ;                ;              ;                  ; 18.694       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                    ;                ;              ;                  ; 18.098       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 92.730         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                         ;                ;              ;                  ; 18.754       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ;                ;              ;                  ; 18.770       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ;                ;              ;                  ; 17.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[1]                         ;
; Synchronization Node    ; doublesync:key1_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 92.736         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[1]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key1_doublsync|reg1                                             ;                ;              ;                  ; 38.000       ;
;  doublesync:key1_doublsync|reg2                                             ;                ;              ;                  ; 37.013       ;
;  speed_down_event_trigger                                                   ;                ;              ;                  ; 17.723       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 92.771         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                         ;                ;              ;                  ; 18.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                    ;                ;              ;                  ; 18.731       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                    ;                ;              ;                  ; 18.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                    ;                ;              ;                  ; 18.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                    ;                ;              ;                  ; 17.825       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.792         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                         ;                ;              ;                  ; 18.590       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ;                ;              ;                  ; 18.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                    ;                ;              ;                  ; 18.558       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ;                ;              ;                  ; 18.654       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                    ;                ;              ;                  ; 18.305       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 92.796         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                         ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                    ;                ;              ;                  ; 18.771       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                    ;                ;              ;                  ; 18.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                    ;                ;              ;                  ; 18.657       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                    ;                ;              ;                  ; 18.004       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.805         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                         ;                ;              ;                  ; 18.745       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                    ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                    ;                ;              ;                  ; 18.196       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                    ;                ;              ;                  ; 18.426       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 92.805         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                         ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                    ;                ;              ;                  ; 18.418       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                    ;                ;              ;                  ; 18.695       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ;                ;              ;                  ; 18.326       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.828         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                         ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                    ;                ;              ;                  ; 18.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                    ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                    ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                    ;                ;              ;                  ; 18.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 92.829         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                         ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ;                ;              ;                  ; 18.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                    ;                ;              ;                  ; 18.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ;                ;              ;                  ; 18.700       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                    ;                ;              ;                  ; 18.477       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.839         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                                                         ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                    ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                    ;                ;              ;                  ; 18.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                    ;                ;              ;                  ; 18.768       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                    ;                ;              ;                  ; 18.402       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.849         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                         ;                ;              ;                  ; 18.667       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                    ;                ;              ;                  ; 18.695       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ;                ;              ;                  ; 18.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                    ;                ;              ;                  ; 18.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.880         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                         ;                ;              ;                  ; 18.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                    ;                ;              ;                  ; 18.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                    ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                    ;                ;              ;                  ; 18.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                    ;                ;              ;                  ; 17.985       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.882         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                         ;                ;              ;                  ; 18.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                    ;                ;              ;                  ; 18.672       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                    ;                ;              ;                  ; 18.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                    ;                ;              ;                  ; 18.789       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ;                ;              ;                  ; 17.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.892         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                         ;                ;              ;                  ; 18.741       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                    ;                ;              ;                  ; 18.668       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                    ;                ;              ;                  ; 18.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ;                ;              ;                  ; 18.749       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ;                ;              ;                  ; 17.971       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.895         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                         ;                ;              ;                  ; 18.766       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                    ;                ;              ;                  ; 18.630       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                    ;                ;              ;                  ; 18.737       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                    ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                    ;                ;              ;                  ; 18.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 92.897         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                         ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ;                ;              ;                  ; 18.662       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                    ;                ;              ;                  ; 18.699       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ;                ;              ;                  ; 18.599       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ;                ;              ;                  ; 18.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.899         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                                                          ;                ;              ;                  ; 18.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67]                                                                                     ;                ;              ;                  ; 18.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                     ;                ;              ;                  ; 18.809       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                     ;                ;              ;                  ; 18.477       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                     ;                ;              ;                  ; 18.181       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.902         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                          ;                ;              ;                  ; 18.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                     ;                ;              ;                  ; 18.695       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                     ;                ;              ;                  ; 18.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                     ;                ;              ;                  ; 18.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                     ;                ;              ;                  ; 17.991       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.934         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                         ;                ;              ;                  ; 18.750       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                    ;                ;              ;                  ; 18.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                    ;                ;              ;                  ; 18.744       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                    ;                ;              ;                  ; 18.797       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                    ;                ;              ;                  ; 17.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 92.973         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                         ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                    ;                ;              ;                  ; 18.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                    ;                ;              ;                  ; 18.767       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                    ;                ;              ;                  ; 18.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 92.999         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                          ;                ;              ;                  ; 18.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][90]                                                                                     ;                ;              ;                  ; 18.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][90]                                                                                     ;                ;              ;                  ; 18.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][90]                                                                                     ;                ;              ;                  ; 18.366       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                     ;                ;              ;                  ; 18.478       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.016         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                                                          ;                ;              ;                  ; 18.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                     ;                ;              ;                  ; 18.765       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                     ;                ;              ;                  ; 18.691       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                     ;                ;              ;                  ; 18.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                     ;                ;              ;                  ; 18.186       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.024         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                         ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                    ;                ;              ;                  ; 18.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                    ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                    ;                ;              ;                  ; 18.424       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                    ;                ;              ;                  ; 18.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                          ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                     ;                ;              ;                  ; 18.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                     ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                     ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                     ;                ;              ;                  ; 18.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.036         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                         ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                    ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                    ;                ;              ;                  ; 18.738       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                    ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                    ;                ;              ;                  ; 18.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.036         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                         ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                    ;                ;              ;                  ; 18.770       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                    ;                ;              ;                  ; 18.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                    ;                ;              ;                  ; 18.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.045         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                         ;                ;              ;                  ; 18.741       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                    ;                ;              ;                  ; 18.744       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                    ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ;                ;              ;                  ; 18.655       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ;                ;              ;                  ; 18.213       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.059         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                         ;                ;              ;                  ; 18.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                    ;                ;              ;                  ; 18.670       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                    ;                ;              ;                  ; 18.757       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                    ;                ;              ;                  ; 18.667       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                    ;                ;              ;                  ; 18.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.063         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                         ;                ;              ;                  ; 18.655       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                    ;                ;              ;                  ; 18.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                    ;                ;              ;                  ; 18.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                    ;                ;              ;                  ; 18.698       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                    ;                ;              ;                  ; 18.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                          ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]                                                                                     ;                ;              ;                  ; 18.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                     ;                ;              ;                  ; 18.684       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                     ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                     ;                ;              ;                  ; 18.168       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.092         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                                                          ;                ;              ;                  ; 18.670       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                     ;                ;              ;                  ; 18.691       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78]                                                                                     ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                     ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                     ;                ;              ;                  ; 18.298       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.092         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                          ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                     ;                ;              ;                  ; 18.757       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                     ;                ;              ;                  ; 18.665       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                     ;                ;              ;                  ; 18.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                     ;                ;              ;                  ; 18.228       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.096         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                          ;                ;              ;                  ; 18.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                     ;                ;              ;                  ; 18.634       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                     ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                     ;                ;              ;                  ; 18.700       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ;                ;              ;                  ; 18.237       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.102         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                         ;                ;              ;                  ; 18.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                    ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                    ;                ;              ;                  ; 18.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                    ;                ;              ;                  ; 18.754       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ;                ;              ;                  ; 18.201       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.113         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                          ;                ;              ;                  ; 18.734       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                     ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                     ;                ;              ;                  ; 18.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                     ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                     ;                ;              ;                  ; 18.268       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.114         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                          ;                ;              ;                  ; 18.853       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                     ;                ;              ;                  ; 18.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                     ;                ;              ;                  ; 18.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                     ;                ;              ;                  ; 18.761       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                     ;                ;              ;                  ; 18.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.132         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                     ;                ;              ;                  ; 18.761       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                     ;                ;              ;                  ; 18.672       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                     ;                ;              ;                  ; 18.702       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                     ;                ;              ;                  ; 18.320       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.132         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                         ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                    ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                    ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                    ;                ;              ;                  ; 18.329       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.148         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                    ;                ;              ;                  ; 18.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                    ;                ;              ;                  ; 18.248       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.148         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                         ;                ;              ;                  ; 18.754       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                    ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                    ;                ;              ;                  ; 18.666       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                    ;                ;              ;                  ; 18.362       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.154         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                         ;                ;              ;                  ; 18.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                    ;                ;              ;                  ; 18.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                    ;                ;              ;                  ; 18.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ;                ;              ;                  ; 18.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                    ;                ;              ;                  ; 18.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 93.155         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                         ;                ;              ;                  ; 18.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                    ;                ;              ;                  ; 18.757       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                    ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                    ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ;                ;              ;                  ; 18.340       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.163         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                                                          ;                ;              ;                  ; 18.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][77]                                                                                     ;                ;              ;                  ; 18.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77]                                                                                     ;                ;              ;                  ; 18.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                     ;                ;              ;                  ; 18.766       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                     ;                ;              ;                  ; 18.276       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.164         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                         ;                ;              ;                  ; 18.684       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                    ;                ;              ;                  ; 18.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                    ;                ;              ;                  ; 18.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ;                ;              ;                  ; 18.346       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 93.175         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                         ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                    ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                    ;                ;              ;                  ; 18.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                    ;                ;              ;                  ; 18.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ;                ;              ;                  ; 18.377       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.179         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                         ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ;                ;              ;                  ; 18.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                    ;                ;              ;                  ; 18.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ;                ;              ;                  ; 18.746       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ;                ;              ;                  ; 18.296       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.182         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                          ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                     ;                ;              ;                  ; 18.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                     ;                ;              ;                  ; 18.659       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                     ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                     ;                ;              ;                  ; 18.385       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.184         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                         ;                ;              ;                  ; 18.744       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                    ;                ;              ;                  ; 18.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                    ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                    ;                ;              ;                  ; 18.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                    ;                ;              ;                  ; 18.301       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.187         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ;                ;              ;                  ; 18.687       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                     ;                ;              ;                  ; 18.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                     ;                ;              ;                  ; 18.684       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                     ;                ;              ;                  ; 18.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                     ;                ;              ;                  ; 18.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.188         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                                                          ;                ;              ;                  ; 18.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                     ;                ;              ;                  ; 18.744       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                     ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]                                                                                     ;                ;              ;                  ; 18.754       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                     ;                ;              ;                  ; 18.232       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                          ;                ;              ;                  ; 18.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                     ;                ;              ;                  ; 18.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                     ;                ;              ;                  ; 18.770       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                     ;                ;              ;                  ; 18.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                     ;                ;              ;                  ; 18.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                         ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                    ;                ;              ;                  ; 18.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ;                ;              ;                  ; 18.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                    ;                ;              ;                  ; 18.749       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                    ;                ;              ;                  ; 18.238       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.200         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                         ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                    ;                ;              ;                  ; 18.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ;                ;              ;                  ; 18.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                    ;                ;              ;                  ; 18.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                    ;                ;              ;                  ; 18.292       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.204         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                          ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                     ;                ;              ;                  ; 18.687       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                     ;                ;              ;                  ; 18.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                     ;                ;              ;                  ; 18.651       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                     ;                ;              ;                  ; 18.407       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.209         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                          ;                ;              ;                  ; 18.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                     ;                ;              ;                  ; 18.736       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                     ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                     ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                     ;                ;              ;                  ; 18.323       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.210         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                         ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                    ;                ;              ;                  ; 18.681       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                    ;                ;              ;                  ; 18.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                    ;                ;              ;                  ; 18.408       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.215         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                         ;                ;              ;                  ; 18.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                    ;                ;              ;                  ; 18.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                    ;                ;              ;                  ; 18.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                    ;                ;              ;                  ; 18.307       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.237         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                         ;                ;              ;                  ; 18.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                    ;                ;              ;                  ; 18.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                    ;                ;              ;                  ; 18.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                    ;                ;              ;                  ; 18.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ;                ;              ;                  ; 18.404       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.238         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                                                          ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                     ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                     ;                ;              ;                  ; 18.662       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                     ;                ;              ;                  ; 18.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                     ;                ;              ;                  ; 18.446       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.240         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                         ;                ;              ;                  ; 18.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                    ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][82]                                                                                    ;                ;              ;                  ; 18.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82]                                                                                    ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                    ;                ;              ;                  ; 18.443       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.244         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                         ;                ;              ;                  ; 18.766       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                    ;                ;              ;                  ; 18.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                    ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                    ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ;                ;              ;                  ; 18.298       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.245         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                         ;                ;              ;                  ; 18.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                    ;                ;              ;                  ; 18.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                    ;                ;              ;                  ; 18.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                    ;                ;              ;                  ; 18.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                    ;                ;              ;                  ; 18.326       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.271         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ;                ;              ;                  ; 18.665       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                     ;                ;              ;                  ; 18.742       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                     ;                ;              ;                  ; 18.768       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                     ;                ;              ;                  ; 18.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                     ;                ;              ;                  ; 18.395       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.271         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                                                         ;                ;              ;                  ; 18.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][86]                                                                                    ;                ;              ;                  ; 18.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][86]                                                                                    ;                ;              ;                  ; 18.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][86]                                                                                    ;                ;              ;                  ; 18.706       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                    ;                ;              ;                  ; 18.427       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.277         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                          ;                ;              ;                  ; 18.684       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                     ;                ;              ;                  ; 18.788       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                     ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                     ;                ;              ;                  ; 18.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                     ;                ;              ;                  ; 18.374       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.278         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                                                         ;                ;              ;                  ; 18.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                    ;                ;              ;                  ; 18.752       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]                                                                                    ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84]                                                                                    ;                ;              ;                  ; 18.753       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                    ;                ;              ;                  ; 18.318       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.279         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                                                          ;                ;              ;                  ; 18.757       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                     ;                ;              ;                  ; 18.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                     ;                ;              ;                  ; 18.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                     ;                ;              ;                  ; 18.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                     ;                ;              ;                  ; 18.314       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 93.310         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                         ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                    ;                ;              ;                  ; 18.754       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                    ;                ;              ;                  ; 18.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                    ;                ;              ;                  ; 18.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                    ;                ;              ;                  ; 18.356       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.310         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                         ;                ;              ;                  ; 18.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                    ;                ;              ;                  ; 18.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                    ;                ;              ;                  ; 18.632       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                    ;                ;              ;                  ; 18.747       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                    ;                ;              ;                  ; 18.402       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.321         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                         ;                ;              ;                  ; 18.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                    ;                ;              ;                  ; 18.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ;                ;              ;                  ; 18.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                    ;                ;              ;                  ; 18.446       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.325         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                         ;                ;              ;                  ; 18.665       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                    ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ;                ;              ;                  ; 18.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                    ;                ;              ;                  ; 18.799       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ;                ;              ;                  ; 18.484       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.341         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                         ;                ;              ;                  ; 18.744       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                    ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                    ;                ;              ;                  ; 18.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                    ;                ;              ;                  ; 18.816       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                    ;                ;              ;                  ; 18.318       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.344         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                                                         ;                ;              ;                  ; 18.742       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                    ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                    ;                ;              ;                  ; 18.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][85]                                                                                    ;                ;              ;                  ; 18.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                    ;                ;              ;                  ; 18.491       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a80~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.347         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                         ;                ;              ;                  ; 18.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                    ;                ;              ;                  ; 18.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ;                ;              ;                  ; 18.767       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                    ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                    ;                ;              ;                  ; 18.353       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.353         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                                                          ;                ;              ;                  ; 18.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71]                                                                                     ;                ;              ;                  ; 18.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                     ;                ;              ;                  ; 18.793       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                     ;                ;              ;                  ; 18.702       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                     ;                ;              ;                  ; 18.421       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.355         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                         ;                ;              ;                  ; 18.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ;                ;              ;                  ; 18.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                    ;                ;              ;                  ; 18.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ;                ;              ;                  ; 18.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ;                ;              ;                  ; 18.342       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.357         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                         ;                ;              ;                  ; 18.610       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ;                ;              ;                  ; 18.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ;                ;              ;                  ; 18.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                    ;                ;              ;                  ; 18.750       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ;                ;              ;                  ; 18.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.388         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                         ;                ;              ;                  ; 18.789       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                    ;                ;              ;                  ; 18.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                    ;                ;              ;                  ; 18.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ;                ;              ;                  ; 18.770       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                    ;                ;              ;                  ; 18.393       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 93.403         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                         ;                ;              ;                  ; 18.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                    ;                ;              ;                  ; 18.671       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                    ;                ;              ;                  ; 18.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                    ;                ;              ;                  ; 18.505       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.414         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                          ;                ;              ;                  ; 18.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                     ;                ;              ;                  ; 18.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                     ;                ;              ;                  ; 18.684       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                     ;                ;              ;                  ; 18.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                     ;                ;              ;                  ; 18.427       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 93.446         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                         ;                ;              ;                  ; 18.736       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ;                ;              ;                  ; 18.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                    ;                ;              ;                  ; 18.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ;                ;              ;                  ; 18.806       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                    ;                ;              ;                  ; 18.469       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a0~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.532         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                                                          ;                ;              ;                  ; 18.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                     ;                ;              ;                  ; 18.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                     ;                ;              ;                  ; 18.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                     ;                ;              ;                  ; 18.821       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                     ;                ;              ;                  ; 18.496       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 93.551         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                          ;                ;              ;                  ; 18.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                     ;                ;              ;                  ; 18.690       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                     ;                ;              ;                  ; 18.810       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                     ;                ;              ;                  ; 18.767       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ;                ;              ;                  ; 18.499       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_65e4:auto_generated|ram_block1a40~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 107.077        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                        ;                ;              ;                  ; 31.488       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 5              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 137.744        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                        ;                ;              ;                  ; 30.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 169.958        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                        ;                ;              ;                  ; 31.506       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 7              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 200.824        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                        ;                ;              ;                  ; 31.001       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 8              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 232.631        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                        ;                ;              ;                  ; 31.497       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 9              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 264.091        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                        ;                ;              ;                  ; 31.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 10             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 295.125        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                        ;                ;              ;                  ; 31.349       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 11             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 326.284        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                        ;                ;              ;                  ; 31.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] ;                ;              ;                  ; 31.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 13.065       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 12             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 357.960        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;                ;              ;                  ; 31.500       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 13.065       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 13             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 388.631        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;                ;              ;                  ; 31.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 13.065       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 14             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 420.417        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;                ;              ;                  ; 31.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.360       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 13.065       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 15             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 451.267        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  CLOCK_50                                                                                                                                                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;                ;              ;                  ; 31.045       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ;                ;              ;                  ; 31.299       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.360       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.371       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 13.065       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_reset            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_en              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; TD_reset            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 7808       ; 0        ; 48       ; 1        ;
; CLOCK_50                                                                                                                                                  ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 12       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 856        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 150        ; 0        ; 0        ; 0        ;
; CLK_25                                                                                                                                                    ; CLK_25                                                                                                                                                    ; 149006     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLK_25                                                                                                                                                    ; 1          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; CLOCK_50                                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLK_25                                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 205        ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 478985     ; 1183     ; 1076     ; 218      ;
; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 42       ; 0        ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; CLOCK_50                                                                                                                                                  ; 4          ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 133        ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 1        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 0        ; 48       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 454        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16         ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0          ; 0        ; 4        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 1          ; 1        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 68         ; 35       ; 0        ; 2        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; 1          ; 0        ; 0        ; 0        ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 16         ; 16       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 96         ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 0          ; 155      ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 7808       ; 0        ; 48       ; 1        ;
; CLOCK_50                                                                                                                                                  ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 12       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 856        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 150        ; 0        ; 0        ; 0        ;
; CLK_25                                                                                                                                                    ; CLK_25                                                                                                                                                    ; 149006     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLK_25                                                                                                                                                    ; 1          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; CLOCK_50                                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLK_25                                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 205        ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 478985     ; 1183     ; 1076     ; 218      ;
; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 42       ; 0        ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; CLOCK_50                                                                                                                                                  ; 4          ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 133        ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 1        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 0        ; 48       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 454        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16         ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0          ; 0        ; 4        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 1          ; 1        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 68         ; 35       ; 0        ; 2        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; 1          ; 0        ; 0        ; 0        ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 16         ; 16       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 96         ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 0          ; 155      ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                            ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 485        ; 0        ; 1        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 5        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 15         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 421        ; 122      ; 63       ; 0        ;
; CLOCK_50            ; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 7        ;
; CLOCK_50            ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                             ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 485        ; 0        ; 1        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 5        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 15         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 421        ; 122      ; 63       ; 0        ;
; CLOCK_50            ; clock_divider:Gen_7200Hz_clk|out[0]                                                                                                                       ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 7        ;
; CLOCK_50            ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 207   ; 207  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Apr 26 05:58:03 2021
Info: Command: quartus_sta simple_ipod_solution -c simple_ipod_solution
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]
    Info (332105): create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller|data_ready Kbd_ctrl:Kbd_Controller|data_ready
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]
    Info (332105): create_clock -period 40.000 -name doublesync:ps2c_doublsync|reg2 doublesync:ps2c_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name CLK_25 CLK_25
    Info (332105): create_clock -period 40.000 -name clock_divider:Gen_7200Hz_clk|out[0] clock_divider:Gen_7200Hz_clk|out[0]
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name doublesync:key2_doublsync|reg2 doublesync:key2_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332105): create_clock -period 40.000 -name key2ascii:kbd2ascii|ascii_code[1] key2ascii:kbd2ascii|ascii_code[1]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 3.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.401               0.000 CLOCK_50 
    Info (332119):     9.224               0.000 altera_reserved_tck 
    Info (332119):    13.552               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
    Info (332119):    14.361               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    14.860               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    15.235               0.000 CLK_25 
    Info (332119):    15.358               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    15.364               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    15.491               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    16.164               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):    17.723               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    17.963               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    34.641               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    35.178               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    36.814               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    36.992               0.000 key2ascii:kbd2ascii|ascii_code[1] 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 CLOCK_50 
    Info (332119):     0.144               0.000 CLK_25 
    Info (332119):     0.266               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):     0.275               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.289               0.000 altera_reserved_tck 
    Info (332119):     0.361               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):     0.365               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):     0.385               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     0.400               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.621               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     0.626               0.000 key2ascii:kbd2ascii|ascii_code[1] 
    Info (332119):     0.741               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):     0.747               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     2.354               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     2.549               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    20.752               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
Info (332146): Worst-case recovery slack is 3.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.297               0.000 clock_divider:Gen_7200Hz_clk|out[0] 
    Info (332119):     4.083               0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):     4.474               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     4.949               0.000 speed_up_event_trigger 
    Info (332119):     5.069               0.000 speed_down_event_trigger 
    Info (332119):     6.118               0.000 CLOCK_50 
    Info (332119):    14.073               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):    14.262               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    14.674               0.000 altera_reserved_tck 
    Info (332119):    14.785               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    14.837               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    14.983               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
Info (332146): Worst-case removal slack is 0.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.542               0.000 CLOCK_50 
    Info (332119):     0.679               0.000 altera_reserved_tck 
    Info (332119):     1.721               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     2.437               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     2.895               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):     3.165               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     3.774               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):     3.868               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    13.133               0.000 speed_down_event_trigger 
    Info (332119):    13.232               0.000 speed_up_event_trigger 
    Info (332119):    13.853               0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):    14.430               0.000 clock_divider:Gen_7200Hz_clk|out[0] 
Info (332146): Worst-case minimum pulse width slack is 8.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.495               0.000 CLOCK_50 
    Info (332119):    15.151               0.000 altera_reserved_tck 
    Info (332119):    19.030               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    19.032               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    19.090               0.000 CLK_25 
    Info (332119):    19.102               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    19.233               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.308               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    19.316               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):    19.345               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
    Info (332119):    19.379               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    19.401               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.401               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.404               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):    19.405               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    19.408               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    19.410               0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):    19.415               0.000 clock_divider:Gen_7200Hz_clk|out[0] 
    Info (332119):    19.418               0.000 speed_down_event_trigger 
    Info (332119):    19.423               0.000 speed_up_event_trigger 
    Info (332119):    19.427               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    19.843               0.000 key2ascii:kbd2ascii|ascii_code[1] 
Info (332114): Report Metastability: Found 123 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 123
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.293 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5121 megabytes
    Info: Processing ended: Mon Apr 26 05:58:17 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


