design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/openlane/designs/sv_core,core,RUN_2023.05.11_22.16.27,flow completed,0h9m35s0ms,0h6m43s0ms,34250.0,0.2,17125.0,18.78,-1,834.76,3015,0,0,0,0,0,0,113677,0,0,0,-1,-1,156784,27474,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,120667738.0,0.0,22.06,21.93,6.55,12.47,0.54,3028,7760,228,4960,0,0,0,3506,56,181,63,160,468,138,39,620,547,442,24,11350,2655,0,3116,3425,20546,185021.2,-1,-1,-1,0.00418,0.00368,2.72e-08,-1,-1,-1,8.88,12.0,83.33333333333333,12,1,50,153.18,153.6,0.3,1,0.6,0,sky130_fd_sc_hd,30,AREA 0
