cell_name:  mul/U2039
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U73
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U66
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U54
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U49
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U42
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U6
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U52
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U51
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U27
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U96
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U97
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U83
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U85
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U48
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U11
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U19
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U61
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U65
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U59
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U60
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U23
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U32
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U45
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U95
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U21
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U10
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U82
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U13
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U62
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U33
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U72
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U76
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U63
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U74
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U88
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U92
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U39
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U40
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U75
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U18
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U7
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U50
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U90
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U16
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U34
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U24
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U8
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U5
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U15
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U22
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U28
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U29
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U68
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U69
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U80
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U81
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U84
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U89
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U94
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U99
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[20] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.34 f            0.60         0.26
d[23] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.38 r            0.60         0.22
d[24] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[26] (out)                         0.38 r            0.60         0.22
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.35 f            0.60         0.25
d[21] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 r            0.60         0.22
d[26] (out)                         0.37 r            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 f            0.60         0.26
d[21] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.39 r            0.60         0.21
d[24] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:51:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26

1
cell_name:  mul/U915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U1001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25
d[23] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U1219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U1288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.33 f            0.60         0.27
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.30 f            0.60         0.30

1
cell_name:  mul/U1291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 f            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.33 f            0.60         0.27
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.29 f            0.60         0.31

1
cell_name:  mul/U1340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.33 f            0.60         0.27
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.30 f            0.60         0.30

1
cell_name:  mul/U1341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U1359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U1379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.39 r            0.60         0.21
d[24] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 f            0.60         0.23
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U1514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U1747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 r            0.60         0.21
d[24] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.37 f            0.60         0.23
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U1790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U1790/A1 (OAI22_X2)             0.01 f        infinity     infinity

1
cell_name:  mul/U1792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U1879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U2060/A1 (AOI22_X2)             0.02 r        infinity     infinity

1
cell_name:  mul/U2064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U2060/A1 (AOI22_X2)             0.02 r        infinity     infinity

1
cell_name:  mul/U2068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 r            0.60         0.26
d[20] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U2089/B1 (OAI21_X2)             0.02 f        infinity     infinity

1
cell_name:  mul/U2092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U1873/A2 (AOI22_X1)             0.04 f        infinity     infinity

1
cell_name:  mul/U2120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U2132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.31 r            0.60         0.29

1
cell_name:  mul/U2143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U1878/B1 (OAI21_X2)             0.07 r        infinity     infinity

1
cell_name:  mul/U2161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.34 f            0.60         0.26
d[23] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U2180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U2428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.36 f            0.60         0.24
d[23] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U2489/B2 (OAI21_X1)             0.01 f        infinity     infinity

1
cell_name:  mul/U2490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U2513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.33 f            0.60         0.27
d[19] (out)                         0.30 f            0.60         0.30

1
cell_name:  mul/U2522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U2560/B2 (AOI21_X1)             0.02 r        infinity     infinity

1
cell_name:  mul/U2561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U2638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U2639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U2640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U2648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U2865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U2870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.39 r            0.60         0.21
d[24] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 f            0.60         0.23
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U2923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.38 r            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.37 r            0.60         0.23
d[24] (out)                         0.37 r            0.60         0.23
d[23] (out)                         0.35 f            0.60         0.25
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25
d[23] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U3218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25
d[23] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U3221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U3267/A2 (OAI22_X2)             0.03 r        infinity     infinity

1
cell_name:  mul/U3270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U3402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U3403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U3406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U3514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U3552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U3553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.35 f            0.60         0.25
d[25] (out)                         0.35 f            0.60         0.25
d[30] (out)                         0.35 r            0.60         0.25
d[31] (out)                         0.35 f            0.60         0.25
d[29] (out)                         0.35 r            0.60         0.25
d[28] (out)                         0.35 r            0.60         0.25
d[26] (out)                         0.35 r            0.60         0.25
d[27] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.34 r            0.60         0.26
d[22] (out)                         0.32 r            0.60         0.28
d[17] (out)                         0.31 r            0.60         0.29
d[21] (out)                         0.30 f            0.60         0.30
d[18] (out)                         0.30 f            0.60         0.30
d[20] (out)                         0.29 f            0.60         0.31
d[19] (out)                         0.25 f            0.60         0.35

1
cell_name:  mul/U3562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.35 f            0.60         0.25
d[25] (out)                         0.35 f            0.60         0.25
d[30] (out)                         0.35 r            0.60         0.25
d[31] (out)                         0.35 f            0.60         0.25
d[29] (out)                         0.35 r            0.60         0.25
d[28] (out)                         0.35 r            0.60         0.25
d[26] (out)                         0.35 r            0.60         0.25
d[27] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.34 r            0.60         0.26
d[22] (out)                         0.32 r            0.60         0.28
d[17] (out)                         0.31 r            0.60         0.29
d[21] (out)                         0.30 f            0.60         0.30
d[18] (out)                         0.30 f            0.60         0.30
d[20] (out)                         0.29 f            0.60         0.31
d[19] (out)                         0.25 f            0.60         0.35

1
cell_name:  mul/U3563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.35 f            0.60         0.25
d[25] (out)                         0.35 f            0.60         0.25
d[30] (out)                         0.35 r            0.60         0.25
d[31] (out)                         0.35 f            0.60         0.25
d[29] (out)                         0.35 r            0.60         0.25
d[28] (out)                         0.35 r            0.60         0.25
d[26] (out)                         0.35 r            0.60         0.25
d[27] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.34 r            0.60         0.26
d[22] (out)                         0.32 r            0.60         0.28
d[17] (out)                         0.31 r            0.60         0.29
d[21] (out)                         0.30 f            0.60         0.30
d[18] (out)                         0.30 f            0.60         0.30
d[20] (out)                         0.29 f            0.60         0.31
d[19] (out)                         0.25 f            0.60         0.35

1
cell_name:  mul/U3565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U3566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U3698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.30 f            0.60         0.30
d[19] (out)                         0.28 f            0.60         0.32

1
cell_name:  mul/U3732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26

1
cell_name:  mul/U3750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U3752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U3843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.34 r            0.60         0.26
d[19] (out)                         0.26 f            0.60         0.34

1
cell_name:  mul/U3918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.26 f            0.60         0.34

1
cell_name:  mul/U3924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.34 f            0.60         0.26
d[19] (out)                         0.30 f            0.60         0.30

1
cell_name:  mul/U3928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U3943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U4043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U2686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U46
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.36 f            0.60         0.24
d[23] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U9
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U12
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U64
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U38
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U2692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.37 r            0.60         0.23
d[30] (out)                         0.37 r            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[26] (out)                         0.37 r            0.60         0.23
d[25] (out)                         0.34 r            0.60         0.26
d[24] (out)                         0.33 r            0.60         0.27
d[23] (out)                         0.32 f            0.60         0.28

1
cell_name:  mul/U2860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.38 r            0.60         0.22
d[25] (out)                         0.36 r            0.60         0.24
d[24] (out)                         0.34 r            0.60         0.26
d[23] (out)                         0.33 f            0.60         0.27

1
cell_name:  mul/U3608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U17
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U1970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U71
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U77
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U98
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U1878/B1 (OAI21_X2)             0.07 r        infinity     infinity

1
cell_name:  mul/U331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.35 f            0.60         0.25
d[25] (out)                         0.35 f            0.60         0.25
d[30] (out)                         0.35 r            0.60         0.25
d[31] (out)                         0.35 f            0.60         0.25
d[29] (out)                         0.35 r            0.60         0.25
d[28] (out)                         0.35 r            0.60         0.25
d[26] (out)                         0.35 r            0.60         0.25
d[27] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.34 r            0.60         0.26
d[22] (out)                         0.32 r            0.60         0.28
d[21] (out)                         0.30 f            0.60         0.30
d[18] (out)                         0.30 f            0.60         0.30
d[20] (out)                         0.29 f            0.60         0.31
d[19] (out)                         0.25 f            0.60         0.35

1
cell_name:  mul/U440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.32 f            0.60         0.28
d[19] (out)                         0.28 f            0.60         0.32

1
cell_name:  mul/U558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U1346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U1367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U1390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U1550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U1953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U1985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U2000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 f            0.60         0.22
d[29] (out)                         0.37 r            0.60         0.23
d[28] (out)                         0.37 r            0.60         0.23
d[26] (out)                         0.37 f            0.60         0.23
d[27] (out)                         0.37 f            0.60         0.23
d[17] (out)                         0.36 r            0.60         0.24
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 r            0.60         0.26
d[21] (out)                         0.32 f            0.60         0.28
d[18] (out)                         0.32 r            0.60         0.28
d[20] (out)                         0.31 f            0.60         0.29
d[19] (out)                         0.27 f            0.60         0.33

1
cell_name:  mul/U2007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U2228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U2645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U2800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U3522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.33 f            0.60         0.27
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.30 f            0.60         0.30

1
cell_name:  mul/U3542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U4052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U35
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U70
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U47
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U3474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U93
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U26
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U31
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U86
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U30
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U43
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U25
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U58
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U87
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U44
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.34 r            0.60         0.26
d[19] (out)                         0.26 f            0.60         0.34

1
cell_name:  mul/U53
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.31 r            0.60         0.29

1
cell_name:  mul/U3849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 r            0.60         0.21
d[24] (out)                         0.39 r            0.60         0.21
d[23] (out)                         0.37 f            0.60         0.23
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U67
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.26 f            0.60         0.34

1
cell_name:  mul/U57
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U2560/B2 (AOI21_X1)             0.02 r        infinity     infinity

1
cell_name:  mul/U2587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U91
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.38 r            0.60         0.22
d[31] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[25] (out)                         0.38 r            0.60         0.22
d[24] (out)                         0.38 r            0.60         0.22
d[26] (out)                         0.38 r            0.60         0.22
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 f            0.60         0.24
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U3904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U55
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U56
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U14
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U20
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U36
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U37
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U41
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U78
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U79
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.38 f            0.60         0.22
d[20] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 f            0.60         0.24
d[21] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 f            0.60         0.22
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.26 f            0.60         0.34

1
cell_name:  mul/U697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25
d[19] (out)                         0.30 r            0.60         0.30

1
cell_name:  mul/U1209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U1211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U1263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U1286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U1475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U1756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U1761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U1768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.35 r            0.60         0.25
d[21] (out)                         0.33 f            0.60         0.27
d[20] (out)                         0.33 f            0.60         0.27

1
cell_name:  mul/U1803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.38 r            0.60         0.22
d[28] (out)                         0.38 r            0.60         0.22
d[24] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.38 f            0.60         0.22
d[31] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[26] (out)                         0.38 r            0.60         0.22
d[27] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24
d[22] (out)                         0.34 f            0.60         0.26
d[21] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.39 r            0.60         0.21
d[24] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 f            0.60         0.23
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U1851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.38 r            0.60         0.22
d[30] (out)                         0.38 r            0.60         0.22
d[25] (out)                         0.38 r            0.60         0.22
d[24] (out)                         0.38 r            0.60         0.22
d[26] (out)                         0.38 r            0.60         0.22
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 f            0.60         0.23
d[22] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U1868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U1870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U1877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U1908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.38 r            0.60         0.22
d[24] (out)                         0.37 r            0.60         0.23
d[23] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U1978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U1980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U1981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U1983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U1991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U1992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U2006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U2393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U2406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U2531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U2591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U2662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U2668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U4301/B1 (OAI21_X2)             0.06 r        infinity     infinity

1
cell_name:  mul/U2724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul/U4301/B1 (OAI21_X2)             0.05 r        infinity     infinity

1
cell_name:  mul/U2729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U2753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U2922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U2937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U2947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U2949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U2954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U2977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U2985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U3131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U3174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U3280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.39 f            0.60         0.21
d[26] (out)                         0.39 r            0.60         0.21
d[25] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25
d[20] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U3594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U3632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 r            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[26] (out)                         0.38 f            0.60         0.22
d[25] (out)                         0.36 f            0.60         0.24
d[24] (out)                         0.35 f            0.60         0.25
d[23] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U3749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.38 f            0.60         0.22
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U3804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U3830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U3851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U3855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U3884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U3887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U3901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U3909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U3956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17

1
cell_name:  mul/U3972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U3999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U4063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U4118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.40 r            0.60         0.20
d[24] (out)                         0.40 f            0.60         0.20
d[25] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.34 r            0.60         0.26

1
cell_name:  mul/U4141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U4170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U4179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U4195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.37 r            0.60         0.23
d[21] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.60         0.20
d[30] (out)                         0.39 r            0.60         0.21
d[29] (out)                         0.37 f            0.60         0.23

1
cell_name:  mul/U4204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U4205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.38 f            0.60         0.22

1
cell_name:  mul/U4215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U4219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U4223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U4225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 f            0.60         0.20
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U4229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 r            0.60         0.20
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 f            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U4232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.38 r            0.60         0.22

1
cell_name:  mul/U4233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U4241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.37 f            0.60         0.23
d[23] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U4271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.37 r            0.60         0.23

1
cell_name:  mul/U4278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U4280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U4281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U4283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U4284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 f            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.33 f            0.60         0.27
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.29 f            0.60         0.31

1
cell_name:  mul/U4287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[30] (out)                         0.39 r            0.60         0.21
d[31] (out)                         0.39 f            0.60         0.21
d[29] (out)                         0.39 r            0.60         0.21
d[28] (out)                         0.39 r            0.60         0.21
d[26] (out)                         0.39 f            0.60         0.21
d[27] (out)                         0.38 f            0.60         0.22
d[23] (out)                         0.38 r            0.60         0.22
d[22] (out)                         0.36 r            0.60         0.24
d[21] (out)                         0.34 f            0.60         0.26
d[20] (out)                         0.33 f            0.60         0.27
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.29 f            0.60         0.31

1
cell_name:  mul/U4288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.32 r            0.60         0.28

1
cell_name:  mul/U4291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 r            0.60         0.21

1
cell_name:  mul/U4292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20

1
cell_name:  mul/U4295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U4298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U4302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U4307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U4308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U4310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18

1
cell_name:  mul/U3539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U2992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.39 f            0.60         0.21
d[24] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U2994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U2741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24

1
cell_name:  mul/U381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.39 f            0.60         0.21

1
cell_name:  mul/U550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.40 r            0.60         0.20

1
cell_name:  mul/U754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19

1
cell_name:  mul/U993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U1042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U1102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[31] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 r            0.60         0.21
d[22] (out)                         0.38 f            0.60         0.22
d[21] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.35 r            0.60         0.25

1
cell_name:  mul/U1255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.60         0.18
d[30] (out)                         0.41 r            0.60         0.19

1
cell_name:  mul/U1775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.60         0.17

1
cell_name:  mul/U1873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.60         0.20
d[28] (out)                         0.40 r            0.60         0.20
d[31] (out)                         0.40 r            0.60         0.20
d[30] (out)                         0.40 r            0.60         0.20
d[27] (out)                         0.40 f            0.60         0.20
d[26] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.39 f            0.60         0.21
d[25] (out)                         0.39 f            0.60         0.21
d[23] (out)                         0.37 r            0.60         0.23
d[22] (out)                         0.33 r            0.60         0.27

1
cell_name:  mul/U2118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U2361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 r            0.60         0.19
d[24] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 r            0.60         0.19
d[27] (out)                         0.41 f            0.60         0.19
d[23] (out)                         0.39 f            0.60         0.21
d[22] (out)                         0.37 f            0.60         0.23
d[21] (out)                         0.35 f            0.60         0.25

1
cell_name:  mul/U2364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.60         0.19
d[25] (out)                         0.41 f            0.60         0.19
d[30] (out)                         0.41 r            0.60         0.19
d[31] (out)                         0.41 f            0.60         0.19
d[29] (out)                         0.41 r            0.60         0.19
d[28] (out)                         0.41 r            0.60         0.19
d[26] (out)                         0.41 f            0.60         0.19
d[27] (out)                         0.40 f            0.60         0.20
d[23] (out)                         0.40 r            0.60         0.20
d[22] (out)                         0.38 r            0.60         0.22
d[21] (out)                         0.36 f            0.60         0.24
d[20] (out)                         0.35 f            0.60         0.25
d[18] (out)                         0.31 r            0.60         0.29
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  mul/U2525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.60         0.18

1
cell_name:  mul/U2547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.60         0.18
d[28] (out)                         0.42 r            0.60         0.18
d[31] (out)                         0.42 r            0.60         0.18
d[30] (out)                         0.42 r            0.60         0.18
d[27] (out)                         0.42 f            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.40 f            0.60         0.20
d[24] (out)                         0.36 r            0.60         0.24

1
cell_name:  mul/U2581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul/U2762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.60         0.17
d[28] (out)                         0.43 r            0.60         0.17
d[31] (out)                         0.43 f            0.60         0.17
d[30] (out)                         0.43 r            0.60         0.17
d[27] (out)                         0.42 f            0.60         0.18
d[25] (out)                         0.42 r            0.60         0.18
d[24] (out)                         0.42 r            0.60         0.18
d[26] (out)                         0.42 f            0.60         0.18
d[23] (out)                         0.40 f            0.60         0.20
d[22] (out)                         0.39 f            0.60         0.21
d[21] (out)                         0.36 f            0.60         0.24
d[17] (out)                         0.36 r            0.60         0.24
d[20] (out)                         0.36 r            0.60         0.24
d[16] (out)                         0.33 r            0.60         0.27
d[18] (out)                         0.32 r            0.60         0.28
d[19] (out)                         0.31 f            0.60         0.29

1
cell_name:  U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Mar 30 15:52:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
