Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon May  2 19:26:47 2022
| Host         : ionut-GF63-Thin-10SCXR running 64-bit Zorin OS 16
| Command      : report_timing_summary -max_paths 10 -file fsm_timing_summary_routed.rpt -pb fsm_timing_summary_routed.pb -rpx fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_ssd/state_reg[23]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.264        0.000                      0                  159        0.190        0.000                      0                  159        4.020        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.264        0.000                      0                  143        0.190        0.000                      0                  143        4.020        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.325        0.000                      0                   16        0.701        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 currentDice_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.899ns (42.461%)  route 2.573ns (57.539%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  currentDice_reg[5]/Q
                         net (fo=3, routed)           0.822     6.427    sel0[5]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  FSM_onehot_current_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.551    FSM_onehot_current_state[2]_i_20_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.101    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.329    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.557 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.210    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.523 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          1.098     9.622    currentDice[0]_i_1_n_0
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.886    currentDice_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 currentDice_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.899ns (42.461%)  route 2.573ns (57.539%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  currentDice_reg[5]/Q
                         net (fo=3, routed)           0.822     6.427    sel0[5]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  FSM_onehot_current_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.551    FSM_onehot_current_state[2]_i_20_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.101    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.329    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.557 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.210    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.523 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          1.098     9.622    currentDice[0]_i_1_n_0
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.886    currentDice_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 currentDice_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.899ns (42.461%)  route 2.573ns (57.539%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  currentDice_reg[5]/Q
                         net (fo=3, routed)           0.822     6.427    sel0[5]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  FSM_onehot_current_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.551    FSM_onehot_current_state[2]_i_20_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.101    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.329    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.557 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.210    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.523 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          1.098     9.622    currentDice[0]_i_1_n_0
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.886    currentDice_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 currentDice_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.899ns (42.461%)  route 2.573ns (57.539%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  currentDice_reg[5]/Q
                         net (fo=3, routed)           0.822     6.427    sel0[5]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  FSM_onehot_current_state[2]_i_20/O
                         net (fo=1, routed)           0.000     6.551    FSM_onehot_current_state[2]_i_20_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.101    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.215    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.329    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.557 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.210    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.523 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          1.098     9.622    currentDice[0]_i_1_n_0
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.886    currentDice_reg[3]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 currentDice_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.881ns (43.605%)  route 2.433ns (56.395%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  currentDice_reg[3]/Q
                         net (fo=4, routed)           0.821     6.428    sel0[3]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  FSM_onehot_current_state[2]_i_21/O
                         net (fo=1, routed)           0.000     6.552    FSM_onehot_current_state[2]_i_21_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.084    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.198    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.540 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.193    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.506 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          0.958     9.464    currentDice[0]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[4]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.885    currentDice_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 currentDice_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.881ns (43.605%)  route 2.433ns (56.395%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  currentDice_reg[3]/Q
                         net (fo=4, routed)           0.821     6.428    sel0[3]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  FSM_onehot_current_state[2]_i_21/O
                         net (fo=1, routed)           0.000     6.552    FSM_onehot_current_state[2]_i_21_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.084    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.198    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.540 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.193    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.506 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          0.958     9.464    currentDice[0]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[5]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.885    currentDice_reg[5]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 currentDice_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.881ns (43.605%)  route 2.433ns (56.395%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  currentDice_reg[3]/Q
                         net (fo=4, routed)           0.821     6.428    sel0[3]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  FSM_onehot_current_state[2]_i_21/O
                         net (fo=1, routed)           0.000     6.552    FSM_onehot_current_state[2]_i_21_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.084    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.198    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.540 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.193    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.506 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          0.958     9.464    currentDice[0]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[6]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.885    currentDice_reg[6]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 currentDice_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentDice_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.881ns (43.605%)  route 2.433ns (56.395%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  currentDice_reg[3]/Q
                         net (fo=4, routed)           0.821     6.428    sel0[3]
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.552 r  FSM_onehot_current_state[2]_i_21/O
                         net (fo=1, routed)           0.000     6.552    FSM_onehot_current_state[2]_i_21_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.084 r  FSM_onehot_current_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.084    FSM_onehot_current_state_reg[2]_i_12_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  FSM_onehot_current_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.198    FSM_onehot_current_state_reg[2]_i_7_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  FSM_onehot_current_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.312    FSM_onehot_current_state_reg[2]_i_3_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.540 r  FSM_onehot_current_state_reg[2]_i_2/CO[2]
                         net (fo=7, routed)           0.653     8.193    FSM_onehot_current_state_reg[2]_i_2_n_1
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.313     8.506 r  currentDice[0]_i_1/O
                         net (fo=32, routed)          0.958     9.464    currentDice[0]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  currentDice_reg[7]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.885    currentDice_reg[7]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 u_ssd/state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd/state_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 2.168ns (48.494%)  route 2.303ns (51.506%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.626     5.147    u_ssd/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  u_ssd/state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  u_ssd/state_reg[10]/Q
                         net (fo=2, routed)           0.836     6.439    u_ssd/state_reg_n_0_[10]
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  u_ssd/state[0]_i_7/O
                         net (fo=1, routed)           0.827     7.390    u_ssd/state[0]_i_7_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.514 r  u_ssd/state[0]_i_2/O
                         net (fo=25, routed)          0.640     8.154    u_ssd/state[0]_i_2_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  u_ssd/state[0]_i_5/O
                         net (fo=1, routed)           0.000     8.278    u_ssd/state[0]_i_5_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.828 r  u_ssd/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    u_ssd/state_reg[0]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.942 r  u_ssd/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.942    u_ssd/state_reg[4]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.056 r  u_ssd/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.056    u_ssd/state_reg[8]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.170 r  u_ssd/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.170    u_ssd/state_reg[12]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  u_ssd/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    u_ssd/state_reg[16]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.618 r  u_ssd/state_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.618    u_ssd/state_reg[20]_i_1_n_6
    SLICE_X63Y22         FDCE                                         r  u_ssd/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.505    14.846    u_ssd/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  u_ssd/state_reg[21]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.062    15.147    u_ssd/state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u_ssd/state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ssd/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 2.147ns (48.250%)  route 2.303ns (51.749%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.626     5.147    u_ssd/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  u_ssd/state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  u_ssd/state_reg[10]/Q
                         net (fo=2, routed)           0.836     6.439    u_ssd/state_reg_n_0_[10]
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.563 r  u_ssd/state[0]_i_7/O
                         net (fo=1, routed)           0.827     7.390    u_ssd/state[0]_i_7_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.514 r  u_ssd/state[0]_i_2/O
                         net (fo=25, routed)          0.640     8.154    u_ssd/state[0]_i_2_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.278 r  u_ssd/state[0]_i_5/O
                         net (fo=1, routed)           0.000     8.278    u_ssd/state[0]_i_5_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.828 r  u_ssd/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    u_ssd/state_reg[0]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.942 r  u_ssd/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.942    u_ssd/state_reg[4]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.056 r  u_ssd/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.056    u_ssd/state_reg[8]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.170 r  u_ssd/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.170    u_ssd/state_reg[12]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  u_ssd/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    u_ssd/state_reg[16]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.597 r  u_ssd/state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.597    u_ssd/state_reg[20]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  u_ssd/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.505    14.846    u_ssd/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  u_ssd/state_reg[23]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.062    15.147    u_ssd/state_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 shiftreg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.128     1.569 r  shiftreg_reg[0]/Q
                         net (fo=1, routed)           0.054     1.624    shiftreg_reg_n_0_[0]
    SLICE_X57Y21         LUT2 (Prop_lut2_I0_O)        0.099     1.723 r  shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.723    shiftreg[15]_i_1_n_0
    SLICE_X57Y21         FDPE                                         r  shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  shiftreg_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDPE (Hold_fdpe_C_D)         0.091     1.532    shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 shiftreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  shiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.117     1.713    shiftreg_reg_n_0_[4]
    SLICE_X63Y21         FDPE                                         r  shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDPE                                         r  shiftreg_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y21         FDPE (Hold_fdpe_C_D)         0.024     1.506    shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 shiftreg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.346%)  route 0.177ns (55.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDPE                                         r  shiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.177     1.782    shiftreg_reg_n_0_[6]
    SLICE_X63Y22         FDCE                                         r  shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  shiftreg_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.071     1.573    shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 shiftreg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[8]_srl2__shiftreg_reg_p_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.174     1.766    shiftreg_reg_n_0_[10]
    SLICE_X60Y24         SRL16E                                       r  shiftreg_reg[8]_srl2__shiftreg_reg_p_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         SRL16E                                       r  shiftreg_reg[8]_srl2__shiftreg_reg_p_0/CLK
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.540    shiftreg_reg[8]_srl2__shiftreg_reg_p_0
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 shiftreg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rnd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDPE                                         r  shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDPE (Prop_fdpe_C_Q)         0.128     1.596 r  shiftreg_reg[3]/Q
                         net (fo=2, routed)           0.135     1.731    p_0_in[2]
    SLICE_X63Y21         FDCE                                         r  rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  rnd_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.022     1.490    rnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 shiftreg_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  shiftreg_reg[15]/Q
                         net (fo=1, routed)           0.170     1.752    shiftreg_reg_n_0_[15]
    SLICE_X57Y21         FDCE                                         r  shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  shiftreg_reg[14]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDCE (Hold_fdce_C_D)         0.070     1.511    shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 shiftreg_reg_p/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg_p_0/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDPE                                         r  shiftreg_reg_p/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  shiftreg_reg_p/Q
                         net (fo=1, routed)           0.176     1.782    shiftreg_reg_p_n_0
    SLICE_X61Y24         FDPE                                         r  shiftreg_reg_p_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y24         FDPE                                         r  shiftreg_reg_p_0/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDPE (Hold_fdpe_C_D)         0.070     1.534    shiftreg_reg_p_0
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shiftreg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.337%)  route 0.170ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y21         FDPE                                         r  shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  shiftreg_reg[2]/Q
                         net (fo=2, routed)           0.170     1.778    p_0_in[1]
    SLICE_X59Y21         FDCE                                         r  shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  shiftreg_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.060     1.527    shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shiftreg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  shiftreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  shiftreg_reg[14]/Q
                         net (fo=1, routed)           0.176     1.759    shiftreg_reg_n_0_[14]
    SLICE_X57Y21         FDPE                                         r  shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  shiftreg_reg[13]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDPE (Hold_fdpe_C_D)         0.066     1.507    shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 shiftreg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.513%)  route 0.180ns (58.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDPE                                         r  shiftreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDPE (Prop_fdpe_C_Q)         0.128     1.596 r  shiftreg_reg[11]/Q
                         net (fo=1, routed)           0.180     1.776    shiftreg_reg_n_0_[11]
    SLICE_X61Y24         FDCE                                         r  shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  shiftreg_reg[10]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.022     1.519    shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X59Y22   FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y22   FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y22   FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y16   currentDice_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y18   currentDice_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y18   currentDice_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y19   currentDice_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y19   currentDice_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y19   currentDice_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y24   shiftreg_reg[8]_srl2__shiftreg_reg_p_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y24   shiftreg_reg[8]_srl2__shiftreg_reg_p_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y19   currentDice_reg[12]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y19   currentDice_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y19   currentDice_reg[14]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y19   currentDice_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y20   currentDice_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y20   currentDice_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y20   currentDice_reg[18]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y20   currentDice_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y24   shiftreg_reg[8]_srl2__shiftreg_reg_p_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y24   shiftreg_reg[8]_srl2__shiftreg_reg_p_0/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X59Y22   FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X59Y22   FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X60Y22   FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y16   currentDice_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y16   currentDice_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y22   currentDice_reg[24]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y22   currentDice_reg[25]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X58Y22   currentDice_reg[26]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.810     8.481    diceValues[3][3]_i_6_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.809 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.632     9.442    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.767    diceValues_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.810     8.481    diceValues[3][3]_i_6_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.809 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.632     9.442    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.767    diceValues_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.810     8.481    diceValues[3][3]_i_6_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.809 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.632     9.442    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][2]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.767    diceValues_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.058ns (24.597%)  route 3.243ns (75.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.810     8.481    diceValues[3][3]_i_6_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.809 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.632     9.442    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][3]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.767    diceValues_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.058ns (27.475%)  route 2.793ns (72.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.605     8.276    diceValues[3][3]_i_6_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.604 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.387     8.991    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    diceValues_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.058ns (27.475%)  route 2.793ns (72.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.605     8.276    diceValues[3][3]_i_6_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.604 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.387     8.991    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    diceValues_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.058ns (27.475%)  route 2.793ns (72.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.605     8.276    diceValues[3][3]_i_6_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.604 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.387     8.991    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][2]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    diceValues_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 currentDice_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.058ns (27.475%)  route 2.793ns (72.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  currentDice_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  currentDice_reg[28]/Q
                         net (fo=3, routed)           0.835     6.431    sel0[28]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.555 r  diceValues[3][3]_i_12/O
                         net (fo=2, routed)           0.966     7.521    diceValues[3][3]_i_12_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.671 r  diceValues[3][3]_i_6/O
                         net (fo=4, routed)           0.605     8.276    diceValues[3][3]_i_6_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.328     8.604 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.387     8.991    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][3]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    diceValues_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 currentDice_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.058ns (27.894%)  route 2.735ns (72.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  currentDice_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  currentDice_reg[21]/Q
                         net (fo=3, routed)           0.846     6.446    sel0[21]
    SLICE_X60Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.570 r  diceValues[3][3]_i_10/O
                         net (fo=2, routed)           0.653     7.223    diceValues[3][3]_i_10_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.150     7.373 r  diceValues[3][3]_i_7/O
                         net (fo=4, routed)           0.684     8.057    diceValues[3][3]_i_7_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.328     8.385 f  diceValues[1][3]_i_2/O
                         net (fo=4, routed)           0.552     8.937    diceValues[1][3]_i_2_n_0
    SLICE_X61Y22         FDCE                                         f  diceValues_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  diceValues_reg[1][0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    diceValues_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 currentDice_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.058ns (27.894%)  route 2.735ns (72.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  currentDice_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  currentDice_reg[21]/Q
                         net (fo=3, routed)           0.846     6.446    sel0[21]
    SLICE_X60Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.570 r  diceValues[3][3]_i_10/O
                         net (fo=2, routed)           0.653     7.223    diceValues[3][3]_i_10_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.150     7.373 r  diceValues[3][3]_i_7/O
                         net (fo=4, routed)           0.684     8.057    diceValues[3][3]_i_7_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.328     8.385 f  diceValues[1][3]_i_2/O
                         net (fo=4, routed)           0.552     8.937    diceValues[1][3]_i_2_n_0
    SLICE_X61Y22         FDCE                                         f  diceValues_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  diceValues_reg[1][1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    diceValues_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 currentDice_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.095%)  route 0.432ns (69.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  currentDice_reg[1]/Q
                         net (fo=9, routed)           0.313     1.926    sel0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.971 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.119     2.090    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    diceValues_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 currentDice_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.095%)  route 0.432ns (69.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  currentDice_reg[1]/Q
                         net (fo=9, routed)           0.313     1.926    sel0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.971 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.119     2.090    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    diceValues_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 currentDice_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.095%)  route 0.432ns (69.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  currentDice_reg[1]/Q
                         net (fo=9, routed)           0.313     1.926    sel0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.971 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.119     2.090    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    diceValues_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 currentDice_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[3][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.095%)  route 0.432ns (69.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  currentDice_reg[1]/Q
                         net (fo=9, routed)           0.313     1.926    sel0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.971 f  diceValues[3][3]_i_3/O
                         net (fo=4, routed)           0.119     2.090    diceValues[3][3]_i_3_n_0
    SLICE_X61Y21         FDCE                                         f  diceValues_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  diceValues_reg[3][3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    diceValues_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 currentDice_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.630%)  route 0.569ns (75.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  currentDice_reg[0]/Q
                         net (fo=9, routed)           0.337     1.950    sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.995 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.232     2.227    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    diceValues_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 currentDice_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.630%)  route 0.569ns (75.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  currentDice_reg[0]/Q
                         net (fo=9, routed)           0.337     1.950    sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.995 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.232     2.227    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    diceValues_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 currentDice_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.630%)  route 0.569ns (75.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  currentDice_reg[0]/Q
                         net (fo=9, routed)           0.337     1.950    sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.995 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.232     2.227    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    diceValues_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 currentDice_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.630%)  route 0.569ns (75.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  currentDice_reg[0]/Q
                         net (fo=9, routed)           0.337     1.950    sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.995 f  diceValues[0][3]_i_2/O
                         net (fo=4, routed)           0.232     2.227    diceValues[0][3]_i_2_n_0
    SLICE_X60Y21         FDCE                                         f  diceValues_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  diceValues_reg[0][3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    diceValues_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 currentDice_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[2][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.472%)  route 0.574ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  currentDice_reg[1]/Q
                         net (fo=9, routed)           0.396     2.009    sel0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.054 f  diceValues[2][3]_i_2/O
                         net (fo=4, routed)           0.178     2.232    diceValues[2][3]_i_2_n_0
    SLICE_X62Y20         FDCE                                         f  diceValues_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  diceValues_reg[2][0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    diceValues_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 currentDice_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diceValues_reg[2][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.472%)  route 0.574ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  currentDice_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  currentDice_reg[1]/Q
                         net (fo=9, routed)           0.396     2.009    sel0[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.054 f  diceValues[2][3]_i_2/O
                         net (fo=4, routed)           0.178     2.232    diceValues[2][3]_i_2_n_0
    SLICE_X62Y20         FDCE                                         f  diceValues_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  diceValues_reg[2][1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    diceValues_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.820    





