<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dovah_JKflipflop.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="JK.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="JK.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="JK.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="JK.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="JK.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="JK.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="JK.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="JK_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="JK_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="JK_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NANDgate.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NANDgate.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NANDgate.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NANDgate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NANDgate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbw_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbw_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tbw_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbw_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1679340170" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1679340170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679340287" xil_pn:in_ck="-8263416704719208076" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1679340287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JK.vhd"/>
      <outfile xil_pn:name="NANDgate.vhd"/>
      <outfile xil_pn:name="tbw.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1679339340" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8054786348334689155" xil_pn:start_ts="1679339340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679339340" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1568260644946439237" xil_pn:start_ts="1679339340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338753" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-438994235742652237" xil_pn:start_ts="1679338753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679340287" xil_pn:in_ck="-8263416704719208076" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1679340287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JK.vhd"/>
      <outfile xil_pn:name="NANDgate.vhd"/>
      <outfile xil_pn:name="tbw.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1679340290" xil_pn:in_ck="-8263416704719208076" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2571385697540341352" xil_pn:start_ts="1679340287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbw_beh.prj"/>
      <outfile xil_pn:name="tbw_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1679340290" xil_pn:in_ck="6075127356885794029" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3783512601831966005" xil_pn:start_ts="1679340290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbw_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5235699814460452762" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-438994235742652237" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7472651697984539048" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679338316" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8811807610921091005" xil_pn:start_ts="1679338316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679339929" xil_pn:in_ck="-664165034036475113" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2775716625798093712" xil_pn:start_ts="1679339924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="JK.lso"/>
      <outfile xil_pn:name="JK.ngc"/>
      <outfile xil_pn:name="JK.ngr"/>
      <outfile xil_pn:name="JK.prj"/>
      <outfile xil_pn:name="JK.stx"/>
      <outfile xil_pn:name="JK.syr"/>
      <outfile xil_pn:name="JK.xst"/>
      <outfile xil_pn:name="JK_vhdl.prj"/>
      <outfile xil_pn:name="JK_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
