// Seed: 1337869970
module module_0;
  tri1 id_1;
  assign id_1.id_1 = id_1 >> -"";
  assign id_1 = id_1;
  tri id_2 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  assign id_2 = id_2;
  uwire id_3, id_4;
  assign id_3 = 1 ? id_2 : 1 * id_0;
  wor id_5, id_6, id_7;
  assign id_3 = 1 + 1;
  assign id_2 = id_7;
  module_0 modCall_1 ();
  wor id_8 = 1;
endmodule
module module_2 (
    output logic id_0,
    input tri1 id_1,
    input logic id_2,
    input wire id_3,
    output tri0 id_4,
    output supply0 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    output logic id_10,
    output logic id_11,
    output supply1 id_12
);
  logic [7:0][1] id_14;
  assign id_10 = (id_2);
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        if ((1) & "") id_10 <= id_2;
      end
    end
    id_11 <= 1;
    begin : LABEL_0
      id_0 <= 1'b0;
    end
  end
  nand primCall (id_0, id_1, id_14, id_15, id_2, id_3, id_6, id_9);
  assign {id_3, id_9, 1, 1, id_6} = id_9;
  always $display(id_6);
  id_15(
      1, id_4, id_5, id_12, id_9, id_4
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_16;
endmodule
