$date
	Sat Oct 22 19:10:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#510842
b101 &
b101 %
1$
b101 !
1"
#510843
0"
#510846
b10000 &
b10000 %
#510850
b1000 &
b1000 %
#510854
b100 &
b100 %
#510858
b10 &
b10 %
#510862
b1 &
1#
b1 %
#510866
b0 &
b0 %
0#
0$
#1506670
b1011 &
b1011 %
1$
b1011 !
1"
#1506671
0"
#1506674
b100010 &
b100010 %
#1506678
b10001 &
b10001 %
#1506682
b110100 &
b110100 %
#1506686
b11010 &
b11010 %
#1506690
b1101 &
b1101 %
#1506694
b101000 &
b101000 %
#1506698
b10100 &
b10100 %
#1506702
b1010 &
b1010 %
#1506706
b101 &
b101 %
#1506710
b10000 &
b10000 %
#1506714
b1000 &
b1000 %
#1506718
b100 &
b100 %
#1506722
b10 &
b10 %
#1506726
b1 &
1#
b1 %
#1506730
b0 &
b0 %
0#
0$
#2554510
b1011 &
b1011 %
1$
1"
#2554511
0"
#2554514
b100010 &
b100010 %
#2554518
b10001 &
b10001 %
#2554522
b110100 &
b110100 %
#2554526
b11010 &
b11010 %
#2554530
b1101 &
b1101 %
#2554534
b101000 &
b101000 %
#2554538
b10100 &
b10100 %
#2554542
b1010 &
b1010 %
#2554546
b101 &
b101 %
#2554550
b10000 &
b10000 %
#2554554
b1000 &
b1000 %
#2554558
b100 &
b100 %
#2554562
b10 &
b10 %
#2554566
b1 &
1#
b1 %
#2554570
b0 &
b0 %
0#
0$
#4500012
