 
****************************************
Report : area
Design : top
Version: O-2018.06
Date   : Wed Dec 20 10:18:11 2023
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/user2/vsd23/vsd2323/Desktop/2023_VSD_HW4_v1.4_new/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/user2/vsd23/vsd2323/Desktop/2023_VSD_HW4_v1.4_new/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/user2/vsd23/vsd2323/Desktop/2023_VSD_HW4_v1.4_new/sim/data_array/data_array_WC.db)

Number of ports:                        25041
Number of nets:                        111200
Number of cells:                        86694
Number of combinational cells:          64684
Number of sequential cells:             20905
Number of macros/black boxes:               6
Number of buf/inv:                      15634
Number of references:                      17

Combinational area:            1164981.690967
Buf/Inv area:                   178201.092519
Noncombinational area:         1149888.911942
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               8374077.282596
Total area:                 undefined
1
