// Seed: 872100349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  output wire id_2;
  inout reg id_1;
  always if (-1) id_3 <= 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5, id_6;
  logic id_7;
  if (1) begin : LABEL_0
    always_comb
      if (~1 == 1) id_1 = 1'd0;
      else id_3 = id_1;
  end
endmodule
