<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="49621ff6bceb49109a54b71477acfd4c"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="SimulatorLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/a2_axi_btn_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/kes_lab2_8bit_axi_1.0"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/A2.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/A2.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_processing_system7_0_0.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_rst_processing_system7_0_100M_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_rst_processing_system7_0_100M_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_rst_processing_system7_0_100M_0_board.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_rst_processing_system7_0_100M_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_rst_processing_system7_0_100M_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_rst_processing_system7_0_100M_0.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/hdl/verilog/processing_system7_v5_5_w_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/hdl/verilog/processing_system7_v5_5_b_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_processing_system7_0_0.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/verilog/processing_system7_v5_5_processing_system7.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/hdl/verilog/processing_system7_v5_5_trace_buffer.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_apis.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/hdl/verilog/processing_system7_v5_5_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_reg_init.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_reg_params.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_local_params.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_v5_5/hdl/verilog/processing_system7_v5_5_aw_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.html"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init_gpl.h"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init_gpl.c"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.h"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.c"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/verilog/design_1_processing_system7_0_0.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_auto_pc_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_a2_axi_btn_0_1.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_a2_axi_btn_0_1/design_1_a2_axi_btn_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_auto_pc_0/design_1_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_a2_axi_btn_0_1.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_a2_axi_btn_0_1.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/a2_axi_btn_v1_0/hdl/a2_axi_btn_v1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/a2_axi_btn_v1_0/hdl/a2_axi_btn_v1_0_S00_AXI.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_auto_pc_0.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_auto_pc_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_auto_pc_0.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_0_header.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/zedboard_master_XDC_RevC_D_v3.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/zedboard_master_XDC_RevC_D_v3.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
