# Tiny Tapeout project information
project:
  title:        "OR-AND Selector"      # Project title
  author:       "Bree Choi"             # Your name (Removed extra space)
  discord:      ""                      # Optional Discord username
  description:  "A logic circuit that switches between OR and AND based on the MSB."  
  language:     "Verilog"               # HDL used (Verilog)
  clock_hz:     0                       # No clock required (set to 0)

  # Tile size selection (Choose appropriate size)
  tiles: "1x1"                          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2, 8x2

  # Top module name - must start with "tt_um_" and use only underscores
  top_module:  "tt_um_or_and_selector"  # Fixed name (No dashes)

  # List of source files in ./src directory
  source_files:
    - "project.v"

# Pinout configuration (Define input, output, bidirectional signals)
pinout:
  # Inputs (Define expected input signals)
  ui[0]: "A[0]"
  ui[1]: "A[1]"
  ui[2]: "A[2]"
  ui[3]: "A[3]"
  ui[4]: "A[4]"
  ui[5]: "A[5]"
  ui[6]: "A[6]"
  ui[7]: "A[7] (MSB, Control bit)"  # Important for AND/OR selection

  # Outputs (Define expected output signals)
  uo[0]: "C[0]"
  uo[1]: "C[1]"
  uo[2]: "C[2]"
  uo[3]: "C[3]"
  uo[4]: "C[4]"
  uo[5]: "C[5]"
  uo[6]: "C[6]"
  uo[7]: "C[7]"

  # Bidirectional pins (Define how they are used)
  uio[0]: "B[0]"
  uio[1]: "B[1]"
  uio[2]: "B[2]"
  uio[3]: "B[3]"
  uio[4]: "B[4]"
  uio[5]: "B[5]"
  uio[6]: "B[6]"
  uio[7]: "B[7]"

# Do not change this line!
yaml_version: 6
