
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.075256                       # Number of seconds simulated
sim_ticks                                 75256119000                       # Number of ticks simulated
final_tick                                75256119000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220597                       # Simulator instruction rate (inst/s)
host_op_rate                                   228214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65157257                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678396                       # Number of bytes of host memory used
host_seconds                                  1154.99                       # Real time elapsed on the host
sim_insts                                   254788170                       # Number of instructions simulated
sim_ops                                     263585034                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            16896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           187648                       # Number of bytes read from this memory
system.physmem.bytes_read::total               244416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        16896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39424                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               352                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               271                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               264                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              2932                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3819                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              299351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              230466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              224513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2493458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3247789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         299351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         224513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             523864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             299351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             230466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             224513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2493458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3247789                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               37617127                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         37616280                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              567                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            37615567                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               37615186                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998987                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    267                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  44                       # Number of system calls
system.cpu0.numCycles                        75256120                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     188086359                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   37617127                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          37615453                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     75238758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1475                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1882                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  250                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          75247798                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499615                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.500991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12246      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     571      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                37614954     49.99%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37620027     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            75247798                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499855                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499283                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7932                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4951                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 75233487                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  883                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   545                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 343                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  198                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             188088130                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  459                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   545                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8604                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    645                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1589                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 75233589                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2826                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             188087126                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          188088793                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            865205319                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       188092250                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            188081020                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7773                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1206                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            75230074                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           37617517                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         37613394                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        37613369                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 188085249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                188082879                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              508                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        13908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     75247798                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.707856                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              13128      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            9406472     12.50%     12.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18808187     24.99%     37.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47020011     62.49%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       75247798                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             75236095     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            75229556     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           37617219     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             188082879                       # Type of FU issued
system.cpu0.iq.rate                          2.499237                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         451414032                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        188090806                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    188082079                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             188082863                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        37613691                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1568                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          590                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   545                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    506                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  137                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          188085335                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              244                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             75230074                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            37617517                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                41                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           102                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 397                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            188082372                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             75229445                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              507                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                   112846479                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                37615564                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             797                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       37614467                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          291                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          506                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     37614235                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          232                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  37617034                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.499230                       # Inst execution rate
system.cpu0.iew.wb_sent                     188082162                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    188082095                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                112847249                       # num instructions producing a value
system.cpu0.iew.wb_consumers                112857132                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.499227                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999912                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5363                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              375                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     75246850                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581354                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        14055      0.02%      0.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     37615960     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1248      0.00%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9405196     12.50%     62.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18806688     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9403378     12.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           69      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          177      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           79      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     75246850                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           188076667                       # Number of instructions committed
system.cpu0.commit.committedOps             188079971                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     112845433                       # Number of memory references committed
system.cpu0.commit.loads                     75228506                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  37615155                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                150465182                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 142                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        75234529     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       75228506     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      37616927     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        188079971                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   79                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   263331974                       # The number of ROB reads
system.cpu0.rob.rob_writes                  376171620                       # The number of ROB writes
system.cpu0.timesIdled                            250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  188076667                       # Number of Instructions Simulated
system.cpu0.committedOps                    188079971                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400135                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400135                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.499154                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.499154                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               188084705                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75235159                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      176                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                789934551                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               112848147                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              112852526                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          125.374571                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           75229734                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              169                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         445146.355030                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   125.374571                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.244872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.244872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.279297                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        150465321                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       150465321                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     37615396                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37615396                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     37614500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      37614500                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     75229896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        75229896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     75229896                       # number of overall hits
system.cpu0.dcache.overall_hits::total       75229896                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          202                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2358                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2560                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2560                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2560                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2560                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9220990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9220990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118038000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118038000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    127258990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    127258990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    127258990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    127258990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     37615598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37615598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     37616858                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     37616858                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     75232456                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     75232456                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     75232456                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     75232456                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000063                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000063                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000034                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000034                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45648.465347                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45648.465347                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50058.524173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50058.524173                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49710.542969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49710.542969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49710.542969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49710.542969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           69                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2179                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2248                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2248                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          133                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          312                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6032006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6032006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9746500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9746500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15778506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15778506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15778506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15778506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45353.428571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45353.428571                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54449.720670                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54449.720670                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               64                       # number of replacements
system.cpu0.icache.tags.tagsinuse          286.958511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1441                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              380                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.792105                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   286.958511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.560466                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.560466                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4144                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4144                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1441                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1441                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1441                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1441                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1441                       # number of overall hits
system.cpu0.icache.overall_hits::total           1441                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          441                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          441                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           441                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          441                       # number of overall misses
system.cpu0.icache.overall_misses::total          441                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23176498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23176498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23176498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23176498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23176498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23176498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1882                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1882                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1882                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1882                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.234325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.234325                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.234325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.234325                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.234325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.234325                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52554.417234                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52554.417234                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52554.417234                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52554.417234                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52554.417234                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52554.417234                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          380                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          380                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19953502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19953502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19953502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19953502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19953502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19953502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.201913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.201913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.201913                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.201913                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.201913                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.201913                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52509.215789                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52509.215789                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               25496132                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         17917275                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1849906                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            12913898                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               11579365                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.665917                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2968806                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            962111                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        75228715                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          17026022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     127024872                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   25496132                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          14548171                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56347136                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                3700411                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          224                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 16161860                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               521841                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          75223605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.875936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.328110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                22226911     29.55%     29.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 4906983      6.52%     36.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8061422     10.72%     46.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                40028289     53.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            75223605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.338915                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.688516                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                14821359                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             16286391                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 39996106                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              2273771                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1845968                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             2478748                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 4250                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             116152294                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                12555                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1845968                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                17147233                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                4414720                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      10653163                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 39568991                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1593520                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             111538660                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                571706                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   203                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          139897431                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            505408939                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       120863443                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             92659550                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                47237881                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            694833                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        566804                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4205265                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            19019793                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7706808                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1080735                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          475310                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 103232804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1118524                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83737304                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1196841                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       28846265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined    106001118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          6198                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     75223605                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.113179                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.075835                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           30374293     40.38%     40.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15344667     20.40%     60.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20121298     26.75%     87.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            9383347     12.47%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       75223605                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                9787365     49.70%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6211221     31.54%     81.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              3694521     18.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             60611562     72.38%     72.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              132011      0.16%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            15994999     19.10%     91.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6998732      8.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83737304                       # Type of FU issued
system.cpu1.iq.rate                          1.113103                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   19693107                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.235177                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         263588161                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        133197874                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     81649754                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             103430411                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           34756                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      5632929                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          282                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1031384                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       108008                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1845968                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                3425833                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               872911                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          104351344                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           430793                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             19019793                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             7706808                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            562280                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                280688                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           282                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect       1646142                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       308259                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1954401                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82931479                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             15675769                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           805825                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           16                       # number of nop insts executed
system.cpu1.iew.exec_refs                    22569134                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                15460516                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         7025419                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        5016026                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      2540870                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      4484549                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2428291                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      2587735                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   6893365                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.102391                       # Inst execution rate
system.cpu1.iew.wb_sent                      82463177                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     81649754                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 48035563                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 90063989                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.085354                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.533349                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       28846280                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1112326                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1845669                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     70660100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.068567                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.554317                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     34756871     49.19%     49.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     19344332     27.38%     76.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6347287      8.98%     85.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4647096      6.58%     92.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1698746      2.40%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1901558      2.69%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       889080      1.26%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       713425      1.01%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       361705      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     70660100                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            66711503                       # Number of instructions committed
system.cpu1.commit.committedOps              75505063                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      20062288                       # Number of memory references committed
system.cpu1.commit.loads                     13386864                       # Number of loads committed
system.cpu1.commit.membars                     556180                       # Number of memory barriers committed
system.cpu1.commit.branches                  14770359                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 64823306                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             1626816                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55310766     73.25%     73.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         132009      0.17%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13386864     17.73%     91.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6675424      8.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         75505063                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               361705                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   174649322                       # The number of ROB reads
system.cpu1.rob.rob_writes                  213282343                       # The number of ROB writes
system.cpu1.timesIdled                            193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           5110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25444                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   66711503                       # Number of Instructions Simulated
system.cpu1.committedOps                     75505063                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.127672                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.127672                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.886782                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.886782                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                83602475                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50313731                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                294479436                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                48547059                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               28286851                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               1112228                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           413528                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.935075                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14201595                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           414036                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            34.300387                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       1209165000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   509.935075                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.995967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43132106                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43132106                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     13632045                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13632045                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6105923                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6105923                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       558639                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       558639                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       556110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       556110                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     19737968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19737968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     19737968                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19737968                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       502986                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       502986                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3257                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3257                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           70                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       506243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        506243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       506243                       # number of overall misses
system.cpu1.dcache.overall_misses::total       506243                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   7471243000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7471243000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    175302500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    175302500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1065000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1065000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        22500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        22500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   7646545500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7646545500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   7646545500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7646545500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     14135031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14135031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6109180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6109180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       558709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       558709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       556113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       556113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     20244211                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20244211                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     20244211                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20244211                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.035584                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035584                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000533                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.000125                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000125                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.000005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000005                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.025007                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025007                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025007                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025007                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14853.779230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14853.779230                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53823.303654                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53823.303654                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15104.496260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15104.496260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15104.496260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15104.496260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       412708                       # number of writebacks
system.cpu1.dcache.writebacks::total           412708                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        91803                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91803                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          330                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          330                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            5                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        92133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        92133                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92133                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       411183                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       411183                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2927                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       414110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       414110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       414110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       414110                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   5145187000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5145187000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    153739500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    153739500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5298926500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5298926500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5298926500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5298926500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.029090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000479                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000479                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.000116                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.020456                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020456                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.020456                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020456                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12513.131623                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12513.131623                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 52524.598565                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52524.598565                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12738.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12738.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12795.939485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12795.939485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12795.939485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12795.939485                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              134                       # number of replacements
system.cpu1.icache.tags.tagsinuse          349.182858                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16161294                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              492                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         32848.158537                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   349.182858                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.681998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.681998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32324212                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32324212                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     16161294                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16161294                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     16161294                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16161294                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     16161294                       # number of overall hits
system.cpu1.icache.overall_hits::total       16161294                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          566                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          566                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          566                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           566                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          566                       # number of overall misses
system.cpu1.icache.overall_misses::total          566                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     20745000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20745000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     20745000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20745000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     20745000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20745000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     16161860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16161860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     16161860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16161860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     16161860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16161860                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 36651.943463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36651.943463                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 36651.943463                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36651.943463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 36651.943463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36651.943463                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     5.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           74                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           74                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          492                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          492                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          492                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     17404000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17404000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     17404000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17404000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     17404000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17404000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 35373.983740                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35373.983740                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 35373.983740                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35373.983740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 35373.983740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35373.983740                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3593.795547                       # Cycle average of tags in use
system.l2.tags.total_refs                      821028                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    217.433263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2784.844622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.948591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        81.990092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       257.875455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       147.136787                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.042493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.054837                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3730                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057617                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    834526                       # Number of tag accesses
system.l2.tags.data_accesses                   834526                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 228                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              410946                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  411228                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           412717                       # number of Writeback hits
system.l2.Writeback_hits::total                412717                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  228                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               410954                       # number of demand (read+write) hits
system.l2.demand_hits::total                   411236                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu0.data                  28                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 228                       # number of overall hits
system.l2.overall_hits::cpu1.data              410954                       # number of overall hits
system.l2.overall_hits::total                  411236                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               264                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               150                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   869                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu0.data             176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            2782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2958                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                277                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               2932                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3827                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               354                       # number of overall misses
system.l2.overall_misses::cpu0.data               277                       # number of overall misses
system.l2.overall_misses::cpu1.inst               264                       # number of overall misses
system.l2.overall_misses::cpu1.data              2932                       # number of overall misses
system.l2.overall_misses::total                  3827                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18913500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5460500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     14018500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7979000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46371500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data    147449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     156821500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     14018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    155428000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        203193000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18913500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14833000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     14018500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    155428000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       203193000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          411096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              412097                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       412717                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            412717                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2966                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              380                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              492                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           413886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415063                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             380                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             492                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          413886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415063                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.931579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.782946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.536585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002109                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.997133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997303                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.931579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.908197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.536585                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.007084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009220                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.931579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.908197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.536585                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.007084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009220                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53427.966102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54064.356436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 53100.378788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53193.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53361.910242                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53252.840909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53001.078361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53016.058147                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53548.736462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 53100.378788                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53010.914052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53094.591063                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53548.736462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 53100.378788                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53010.914052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53094.591063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  8                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              861                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         2782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2958                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          2932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3819                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         2932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3819                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14440500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4013000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst     10729000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      6109500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     35292000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data    112675500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    119855000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14440500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     10729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    118785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155147000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14440500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     10729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    118785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155147000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.926316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.736434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.536585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000365                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002089                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.997133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997303                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.926316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.888525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.536585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.007084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.926316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.888525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.536585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.007084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41024.147727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42242.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40640.151515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        40730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40989.547038                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40792.613636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40501.617541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40518.931711                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41024.147727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41300.738007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40640.151515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40513.301501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40625.032731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41024.147727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41300.738007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40640.151515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40513.301501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40625.032731                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 861                       # Transaction distribution
system.membus.trans_dist::ReadResp                861                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              136                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2959                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         7779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       244416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              141                       # Total snoops (count)
system.membus.snoop_fanout::samples              4082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4082                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5888204                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20932000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             412253                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            412253                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           412717                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             138                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2968                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1240773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1243145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     52902016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               52977920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             298                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           828080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 828080    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             828080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          826757000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            570998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            468494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            738000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         621129000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
