<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/ports/common/ARMCMx/CMSIS/include/core_cm4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_925b5fd6875fa50d05e1fb5d79671f4d.html">ports</a></li><li class="navelem"><a class="el" href="dir_01c2f9f39c8168565973fc0caa2a6bed.html">common</a></li><li class="navelem"><a class="el" href="dir_7b9015251c0addbe938edf28e2a4f3bf.html">ARMCMx</a></li><li class="navelem"><a class="el" href="dir_36ee4fba2a986a7ae63ea7621237a5d8.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_af3e6647f4bbdb80ac10c5b17d0de599.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#if defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*  CMSIS CM4 definitions */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   </span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="core__cm4_8h_a90ffc8179476f80347379bfe29639edc.html#a90ffc8179476f80347379bfe29639edc">   57</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (0x01)                                   </span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="core__cm4_8h_afc7392964da961a44e916fcff7add532.html#afc7392964da961a44e916fcff7add532">   58</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">                                    __CM4_CMSIS_VERSION_SUB          )     </span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x04)                                   </span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="core__cmInstr_8h.html">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="core__cmFunc_8h.html">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="core__cm4__simd_8h.html">core_cm4_simd.h</a>&gt;</span>               <span class="comment">/* Compiler specific SIMD Intrinsics               */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="core__cm4_8h_a65104fb6a96df4ec7f7e72781b561060.html#a65104fb6a96df4ec7f7e72781b561060">  164</a></span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  #ifndef __CM4_REV</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">    #define __CM4_REV               0x0000</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    #warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">  205</a></span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">  207</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  - Core FPU Register</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t _reserved0:27;              </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga5b8f30dfda684b57664a14809844e592.html#ga5b8f30dfda684b57664a14809844e592">  243</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga5b8f30dfda684b57664a14809844e592.html#ga5b8f30dfda684b57664a14809844e592">_reserved0</a>:16;              </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga168a9004004e4a67c14aa035aaca5483.html#ga168a9004004e4a67c14aa035aaca5483">  244</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga168a9004004e4a67c14aa035aaca5483.html#ga168a9004004e4a67c14aa035aaca5483">GE</a>:4;                       </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga437850e8862d6bcd92d34058d0eb7a4a.html#ga437850e8862d6bcd92d34058d0eb7a4a">  245</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga437850e8862d6bcd92d34058d0eb7a4a.html#ga437850e8862d6bcd92d34058d0eb7a4a">_reserved1</a>:7;               </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaf4b39d3b73d4b2a67ea057bee055166e.html#gaf4b39d3b73d4b2a67ea057bee055166e">  247</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaf4b39d3b73d4b2a67ea057bee055166e.html#gaf4b39d3b73d4b2a67ea057bee055166e">Q</a>:1;                        </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab5597924516c7c09801d4d305da3b9b7.html#gab5597924516c7c09801d4d305da3b9b7">  248</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gab5597924516c7c09801d4d305da3b9b7.html#gab5597924516c7c09801d4d305da3b9b7">V</a>:1;                        </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga26dcfb29d486555d8d496130a89d98f3.html#ga26dcfb29d486555d8d496130a89d98f3">  249</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga26dcfb29d486555d8d496130a89d98f3.html#ga26dcfb29d486555d8d496130a89d98f3">C</a>:1;                        </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga6b9f87af9c2c3503f37dbe84800b82b0.html#ga6b9f87af9c2c3503f37dbe84800b82b0">  250</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga6b9f87af9c2c3503f37dbe84800b82b0.html#ga6b9f87af9c2c3503f37dbe84800b82b0">Z</a>:1;                        </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gae80cdf47a17bd4de35b99ec4540ec877.html#gae80cdf47a17bd4de35b99ec4540ec877">  251</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae80cdf47a17bd4de35b99ec4540ec877.html#gae80cdf47a17bd4de35b99ec4540ec877">N</a>:1;                        </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaab8c990febfefb8d8d2e2a37fa52ae25.html#gaab8c990febfefb8d8d2e2a37fa52ae25">  252</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  {</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga20cf01187f51877793f9e213dc4f43a1.html#ga20cf01187f51877793f9e213dc4f43a1">  263</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga20cf01187f51877793f9e213dc4f43a1.html#ga20cf01187f51877793f9e213dc4f43a1">ISR</a>:9;                      </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga17f96985127f4fb19f4a13b70f212d54.html#ga17f96985127f4fb19f4a13b70f212d54">  264</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga17f96985127f4fb19f4a13b70f212d54.html#ga17f96985127f4fb19f4a13b70f212d54">_reserved0</a>:23;              </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga39c986b2092091c8908131fae890ef8a.html#ga39c986b2092091c8908131fae890ef8a">  265</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  {</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaad35a8b6b3a1e3eecf4135fd1fd3d2d9.html#gaad35a8b6b3a1e3eecf4135fd1fd3d2d9">  276</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaad35a8b6b3a1e3eecf4135fd1fd3d2d9.html#gaad35a8b6b3a1e3eecf4135fd1fd3d2d9">ISR</a>:9;                      </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    uint32_t _reserved0:15;              </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab0fc2ff6b0c6def71df0481efb0e1d78.html#gab0fc2ff6b0c6def71df0481efb0e1d78">  280</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gab0fc2ff6b0c6def71df0481efb0e1d78.html#gab0fc2ff6b0c6def71df0481efb0e1d78">_reserved0</a>:7;               </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga1cffb74712755836eece9e75b63315e9.html#ga1cffb74712755836eece9e75b63315e9">  281</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga1cffb74712755836eece9e75b63315e9.html#ga1cffb74712755836eece9e75b63315e9">GE</a>:4;                       </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga8891b65322793c79476d02d6096e48bf.html#ga8891b65322793c79476d02d6096e48bf">  282</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga8891b65322793c79476d02d6096e48bf.html#ga8891b65322793c79476d02d6096e48bf">_reserved1</a>:4;               </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga95aa289676e4ce7bd9673b07c9c5c193.html#ga95aa289676e4ce7bd9673b07c9c5c193">  284</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga95aa289676e4ce7bd9673b07c9c5c193.html#ga95aa289676e4ce7bd9673b07c9c5c193">T</a>:1;                        </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga77e16a7e3c5464eed44b574ad19fd105.html#ga77e16a7e3c5464eed44b574ad19fd105">  285</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga77e16a7e3c5464eed44b574ad19fd105.html#ga77e16a7e3c5464eed44b574ad19fd105">IT</a>:2;                       </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga2843439a029fdb8e4650bcd800b9575e.html#ga2843439a029fdb8e4650bcd800b9575e">  286</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga2843439a029fdb8e4650bcd800b9575e.html#ga2843439a029fdb8e4650bcd800b9575e">Q</a>:1;                        </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga6cbb96d8a03c55f2c37b4d867fadb80f.html#ga6cbb96d8a03c55f2c37b4d867fadb80f">  287</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga6cbb96d8a03c55f2c37b4d867fadb80f.html#ga6cbb96d8a03c55f2c37b4d867fadb80f">V</a>:1;                        </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga207ba823a4245d4cef1fdfd3ddca8a6b.html#ga207ba823a4245d4cef1fdfd3ddca8a6b">  288</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga207ba823a4245d4cef1fdfd3ddca8a6b.html#ga207ba823a4245d4cef1fdfd3ddca8a6b">C</a>:1;                        </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga67e5d2034e83e9238c110cf2c38a4f33.html#ga67e5d2034e83e9238c110cf2c38a4f33">  289</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga67e5d2034e83e9238c110cf2c38a4f33.html#ga67e5d2034e83e9238c110cf2c38a4f33">Z</a>:1;                        </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga48691a1eba38276219a4be8d7ab50a11.html#ga48691a1eba38276219a4be8d7ab50a11">  290</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga48691a1eba38276219a4be8d7ab50a11.html#ga48691a1eba38276219a4be8d7ab50a11">N</a>:1;                        </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga5e393419e2ae34f4689ba434d58b1916.html#ga5e393419e2ae34f4689ba434d58b1916">  291</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  {</div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga47c500ca76b72bbbe9ae7207e678dde8.html#ga47c500ca76b72bbbe9ae7207e678dde8">  302</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga47c500ca76b72bbbe9ae7207e678dde8.html#ga47c500ca76b72bbbe9ae7207e678dde8">nPRIV</a>:1;                    </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga454c994e94055e4135b3871ddeccfac7.html#ga454c994e94055e4135b3871ddeccfac7">  303</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga454c994e94055e4135b3871ddeccfac7.html#ga454c994e94055e4135b3871ddeccfac7">SPSEL</a>:1;                    </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga6ebfe04ff1517a2ffc5d72e1958451a9.html#ga6ebfe04ff1517a2ffc5d72e1958451a9">  304</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga6ebfe04ff1517a2ffc5d72e1958451a9.html#ga6ebfe04ff1517a2ffc5d72e1958451a9">FPCA</a>:1;                     </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga01eb39d2a21b013034928802cb7db964.html#ga01eb39d2a21b013034928802cb7db964">  305</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga01eb39d2a21b013034928802cb7db964.html#ga01eb39d2a21b013034928802cb7db964">_reserved0</a>:29;              </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gab09a7e27de76a0198fe9e367e52e5890.html#gab09a7e27de76a0198fe9e367e52e5890">  306</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  uint32_t w;                            </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;{</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;       uint32_t RESERVED0[24];</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;       uint32_t RSERVED1[24];</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;       uint32_t RESERVED2[24];</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;       uint32_t RESERVED3[24];</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;       uint32_t RESERVED4[56];</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;       uint32_t RESERVED5[644];</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC_ga9eebe495e2e48d302211108837a2b3e8.html#ga9eebe495e2e48d302211108837a2b3e8">  340</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL &lt;&lt; NVIC_STIR_INTID_Pos)            </span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DFR;                     </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADR;                     </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;       uint32_t RESERVED0[5];</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR;                   </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga58686b88f94f789d4e6f429fe1ff58cf.html#ga58686b88f94f789d4e6f429fe1ff58cf">  380</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga104462bd0815391b4044a70bd15d3a71.html#ga104462bd0815391b4044a70bd15d3a71">  383</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaf8b3236b08fb8e840efb682645fb0e98.html#gaf8b3236b08fb8e840efb682645fb0e98">  386</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga705f68eaa9afb042ca2407dc4e4629ac.html#ga705f68eaa9afb042ca2407dc4e4629ac">  389</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3c3d9071e574de11fb27ba57034838b1.html#ga3c3d9071e574de11fb27ba57034838b1">  392</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga750d4b52624a46d71356db4ea769573b.html#ga750d4b52624a46d71356db4ea769573b">  396</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab5ded23d2ab1d5ff7cc7ce746205e9fe.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  399</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae218d9022288f89faf57187c4d542ecd.html#gae218d9022288f89faf57187c4d542ecd">  402</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga9dbb3358c6167c9c3f85661b90fb2794.html#ga9dbb3358c6167c9c3f85661b90fb2794">  405</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gadbe25e4b333ece1341beb1a740168fdc.html#gadbe25e4b333ece1341beb1a740168fdc">  408</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga11cb5b1f9ce167b81f31787a77e575df.html#ga11cb5b1f9ce167b81f31787a77e575df">  411</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga10749d92b9b744094b845c2eb46d4319.html#ga10749d92b9b744094b845c2eb46d4319">  414</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gada60c92bf88d6fd21a8f49efa4a127b8.html#gada60c92bf88d6fd21a8f49efa4a127b8">  417</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga403d154200242629e6d2764bfc12a7ec.html#ga403d154200242629e6d2764bfc12a7ec">  420</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae4f602c7c5c895d5fb687b71b0979fc3.html#gae4f602c7c5c895d5fb687b71b0979fc3">  423</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac6a55451ddd38bffcff5a211d29cea78.html#gac6a55451ddd38bffcff5a211d29cea78">  427</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">  431</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaec404750ff5ca07f499a3c06b62051ef.html#gaec404750ff5ca07f499a3c06b62051ef">  434</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gad31dec98fbc0d33ace63cb1f1a927923.html#gad31dec98fbc0d33ace63cb1f1a927923">  437</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8.html#gaca155deccdeca0f2c76b8100d24196c8">  440</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaffb2737eca1eac0fc1c282a76a40953c.html#gaffb2737eca1eac0fc1c282a76a40953c">  443</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaa30a12e892bb696e61626d71359a9029.html#gaa30a12e892bb696e61626d71359a9029">  446</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga0d483d9569cd9d1b46ec0d171b1f18d8.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  449</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3bddcec40aeaf3d3a998446100fa0e44.html#ga3bddcec40aeaf3d3a998446100fa0e44">  453</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab304f6258ec03bd9a6e7a360515c3cfe.html#gab304f6258ec03bd9a6e7a360515c3cfe">  456</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3680a15114d7fdc1e25043b881308fe9.html#ga3680a15114d7fdc1e25043b881308fe9">  459</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac2d20a250960a432cc74da59d20e2f86.html#gac2d20a250960a432cc74da59d20e2f86">  463</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga4010a4f9e2a745af1b58abe1f791ebbf.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  466</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac8d512998bb8cd9333fb7627ddf59bba.html#gac8d512998bb8cd9333fb7627ddf59bba">  469</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac4e4928b864ea10fc24dbbc57d976229.html#gac4e4928b864ea10fc24dbbc57d976229">  472</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga789e41f45f59a8cd455fd59fa7652e5e.html#ga789e41f45f59a8cd455fd59fa7652e5e">  475</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab4615f7deb07386350365b10240a3c83.html#gab4615f7deb07386350365b10240a3c83">  478</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae71949507636fda388ec11d5c2d30b52.html#gae71949507636fda388ec11d5c2d30b52">  482</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3d32edbe4a5c0335f808cfc19ec7e844.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  485</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga685b4564a8760b4506f14ec4307b7251.html#ga685b4564a8760b4506f14ec4307b7251">  488</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga2f93ec9b243f94cdd3e94b8f0bf43641.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  491</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaa22551e24a72b65f1e817f7ab462203b.html#gaa22551e24a72b65f1e817f7ab462203b">  494</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  497</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga3cf03acf1fdc2edc3b047ddd47ebbf87.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  500</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaec9ca3b1213c49e2442373445e1697de.html#gaec9ca3b1213c49e2442373445e1697de">  503</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga9b9fa69ce4c5ce7fe0861dbccfb15939.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  506</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga8b71cf4c61803752a41c96deb00d26af.html#ga8b71cf4c61803752a41c96deb00d26af">  509</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga977f5176be2bc8b123873861b38bc02f.html#ga977f5176be2bc8b123873861b38bc02f">  512</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gae06f54f5081f01ed3f6824e451ad3656.html#gae06f54f5081f01ed3f6824e451ad3656">  515</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaf272760f2df9ecdd8a5fbbd65c0b767a.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  518</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga7c856f79a75dcc1d1517b19a67691803.html#ga7c856f79a75dcc1d1517b19a67691803">  521</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gac8e4197b295c8560e68e2d71285c7879.html#gac8e4197b295c8560e68e2d71285c7879">  525</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga555a24f4f57d199f91d1d1ab7c8c3c8a.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  528</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga91f41491cec5b5acca3fbc94efbd799e.html#ga91f41491cec5b5acca3fbc94efbd799e">  531</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga300c90cfb7b35c82b4d44ad16c757ffb.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  535</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gab361e54183a378474cb419ae2a55d6f4.html#gab361e54183a378474cb419ae2a55d6f4">  538</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga77993da8de35adea7bda6a4475f036ab.html#ga77993da8de35adea7bda6a4475f036ab">  541</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_ga13f502fb5ac673df9c287488c40b0c1d.html#ga13f502fb5ac673df9c287488c40b0c1d">  545</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gad02d3eaf062ac184c18a7889c9b6de57.html#gad02d3eaf062ac184c18a7889c9b6de57">  548</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaccf82364c6d0ed7206f1084277b7cc61.html#gaccf82364c6d0ed7206f1084277b7cc61">  551</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaf28fdce48655f0dcefb383aebf26b050.html#gaf28fdce48655f0dcefb383aebf26b050">  554</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB_gaef4ec28427f9f88ac70a13ae4e541378.html#gaef4ec28427f9f88ac70a13ae4e541378">  557</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;{</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;       uint32_t RESERVED0[1];</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    </div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d.html#gaacadedade30422fed705e8dfc8e6cd8d">  574</a></span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d.html#gaacadedade30422fed705e8dfc8e6cd8d">ACTLR</a>;                   </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} <a class="code" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_ga0777ddf379af50f9ca41d40573bfffc5.html#ga0777ddf379af50f9ca41d40573bfffc5">  579</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL &lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos)      </span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9                                          </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gaff0b57464c60fea8182b903676f8de49.html#gaff0b57464c60fea8182b903676f8de49">  583</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8                                          </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gaa194809383bc72ecf3416d85709281d7.html#gaa194809383bc72ecf3416d85709281d7">  586</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gaab395870643a0bee78906bb15ca5bd02.html#gaab395870643a0bee78906bb15ca5bd02">  589</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gafa2eb37493c0f8dae77cde81ecf80f77.html#gafa2eb37493c0f8dae77cde81ecf80f77">  592</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  595</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos)        </span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gadbb65d4a815759649db41df216ed4d60.html#gadbb65d4a815759649db41df216ed4d60">  618</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga24fbc69a5f0b78d67fda2300257baff1.html#ga24fbc69a5f0b78d67fda2300257baff1">  621</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga88f45bbb89ce8df3cd2b2613c7b48214.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  624</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga0b48cc1e36d92a92e4bf632890314810.html#ga0b48cc1e36d92a92e4bf632890314810">  627</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gaf44d10df359dc5bf5752b0894ae3bad2.html#gaf44d10df359dc5bf5752b0894ae3bad2">  631</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga3208104c3b019b5de35ae8c21d5c34dd.html#ga3208104c3b019b5de35ae8c21d5c34dd">  635</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_ga534dbe414e7a46a6ce4c1eca1fbff409.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  639</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gadd0c9cd6641b9f6a0c618e7982954860.html#gadd0c9cd6641b9f6a0c618e7982954860">  642</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick_gacae558f6e75a0bed5d826f606d8e695e.html#gacae558f6e75a0bed5d826f606d8e695e">  645</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  {</div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga1f7ed8089b4dce89baf3dc4b4f7b2749.html#ga1f7ed8089b4dce89baf3dc4b4f7b2749">  662</a></span>&#160;    <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code" href="group__CMSIS__core__DebugFunctions_ga1f7ed8089b4dce89baf3dc4b4f7b2749.html#ga1f7ed8089b4dce89baf3dc4b4f7b2749">u8</a>;                  </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga3a35cf4a59c2c85abbaff3e3910f8115.html#ga3a35cf4a59c2c85abbaff3e3910f8115">  663</a></span>&#160;    <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code" href="group__CMSIS__core__DebugFunctions_ga3a35cf4a59c2c85abbaff3e3910f8115.html#ga3a35cf4a59c2c85abbaff3e3910f8115">u16</a>;                 </div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga93fb21e7eac449fb3733397b86eaa44c.html#ga93fb21e7eac449fb3733397b86eaa44c">  664</a></span>&#160;    <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code" href="group__CMSIS__core__DebugFunctions_ga93fb21e7eac449fb3733397b86eaa44c.html#ga93fb21e7eac449fb3733397b86eaa44c">u32</a>;                 </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions_ga21badcfe4a0bf217ce207fed60e0f407.html#ga21badcfe4a0bf217ce207fed60e0f407">  665</a></span>&#160;  }  PORT [32];                          </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;       uint32_t RESERVED0[864];</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     </div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;       uint32_t RESERVED1[15];</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;       uint32_t RESERVED2[15];</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;       uint32_t RESERVED3[29];                                  </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IWR;                     </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IRR;                     </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;       uint32_t RESERVED4[43];                                  </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LAR;                     </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LSR;                     </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;       uint32_t RESERVED5[6];                                   </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    </div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    </div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    </div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    </div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;} <a class="code" href="structITM__Type.html">ITM_Type</a>;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160; </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga7abe5e590d1611599df87a1884a352e8.html#ga7abe5e590d1611599df87a1884a352e8">  696</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga9174ad4a36052c377cef4e6aba2ed484.html#ga9174ad4a36052c377cef4e6aba2ed484">  700</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gaca0281de867f33114aac0636f7ce65d3.html#gaca0281de867f33114aac0636f7ce65d3">  703</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga96c7c7cbc0d98426c408090b41f583f1.html#ga96c7c7cbc0d98426c408090b41f583f1">  706</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gad7bc9ee1732032c6e0de035f0978e473.html#gad7bc9ee1732032c6e0de035f0978e473">  709</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga7a380f0c8078f6560051406583ecd6a5.html#ga7a380f0c8078f6560051406583ecd6a5">  712</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga30e83ebb33aa766070fe3d1f27ae820e.html#ga30e83ebb33aa766070fe3d1f27ae820e">  715</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gaa93a1147a39fc63980d299231252a30e.html#gaa93a1147a39fc63980d299231252a30e">  718</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga5aa381845f810114ab519b90753922a1.html#ga5aa381845f810114ab519b90753922a1">  721</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga3286b86004bce7ffe17ee269f87f8d9d.html#ga3286b86004bce7ffe17ee269f87f8d9d">  724</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga04d3f842ad48f6a9127b4cecc963e1d7.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  728</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga259edfd1d2e877a62e06d7a240df97f4.html#ga259edfd1d2e877a62e06d7a240df97f4">  732</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga08de02bf32caf48aaa29f7c68ff5d755.html#ga08de02bf32caf48aaa29f7c68ff5d755">  736</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gabfae3e570edc8759597311ed6dfb478e.html#gabfae3e570edc8759597311ed6dfb478e">  740</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_ga144a49e12b83ad9809fdd2769094fdc0.html#ga144a49e12b83ad9809fdd2769094fdc0">  743</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM_gaf5740689cf14564d3f3fd91299b6c88d.html#gaf5740689cf14564d3f3fd91299b6c88d">  746</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT;                  </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT;                  </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT;                  </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT;                </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT;                  </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT;                 </div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PCSR;                    </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0;                   </div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0;                   </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0;               </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;       uint32_t RESERVED0[1];</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1;                   </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1;                   </div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1;               </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;       uint32_t RESERVED1[1];</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2;                   </div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2;                   </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2;               </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;       uint32_t RESERVED2[1];</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3;                   </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3;                   </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3;               </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaac44b9b7d5391a7ffef129b7f6c84cd7.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  788</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaa82840323a2628e7f4a2b09b74fa73fd.html#gaa82840323a2628e7f4a2b09b74fa73fd">  791</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gad997b9026715d5609b5a3b144eca42d0.html#gad997b9026715d5609b5a3b144eca42d0">  794</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga337f6167d960f57f12aa382ffecce522.html#ga337f6167d960f57f12aa382ffecce522">  797</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gad52a0e5be84363ab166cc17beca0d048.html#gad52a0e5be84363ab166cc17beca0d048">  800</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga0cb0640aaeb18a626d7823570d5c3cb6.html#ga0cb0640aaeb18a626d7823570d5c3cb6">  803</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga5602b0707f446ce78d88ff2a3a82bfff.html#ga5602b0707f446ce78d88ff2a3a82bfff">  806</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaea5d1ee72188dc1d57b54c60a9f5233e.html#gaea5d1ee72188dc1d57b54c60a9f5233e">  809</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga9c6d62d121164013a8e3ee372f17f3e5.html#ga9c6d62d121164013a8e3ee372f17f3e5">  812</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaf4e73f548ae3e945ef8b1d9ff1281544.html#gaf4e73f548ae3e945ef8b1d9ff1281544">  815</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga9fff0b71fb0be1499f5180c6bce1fc8f.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">  818</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga05f13b547a9a1e63e003ee0bc6446d0d.html#ga05f13b547a9a1e63e003ee0bc6446d0d">  821</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga1e14afc7790fcb424fcf619e192554c9.html#ga1e14afc7790fcb424fcf619e192554c9">  824</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga678ef08786edcbef964479217efb9284.html#ga678ef08786edcbef964479217efb9284">  827</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaf70b80936c7db60bf84fb6dadb8a3559.html#gaf70b80936c7db60bf84fb6dadb8a3559">  830</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga2868c0b28eb13be930afb819f55f6f25.html#ga2868c0b28eb13be930afb819f55f6f25">  833</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga129bc152febfddd67a0c20c6814cba69.html#ga129bc152febfddd67a0c20c6814cba69">  836</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaa4509f5f8514a7200be61691f0e01f10.html#gaa4509f5f8514a7200be61691f0e01f10">  839</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCCNTENA_Pos)           </span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT CPI Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga80e9ad8f6a9e2344af8a3cf989bebe3d.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">  843</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL &lt;&lt; DWT_CPICNT_CPICNT_Pos)           </span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga031c693654030d4cba398b45d2925b1d.html#ga031c693654030d4cba398b45d2925b1d">  847</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL &lt;&lt; DWT_EXCCNT_EXCCNT_Pos)           </span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Sleep Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga0371a84a7996dc5852c56afb2676ba1c.html#ga0371a84a7996dc5852c56afb2676ba1c">  851</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL &lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos)       </span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT LSU Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gab9394c7911b0b4312a096dad91d53a3d.html#gab9394c7911b0b4312a096dad91d53a3d">  855</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL &lt;&lt; DWT_LSUCNT_LSUCNT_Pos)           </span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga7f8af5ac12d178ba31a516f6ed141455.html#ga7f8af5ac12d178ba31a516f6ed141455">  859</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL &lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos)         </span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Mask Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_gaf798ae34e2b9280ea64f4d9920cd2e7d.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">  863</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL &lt;&lt; DWT_MASK_MASK_Pos)               </span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga22c5787493f74a6bacf6ffb103a190ba.html#ga22c5787493f74a6bacf6ffb103a190ba">  867</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga8b75e8ab3ffd5ea2fa762d028dc30e8c.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">  870</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga9854cd8bf16f7dce0fb196a8029b018e.html#ga9854cd8bf16f7dce0fb196a8029b018e">  873</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga0517a186d4d448aa6416440f40fe7a4d.html#ga0517a186d4d448aa6416440f40fe7a4d">  876</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga89d7c48858b4d4de96cdadfac91856a1.html#ga89d7c48858b4d4de96cdadfac91856a1">  879</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga106f3672cd4be7c7c846e20497ebe5a6.html#ga106f3672cd4be7c7c846e20497ebe5a6">  882</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga4b65d79ca37ae8010b4a726312413efd.html#ga4b65d79ca37ae8010b4a726312413efd">  885</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga41d5b332216baa8d29561260a1b85659.html#ga41d5b332216baa8d29561260a1b85659">  888</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT_ga5797b556edde2bbaa4d33dcdb1a891bb.html#ga5797b556edde2bbaa4d33dcdb1a891bb">  891</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL &lt;&lt; DWT_FUNCTION_FUNCTION_Pos)        </span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;{</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR;                   </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR;                   </div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;       uint32_t RESERVED0[2];</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR;                    </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;       uint32_t RESERVED1[55];</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR;                    </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;       uint32_t RESERVED2[131];</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FFSR;                    </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR;                    </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FSCR;                    </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;       uint32_t RESERVED3[759];</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TRIGGER;                 </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO0;                   </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR2;               </div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;       uint32_t RESERVED4[1];</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR0;               </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO1;                   </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL;                  </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;       uint32_t RESERVED5[39];</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET;                </div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR;                </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;       uint32_t RESERVED7[8];</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVID;                   </div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVTYPE;                 </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160; </div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga5a82d274eb2df8b0c92dd4ed63535928.html#ga5a82d274eb2df8b0c92dd4ed63535928">  934</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL &lt;&lt; TPI_ACPR_PRESCALER_Pos)        </span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga0f302797b94bb2da24052082ab630858.html#ga0f302797b94bb2da24052082ab630858">  938</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL &lt;&lt; TPI_SPPR_TXMODE_Pos)              </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga9537b8a660cc8803f57cbbee320b2fc8.html#ga9537b8a660cc8803f57cbbee320b2fc8">  942</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gad30fde0c058da2ffb2b0a213be7a1b5c.html#gad30fde0c058da2ffb2b0a213be7a1b5c">  945</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaedf31fd453a878021b542b644e2869d2.html#gaedf31fd453a878021b542b644e2869d2">  948</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga542ca74a081588273e6d5275ba5da6bf.html#ga542ca74a081588273e6d5275ba5da6bf">  951</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL &lt;&lt; TPI_FFSR_FlInProg_Pos)            </span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa7ea11ba6ea75b541cd82e185c725b5b.html#gaa7ea11ba6ea75b541cd82e185c725b5b">  955</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga99e58a0960b275a773b245e2b69b9a64.html#ga99e58a0960b275a773b245e2b69b9a64">  958</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga5517fa2ced64efbbd413720329c50b99.html#ga5517fa2ced64efbbd413720329c50b99">  962</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL &lt;&lt; TPI_TRIGGER_TRIGGER_Pos)          </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa7e050e9eb6528241ebc6835783b6bae.html#gaa7e050e9eb6528241ebc6835783b6bae">  966</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gac2b6f7f13a2fa0be4aa7645a47dcac52.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">  969</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">  972</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga2f738e45386ebf58c4d406f578e7ddaf.html#ga2f738e45386ebf58c4d406f578e7ddaf">  975</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga5f0037cc80c65e86d9e94e5005077a48.html#ga5f0037cc80c65e86d9e94e5005077a48">  978</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gac5a2ef4b7f811d1f3d81ec919d794413.html#gac5a2ef4b7f811d1f3d81ec919d794413">  981</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga48783ce3c695d8c06b1352a526110a87.html#ga48783ce3c695d8c06b1352a526110a87">  984</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM0_Pos)              </span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga6959f73d7db4a87ae9ad9cfc99844526.html#ga6959f73d7db4a87ae9ad9cfc99844526">  988</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR2_ATREADY_Pos)        </span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga08edfc862b2c8c415854cc4ae2067dfb.html#ga08edfc862b2c8c415854cc4ae2067dfb">  992</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa22ebf7c86e4f4b2c98cfd0b5981375a.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">  995</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga3177b8d815cf4a707a2d3d3d5499315d.html#ga3177b8d815cf4a707a2d3d3d5499315d">  998</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaab31238152b5691af633a7475eaf1f06.html#gaab31238152b5691af633a7475eaf1f06"> 1001</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga1828c228f3940005f48fb8dd88ada35b.html#ga1828c228f3940005f48fb8dd88ada35b"> 1004</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaece86ab513bc3d0e0a9dbd82258af49f.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1007</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga2188671488417a52abb075bcd4d73440.html#ga2188671488417a52abb075bcd4d73440"> 1010</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM0_Pos)              </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gab1eb6866c65f02fa9c83696b49b0f346.html#gab1eb6866c65f02fa9c83696b49b0f346"> 1014</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR0_ATREADY_Pos)        </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gaa847adb71a1bc811d2e3190528f495f0.html#gaa847adb71a1bc811d2e3190528f495f0"> 1018</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL &lt;&lt; TPI_ITCTRL_Mode_Pos)              </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga9f46cf1a1708575f56d6b827766277f4.html#ga9f46cf1a1708575f56d6b827766277f4"> 1022</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga675534579d9e25477bb38970e3ef973c.html#ga675534579d9e25477bb38970e3ef973c"> 1025</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga974cccf4c958b4a45cb71c7b5de39b7b.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1028</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga3f7da5de2a34be41a092e5eddd22ac4d.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1031</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_gab382b1296b5efd057be606eb8f768df8.html#gab382b1296b5efd057be606eb8f768df8"> 1034</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga80ecae7fec479e80e583f545996868ed.html#ga80ecae7fec479e80e583f545996868ed"> 1037</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL &lt;&lt; TPI_DEVID_NrTraceInput_Pos)      </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga0c799ff892af5eb3162d152abc00af7a.html#ga0c799ff892af5eb3162d152abc00af7a"> 1041</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL &lt;&lt; TPI_DEVTYPE_SubType_Pos)          </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI_ga69c4892d332755a9f64c1680497cebdd.html#ga69c4892d332755a9f64c1680497cebdd"> 1044</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160; </div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;{</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    </div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     </div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    </div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    </div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 </div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 </div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 </div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 </div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 </div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* MPU Type Register */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160; </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160; </div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;{</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;       uint32_t RESERVED0[1];</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCCR;                   </div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCAR;                   </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPDSCR;                  </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR0;                   </div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <a class="code" href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR1;                   </div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;} FPU_Type;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160; </div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/* Floating-Point Context Control Register */</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31                                             </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30                                             </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8                                             </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6                                             </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5                                             </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4                                             </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3                                             </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1                                             </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0                                             </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPACT_Pos)                  </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Context Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3                                             </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26                                             </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25                                             </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24                                             </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22                                             </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24                                             </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20                                             </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16                                             </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8                                             </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4                                             </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL &lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos)      </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24                                             </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4                                             </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0                                             </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL &lt;&lt; FPU_MVFR1_FtZ_mode_Pos)              </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160; </div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;{</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   </div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <a class="code" href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR;                   </div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160; </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/* Debug Halting Control and Status Register */</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gac91280edd0ce932665cf75a23d11d842.html#gac91280edd0ce932665cf75a23d11d842"> 1266</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga6f934c5427ea057394268e541fa97753.html#ga6f934c5427ea057394268e541fa97753"> 1269</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga2328118f8b3574c871a53605eb17e730.html#ga2328118f8b3574c871a53605eb17e730"> 1272</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga2900dd56a988a4ed27ad664d5642807e.html#ga2900dd56a988a4ed27ad664d5642807e"> 1275</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga349ccea33accc705595624c2d334fbcb.html#ga349ccea33accc705595624c2d334fbcb"> 1278</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga760a9a0d7f39951dc3f07d01f1f64772.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1281</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga20a71871ca8768019c51168c70c3f41d.html#ga20a71871ca8768019c51168c70c3f41d"> 1284</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga85747214e2656df6b05ec72e4d22bd6d.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1287</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga0d2907400eb948a4ea3886ca083ec8e3.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1290</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gae1fc39e80de54c0339cbb1b298a9f0f9.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1293</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gaddf1d43f8857e4efc3dc4e6b15509692.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1296</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gab557abb5b172b74d2cf44efb9d824e4e.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1299</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga51e75942fc0614bc9bb2c0e96fcdda9a.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1303</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga52182c8a9f63a52470244c0bc2064f7b.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1306</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga6ff2102b98f86540224819a1b767ba39.html#ga6ff2102b98f86540224819a1b767ba39"> 1310</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga341020a3b7450416d72544eaf8e57a64.html#ga341020a3b7450416d72544eaf8e57a64"> 1313</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga9ae10710684e14a1a534e785ef390e1b.html#ga9ae10710684e14a1a534e785ef390e1b"> 1316</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga1e2f706a59e0d8131279af1c7e152f8d.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1319</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga802829678f6871863ae9ecf60a10425c.html#ga802829678f6871863ae9ecf60a10425c"> 1322</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gaed9f42053031a9a30cd8054623304c0a.html#gaed9f42053031a9a30cd8054623304c0a"> 1325</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga22079a6e436f23b90308be97e19cf07e.html#ga22079a6e436f23b90308be97e19cf07e"> 1328</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gab8e3d8f0f9590a51bbf10f6da3ad6933.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1331</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1334</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga10fc7c53bca904c128bc8e1a03072d50.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1337</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_gac9d13eb2add61f610d5ced1f7ad2adf8.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1340</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga444454f7c7748e76cd76c3809c887c41.html#ga444454f7c7748e76cd76c3809c887c41"> 1343</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug_ga9fcf09666f7063a7303117aa32a85d5a.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1346</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1359</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e.html#gadd76251e412a195ec0a8f47227a8359e"> 1360</a></span>&#160;<span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2.html#gafdab534f961bf8935eb456cb7700dcd2"> 1361</a></span>&#160;<span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68.html#ga2b1eeff850a7e418844ca847145a1a68"> 1362</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1363</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646.html#ga58effaac0b93006b756d33209e814646"> 1364</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d.html#gaa0288691785a5f868238e0468b39523d"> 1365</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1368</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1369</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de"> 1370</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1371</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43"> 1372</a></span>&#160;<span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1373</a></span>&#160;<span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1374</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160; </div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160; </div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;{</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07);               <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160; </div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  reg_value  =  <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  reg_value &amp;= ~(<a class="code" href="group__CMSIS__SCB_ga90c7cf0c490e7ae55f9503a7fda1dd22.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  reg_value  =  (reg_value                                 |</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;                ((uint32_t)0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;                (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;}</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160; </div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160; </div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;{</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;}</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160; </div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160; </div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga3349f2e3580d7ce22d6530b7294e5921.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;{</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">/*  NVIC-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));  enable interrupt */</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(uint32_t)((int32_t)<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] = (uint32_t)(1 &lt;&lt; ((uint32_t)((int32_t)<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; (uint32_t)0x1F)); <span class="comment">/* enable interrupt */</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;}</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160; </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga260fba04ac8346855c57f091d4ee1e71.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;{</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;}</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160; </div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160; </div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_gafec8042db64c0f8ed432b6c8386a05d8.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;{</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;}</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160; </div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga3ecf446519da33e1690deffbf5be505f.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;{</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;}</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160; </div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160; </div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga332e10ef9605dc6eb10b9e14511930f8.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;{</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160; </div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;{</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;}</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160; </div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160; </div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;{</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)] = ((priority &lt;&lt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;}</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160; </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160; </div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;{</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160; </div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code" href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]           &gt;&gt; (8 - <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;}</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;{</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160; </div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;           ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;           ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;         );</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;}</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160; </div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c.html#ga4f23ef94633f75d3c97670a53949003c">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;{</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160; </div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;}</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160; </div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160; </div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions_ga1143dec48d60a3d6f238c4798a87759c.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;{</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">                                                                  buffered write are completed before reset */</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                 (<a class="code" href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                 <a class="code" href="group__CMSIS__SCB_gaae1181119559a5bd36e62afa373fa720.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;}</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160; </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160; </div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions_gae4e8f0238527c69f522029b93c8e5b78.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;{</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="group__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160; </div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <a class="code" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="group__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <a class="code" href="group__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code" href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <a class="code" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <a class="code" href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick_gaa41d06039797423a46596bd313d57373.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;                   <a class="code" href="group__CMSIS__SysTick_ga95bb984266ca764024836a870238a027.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;                   <a class="code" href="group__CMSIS__SysTick_ga16c9fee0ed0235524bdeb38af328fd1f.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;}</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160; </div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160; </div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;{</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group__CMSIS__ITM_ga7dd53e3bff24ac09d94e61cb595cb2d9.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      (<a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  {</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <a class="code" href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  }</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;}</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160; </div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160; </div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;__STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160; </div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    ch = <a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  }</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160; </div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;}</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; </div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160; </div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;__STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  }</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;}</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160; </div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160; </div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160; </div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;}</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__CMSIS__SCB_gaae1181119559a5bd36e62afa373fa720_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB_gaae1181119559a5bd36e62afa373fa720.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:443</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga3ecf446519da33e1690deffbf5be505f_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga3ecf446519da33e1690deffbf5be505f.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:540</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1595</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904_html_ga77cfbb35a9d8027e392034321bed6904"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga77cfbb35a9d8027e392034321bed6904.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1276</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1576</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_gae4e8f0238527c69f522029b93c8e5b78_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_gae4e8f0238527c69f522029b93c8e5b78.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:641</div></div>
<div class="ttc" id="agroup__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__LPC122x_ga7e1129cd8a196f4284d41db3e82ad5c8.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:51</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga47c500ca76b72bbbe9ae7207e678dde8_html_ga47c500ca76b72bbbe9ae7207e678dde8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga47c500ca76b72bbbe9ae7207e678dde8.html#ga47c500ca76b72bbbe9ae7207e678dde8">CONTROL_Type::@3936::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_cm4.h:302</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga8891b65322793c79476d02d6096e48bf_html_ga8891b65322793c79476d02d6096e48bf"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga8891b65322793c79476d02d6096e48bf.html#ga8891b65322793c79476d02d6096e48bf">xPSR_Type::@3935::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:282</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1689</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1369</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga95aa289676e4ce7bd9673b07c9c5c193_html_ga95aa289676e4ce7bd9673b07c9c5c193"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga95aa289676e4ce7bd9673b07c9c5c193.html#ga95aa289676e4ce7bd9673b07c9c5c193">xPSR_Type::@3935::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_cm4.h:284</div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:217</div></div>
<div class="ttc" id="agroup__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__LPC11xx__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> LPC11xx.h:52</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d_html_gaacadedade30422fed705e8dfc8e6cd8d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d.html#gaacadedade30422fed705e8dfc8e6cd8d">SCnSCB_Type::ACTLR</a></div><div class="ttdeci">__IO uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:574</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_gadb94ac5d892b376e4f3555ae0418ebac.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1432</div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:181</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__SCB_gaca155deccdeca0f2c76b8100d24196c8.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm4.h:439</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga1143dec48d60a3d6f238c4798a87759c_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga1143dec48d60a3d6f238c4798a87759c.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:603</div></div>
<div class="ttc" id="astructITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:626</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_ga16c9fee0ed0235524bdeb38af328fd1f_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick_ga16c9fee0ed0235524bdeb38af328fd1f.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:627</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c_html_ga4f23ef94633f75d3c97670a53949003c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga4f23ef94633f75d3c97670a53949003c.html#ga4f23ef94633f75d3c97670a53949003c">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1460</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga6b9f87af9c2c3503f37dbe84800b82b0_html_ga6b9f87af9c2c3503f37dbe84800b82b0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga6b9f87af9c2c3503f37dbe84800b82b0.html#ga6b9f87af9c2c3503f37dbe84800b82b0">APSR_Type::@3933::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm4.h:250</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_ga95bb984266ca764024836a870238a027_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick_ga95bb984266ca764024836a870238a027.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:624</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga437850e8862d6bcd92d34058d0eb7a4a_html_ga437850e8862d6bcd92d34058d0eb7a4a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga437850e8862d6bcd92d34058d0eb7a4a.html#ga437850e8862d6bcd92d34058d0eb7a4a">APSR_Type::@3933::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm4.h:245</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d_html_ga394f7ce2ca826c0da26284d17ac6524d"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga394f7ce2ca826c0da26284d17ac6524d.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1296</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1371</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga332e10ef9605dc6eb10b9e14511930f8_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga332e10ef9605dc6eb10b9e14511930f8.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:552</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga168a9004004e4a67c14aa035aaca5483_html_ga168a9004004e4a67c14aa035aaca5483"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga168a9004004e4a67c14aa035aaca5483.html#ga168a9004004e4a67c14aa035aaca5483">APSR_Type::@3933::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:244</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga93fb21e7eac449fb3733397b86eaa44c_html_ga93fb21e7eac449fb3733397b86eaa44c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga93fb21e7eac449fb3733397b86eaa44c.html#ga93fb21e7eac449fb3733397b86eaa44c">ITM_Type::@3937::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_cm4.h:664</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga67e5d2034e83e9238c110cf2c38a4f33_html_ga67e5d2034e83e9238c110cf2c38a4f33"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga67e5d2034e83e9238c110cf2c38a4f33.html#ga67e5d2034e83e9238c110cf2c38a4f33">xPSR_Type::@3935::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm4.h:289</div></div>
<div class="ttc" id="acore__cm4_8h_a7e25d9380f9ef903923964322e71f2f6_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:206</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga3349f2e3580d7ce22d6530b7294e5921_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga3349f2e3580d7ce22d6530b7294e5921.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:500</div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:291</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga20cf01187f51877793f9e213dc4f43a1_html_ga20cf01187f51877793f9e213dc4f43a1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga20cf01187f51877793f9e213dc4f43a1.html#ga20cf01187f51877793f9e213dc4f43a1">IPSR_Type::@3934::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:263</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_ga90c7cf0c490e7ae55f9503a7fda1dd22_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__SCB_ga90c7cf0c490e7ae55f9503a7fda1dd22.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:431</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gab5597924516c7c09801d4d305da3b9b7_html_gab5597924516c7c09801d4d305da3b9b7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gab5597924516c7c09801d4d305da3b9b7.html#gab5597924516c7c09801d4d305da3b9b7">APSR_Type::@3933::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:727</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga26dcfb29d486555d8d496130a89d98f3_html_ga26dcfb29d486555d8d496130a89d98f3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga26dcfb29d486555d8d496130a89d98f3.html#ga26dcfb29d486555d8d496130a89d98f3">APSR_Type::@3933::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga6ebfe04ff1517a2ffc5d72e1958451a9_html_ga6ebfe04ff1517a2ffc5d72e1958451a9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga6ebfe04ff1517a2ffc5d72e1958451a9.html#ga6ebfe04ff1517a2ffc5d72e1958451a9">CONTROL_Type::@3936::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> core_cm4.h:304</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga3a35cf4a59c2c85abbaff3e3910f8115_html_ga3a35cf4a59c2c85abbaff3e3910f8115"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga3a35cf4a59c2c85abbaff3e3910f8115.html#ga3a35cf4a59c2c85abbaff3e3910f8115">ITM_Type::@3937::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_cm4.h:663</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gae80cdf47a17bd4de35b99ec4540ec877_html_gae80cdf47a17bd4de35b99ec4540ec877"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gae80cdf47a17bd4de35b99ec4540ec877.html#gae80cdf47a17bd4de35b99ec4540ec877">APSR_Type::@3933::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm4.h:251</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB_gaaa27c0ba600bf82c3da08c748845b640.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm4.h:430</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga01eb39d2a21b013034928802cb7db964_html_ga01eb39d2a21b013034928802cb7db964"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga01eb39d2a21b013034928802cb7db964.html#ga01eb39d2a21b013034928802cb7db964">CONTROL_Type::@3936::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:305</div></div>
<div class="ttc" id="acore__cmFunc_8h_html"><div class="ttname"><a href="core__cmFunc_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File.</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga1cffb74712755836eece9e75b63315e9_html_ga1cffb74712755836eece9e75b63315e9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga1cffb74712755836eece9e75b63315e9.html#ga1cffb74712755836eece9e75b63315e9">xPSR_Type::@3935::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm4.h:281</div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:243</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga2843439a029fdb8e4650bcd800b9575e_html_ga2843439a029fdb8e4650bcd800b9575e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga2843439a029fdb8e4650bcd800b9575e.html#ga2843439a029fdb8e4650bcd800b9575e">xPSR_Type::@3935::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm4.h:286</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga5b8f30dfda684b57664a14809844e592_html_ga5b8f30dfda684b57664a14809844e592"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga5b8f30dfda684b57664a14809844e592.html#ga5b8f30dfda684b57664a14809844e592">APSR_Type::@3933::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:243</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="acore__cm4__simd_8h_html"><div class="ttname"><a href="core__cm4__simd_8h.html">core_cm4_simd.h</a></div><div class="ttdoc">CMSIS Cortex-M4 SIMD Header File.</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaf4b39d3b73d4b2a67ea057bee055166e_html_gaf4b39d3b73d4b2a67ea057bee055166e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaf4b39d3b73d4b2a67ea057bee055166e.html#gaf4b39d3b73d4b2a67ea057bee055166e">APSR_Type::@3933::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm4.h:247</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga6cbb96d8a03c55f2c37b4d867fadb80f_html_ga6cbb96d8a03c55f2c37b4d867fadb80f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga6cbb96d8a03c55f2c37b4d867fadb80f.html#ga6cbb96d8a03c55f2c37b4d867fadb80f">xPSR_Type::@3935::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm4.h:287</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga77e16a7e3c5464eed44b574ad19fd105_html_ga77e16a7e3c5464eed44b574ad19fd105"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga77e16a7e3c5464eed44b574ad19fd105.html#ga77e16a7e3c5464eed44b574ad19fd105">xPSR_Type::@3935::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> core_cm4.h:285</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga207ba823a4245d4cef1fdfd3ddca8a6b_html_ga207ba823a4245d4cef1fdfd3ddca8a6b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga207ba823a4245d4cef1fdfd3ddca8a6b.html#ga207ba823a4245d4cef1fdfd3ddca8a6b">xPSR_Type::@3935::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm4.h:288</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gaad35a8b6b3a1e3eecf4135fd1fd3d2d9_html_gaad35a8b6b3a1e3eecf4135fd1fd3d2d9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gaad35a8b6b3a1e3eecf4135fd1fd3d2d9.html#gaad35a8b6b3a1e3eecf4135fd1fd3d2d9">xPSR_Type::@3935::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm4.h:276</div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1118</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1368</div></div>
<div class="ttc" id="agroup__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm4.h:1370</div></div>
<div class="ttc" id="agroup__CMSIS__ITM_ga7dd53e3bff24ac09d94e61cb595cb2d9_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__ITM_ga7dd53e3bff24ac09d94e61cb595cb2d9.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:724</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga260fba04ac8346855c57f091d4ee1e71_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga260fba04ac8346855c57f091d4ee1e71.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:512</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga17f96985127f4fb19f4a13b70f212d54_html_ga17f96985127f4fb19f4a13b70f212d54"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga17f96985127f4fb19f4a13b70f212d54.html#ga17f96985127f4fb19f4a13b70f212d54">IPSR_Type::@3934::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:264</div></div>
<div class="ttc" id="astructTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_cm3.h:872</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_gaa41d06039797423a46596bd313d57373_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick_gaa41d06039797423a46596bd313d57373.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:621</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga48691a1eba38276219a4be8d7ab50a11_html_ga48691a1eba38276219a4be8d7ab50a11"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga48691a1eba38276219a4be8d7ab50a11.html#ga48691a1eba38276219a4be8d7ab50a11">xPSR_Type::@3935::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm4.h:290</div></div>
<div class="ttc" id="agroup__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Configuration__of__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:95</div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:266</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga1f7ed8089b4dce89baf3dc4b4f7b2749_html_ga1f7ed8089b4dce89baf3dc4b4f7b2749"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga1f7ed8089b4dce89baf3dc4b4f7b2749.html#ga1f7ed8089b4dce89baf3dc4b4f7b2749">ITM_Type::@3937::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_cm4.h:662</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_ga454c994e94055e4135b3871ddeccfac7_html_ga454c994e94055e4135b3871ddeccfac7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_ga454c994e94055e4135b3871ddeccfac7.html#ga454c994e94055e4135b3871ddeccfac7">CONTROL_Type::@3936::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_cm4.h:303</div></div>
<div class="ttc" id="agroup__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__SCB_ga8be60fff03f48d0d345868060dc6dae7.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:440</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_gab0fc2ff6b0c6def71df0481efb0e1d78_html_gab0fc2ff6b0c6def71df0481efb0e1d78"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions_gab0fc2ff6b0c6def71df0481efb0e1d78.html#gab0fc2ff6b0c6def71df0481efb0e1d78">xPSR_Type::@3935::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm4.h:280</div></div>
<div class="ttc" id="acore__cm4_8h_aec43007d9998a0a0e01faede4133d6be_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:207</div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick_ga265912a7962f0e1abd170336e579b1b1.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm4.h:631</div></div>
<div class="ttc" id="acore__cmInstr_8h_html"><div class="ttname"><a href="core__cmInstr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File.</div></div>
<div class="ttc" id="astructSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:539</div></div>
<div class="ttc" id="acore__cm4_8h_af63697ed9952cc71e1225efe205f6cd3_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:204</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:589</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga2305cbd44aaad792e3a4e538bdaf14f9.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:567</div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:396</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6_html_ga47a0f52794068d076c9147aa3cb8d8a6"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_ga47a0f52794068d076c9147aa3cb8d8a6.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1375</div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_cm0.h:204</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_gafec8042db64c0f8ed432b6c8386a05d8_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions_gafec8042db64c0f8ed432b6c8386a05d8.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:528</div></div>
<div class="ttc" id="agroup__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:43</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
