<profile>

<section name = "Vivado HLS Report for 'bit_reverse'" level="0">
<item name = "Date">Wed Jul 12 21:20:03 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">fft_sw.proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xqzu5ev-ffrb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.704 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13313, 14337, 0.133 ms, 0.143 ms, 13313, 14337, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- bit_reverse_loop">13312, 14336, 13 ~ 14, -, -, 1024, no</column>
<column name=" + reverse_bits_loop">10, 10, 1, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 111, -</column>
<column name="Register">-, -, 105, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_141_p2">+, 0, 0, 18, 1, 11</column>
<column name="i_fu_153_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln21_fu_135_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln23_fu_189_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln8_fu_147_p2">icmp, 0, 0, 9, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="X_I_address0">21, 4, 10, 40</column>
<column name="X_R_address0">21, 4, 10, 40</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_0_i_reg_107">9, 2, 4, 8</column>
<column name="input_assign_reg_84">9, 2, 11, 22</column>
<column name="p_0_i_reg_118">9, 2, 10, 20</column>
<column name="reversed_reg_96">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_I_addr_2_reg_251">10, 0, 10, 0</column>
<column name="X_R_addr_2_reg_246">10, 0, 10, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_0_i_reg_107">4, 0, 4, 0</column>
<column name="i_4_reg_219">11, 0, 11, 0</column>
<column name="icmp_ln23_reg_242">1, 0, 1, 0</column>
<column name="input_assign_reg_84">11, 0, 11, 0</column>
<column name="p_0_i_reg_118">10, 0, 10, 0</column>
<column name="reversed_reg_96">32, 0, 32, 0</column>
<column name="zext_ln21_reg_211">11, 0, 32, 21</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bit_reverse, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bit_reverse, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bit_reverse, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bit_reverse, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bit_reverse, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bit_reverse, return value</column>
<column name="X_R_address0">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_we0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_d0">out, 32, ap_memory, X_R, array</column>
<column name="X_R_q0">in, 32, ap_memory, X_R, array</column>
<column name="X_I_address0">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_we0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_d0">out, 32, ap_memory, X_I, array</column>
<column name="X_I_q0">in, 32, ap_memory, X_I, array</column>
</table>
</item>
</section>
</profile>
