// Seed: 1825711845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_15 = id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
  tri0 id_21;
  assign id_21 = 1;
  id_22(
      .id_0(id_2), .id_1(id_16), .id_2(id_5)
  );
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri1 id_7
    , id_16,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    output wire id_12,
    input wire id_13,
    input wire id_14
);
  wire id_17 = id_10;
  module_0(
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
