/*
 * Copyright (c) 2017 iComm-semi Ltd.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */
#ifdef COMMON_FOR_REDBULL
//*************************************************
//SRM
//*************************************************
#include <stdio.h>
#include <string.h>
//*************************************************
//Project
//************************************************* 
#include <ssv_regs.h>
#include "turismo_common.h"
#endif

const int cal_ch_5g[4] = { 36, 40, 100, 140};


const u32 am_mask[2] = {0xfffffc00,0xfc00ffff};
const u32 padpd_am_addr_table[5][13]=
                   {{ADR_WIFI_PADPD_2G_GAIN_REG0, 
                     ADR_WIFI_PADPD_2G_GAIN_REG1, 
                     ADR_WIFI_PADPD_2G_GAIN_REG2, 
                     ADR_WIFI_PADPD_2G_GAIN_REG3, 
                     ADR_WIFI_PADPD_2G_GAIN_REG4, 
                     ADR_WIFI_PADPD_2G_GAIN_REG5, 
                     ADR_WIFI_PADPD_2G_GAIN_REG6, 
                     ADR_WIFI_PADPD_2G_GAIN_REG7, 
                     ADR_WIFI_PADPD_2G_GAIN_REG8, 
                     ADR_WIFI_PADPD_2G_GAIN_REG9, 
                     ADR_WIFI_PADPD_2G_GAIN_REGA, 
                     ADR_WIFI_PADPD_2G_GAIN_REGB, 
                     ADR_WIFI_PADPD_2G_GAIN_REGC},                        
                    {ADR_WIFI_PADPD_5100_GAIN_REG0, 
                     ADR_WIFI_PADPD_5100_GAIN_REG1, 
                     ADR_WIFI_PADPD_5100_GAIN_REG2, 
                     ADR_WIFI_PADPD_5100_GAIN_REG3, 
                     ADR_WIFI_PADPD_5100_GAIN_REG4, 
                     ADR_WIFI_PADPD_5100_GAIN_REG5, 
                     ADR_WIFI_PADPD_5100_GAIN_REG6, 
                     ADR_WIFI_PADPD_5100_GAIN_REG7, 
                     ADR_WIFI_PADPD_5100_GAIN_REG8, 
                     ADR_WIFI_PADPD_5100_GAIN_REG9, 
                     ADR_WIFI_PADPD_5100_GAIN_REGA, 
                     ADR_WIFI_PADPD_5100_GAIN_REGB, 
                     ADR_WIFI_PADPD_5100_GAIN_REGC},
                   { ADR_WIFI_PADPD_5500_GAIN_REG0, 
                     ADR_WIFI_PADPD_5500_GAIN_REG1, 
                     ADR_WIFI_PADPD_5500_GAIN_REG2, 
                     ADR_WIFI_PADPD_5500_GAIN_REG3, 
                     ADR_WIFI_PADPD_5500_GAIN_REG4, 
                     ADR_WIFI_PADPD_5500_GAIN_REG5, 
                     ADR_WIFI_PADPD_5500_GAIN_REG6, 
                     ADR_WIFI_PADPD_5500_GAIN_REG7, 
                     ADR_WIFI_PADPD_5500_GAIN_REG8, 
                     ADR_WIFI_PADPD_5500_GAIN_REG9, 
                     ADR_WIFI_PADPD_5500_GAIN_REGA, 
                     ADR_WIFI_PADPD_5500_GAIN_REGB, 
                     ADR_WIFI_PADPD_5500_GAIN_REGC},
                   { ADR_WIFI_PADPD_5700_GAIN_REG0, 
                     ADR_WIFI_PADPD_5700_GAIN_REG1, 
                     ADR_WIFI_PADPD_5700_GAIN_REG2, 
                     ADR_WIFI_PADPD_5700_GAIN_REG3, 
                     ADR_WIFI_PADPD_5700_GAIN_REG4, 
                     ADR_WIFI_PADPD_5700_GAIN_REG5, 
                     ADR_WIFI_PADPD_5700_GAIN_REG6, 
                     ADR_WIFI_PADPD_5700_GAIN_REG7, 
                     ADR_WIFI_PADPD_5700_GAIN_REG8, 
                     ADR_WIFI_PADPD_5700_GAIN_REG9, 
                     ADR_WIFI_PADPD_5700_GAIN_REGA, 
                     ADR_WIFI_PADPD_5700_GAIN_REGB, 
                     ADR_WIFI_PADPD_5700_GAIN_REGC},
                   { ADR_WIFI_PADPD_5900_GAIN_REG0, 
                     ADR_WIFI_PADPD_5900_GAIN_REG1, 
                     ADR_WIFI_PADPD_5900_GAIN_REG2, 
                     ADR_WIFI_PADPD_5900_GAIN_REG3, 
                     ADR_WIFI_PADPD_5900_GAIN_REG4, 
                     ADR_WIFI_PADPD_5900_GAIN_REG5, 
                     ADR_WIFI_PADPD_5900_GAIN_REG6, 
                     ADR_WIFI_PADPD_5900_GAIN_REG7, 
                     ADR_WIFI_PADPD_5900_GAIN_REG8, 
                     ADR_WIFI_PADPD_5900_GAIN_REG9, 
                     ADR_WIFI_PADPD_5900_GAIN_REGA, 
                     ADR_WIFI_PADPD_5900_GAIN_REGB, 
                     ADR_WIFI_PADPD_5900_GAIN_REGC}};

const u32 pm_mask[2] = {0xffffe000,0xe000ffff};                       
const u32 padpd_pm_addr_table[5][13]=
                   {{ADR_WIFI_PADPD_2G_PHASE_REG0 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG1 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG2 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG3 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG4 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG5 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG6 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG7 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG8 ,
                     ADR_WIFI_PADPD_2G_PHASE_REG9 ,
                     ADR_WIFI_PADPD_2G_PHASE_REGA ,
                     ADR_WIFI_PADPD_2G_PHASE_REGB ,
                     ADR_WIFI_PADPD_2G_PHASE_REGC },

                   {ADR_WIFI_PADPD_5100_PHASE_REG0,
                    ADR_WIFI_PADPD_5100_PHASE_REG1,
                    ADR_WIFI_PADPD_5100_PHASE_REG2,
                    ADR_WIFI_PADPD_5100_PHASE_REG3,
                    ADR_WIFI_PADPD_5100_PHASE_REG4,
                    ADR_WIFI_PADPD_5100_PHASE_REG5,
                    ADR_WIFI_PADPD_5100_PHASE_REG6,
                    ADR_WIFI_PADPD_5100_PHASE_REG7,
                    ADR_WIFI_PADPD_5100_PHASE_REG8,
                    ADR_WIFI_PADPD_5100_PHASE_REG9,
                    ADR_WIFI_PADPD_5100_PHASE_REGA,
                    ADR_WIFI_PADPD_5100_PHASE_REGB,
                    ADR_WIFI_PADPD_5100_PHASE_REGC},
                                                  
                   {ADR_WIFI_PADPD_5500_PHASE_REG0,
                    ADR_WIFI_PADPD_5500_PHASE_REG1,
                    ADR_WIFI_PADPD_5500_PHASE_REG2,
                    ADR_WIFI_PADPD_5500_PHASE_REG3,
                    ADR_WIFI_PADPD_5500_PHASE_REG4,
                    ADR_WIFI_PADPD_5500_PHASE_REG5,
                    ADR_WIFI_PADPD_5500_PHASE_REG6,
                    ADR_WIFI_PADPD_5500_PHASE_REG7,
                    ADR_WIFI_PADPD_5500_PHASE_REG8,
                    ADR_WIFI_PADPD_5500_PHASE_REG9,
                    ADR_WIFI_PADPD_5500_PHASE_REGA,
                    ADR_WIFI_PADPD_5500_PHASE_REGB,
                    ADR_WIFI_PADPD_5500_PHASE_REGC},
                                                  
                   {ADR_WIFI_PADPD_5700_PHASE_REG0,
                    ADR_WIFI_PADPD_5700_PHASE_REG1,
                    ADR_WIFI_PADPD_5700_PHASE_REG2,
                    ADR_WIFI_PADPD_5700_PHASE_REG3,
                    ADR_WIFI_PADPD_5700_PHASE_REG4,
                    ADR_WIFI_PADPD_5700_PHASE_REG5,
                    ADR_WIFI_PADPD_5700_PHASE_REG6,
                    ADR_WIFI_PADPD_5700_PHASE_REG7,
                    ADR_WIFI_PADPD_5700_PHASE_REG8,
                    ADR_WIFI_PADPD_5700_PHASE_REG9,
                    ADR_WIFI_PADPD_5700_PHASE_REGA,
                    ADR_WIFI_PADPD_5700_PHASE_REGB,
                    ADR_WIFI_PADPD_5700_PHASE_REGC},
                                                  
                   {ADR_WIFI_PADPD_5900_PHASE_REG0,
                    ADR_WIFI_PADPD_5900_PHASE_REG1,
                    ADR_WIFI_PADPD_5900_PHASE_REG2,
                    ADR_WIFI_PADPD_5900_PHASE_REG3,
                    ADR_WIFI_PADPD_5900_PHASE_REG4,
                    ADR_WIFI_PADPD_5900_PHASE_REG5,
                    ADR_WIFI_PADPD_5900_PHASE_REG6,
                    ADR_WIFI_PADPD_5900_PHASE_REG7,
                    ADR_WIFI_PADPD_5900_PHASE_REG8,
                    ADR_WIFI_PADPD_5900_PHASE_REG9,
                    ADR_WIFI_PADPD_5900_PHASE_REGA,
                    ADR_WIFI_PADPD_5900_PHASE_REGB,
                    ADR_WIFI_PADPD_5900_PHASE_REGC}};

#ifdef COMMON_FOR_SMAC                        
#ifdef CONFIG_ENABLE_DBGMSG
 const u8 pkt1614[] ={
         0x4e, 0x06, 0x3a, 0x00, 0x71, 0x00, 0x00, 0x00, 0x50, 0x6a, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x00,
         0x2c, 0x00, 0x2c, 0x00, 0x00, 0x00, 0x40, 0x00, 0xf7, 0x84, 0x00, 0x00, 0x4e, 0x10, 0x11, 0x00,
         0xf6, 0x84, 0x00, 0x00, 0x54, 0x20, 0x00, 0x00, 0xe5, 0x84, 0x08, 0x01, 0x66, 0x20, 0x14, 0x00,
         0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
         0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,         
         0x88, 0x01, 0x2c, 0x00, 0xe4, 0xf4, 0xc6, 0x03, 0x5f, 0x49, 0x00, 0xaa, 0xb5, 0xc7, 0xd7, 0xf6, 
         0xf0, 0xde, 0xf1, 0x75, 0x05, 0x9d, 0xc0, 0x26, 0x00, 0x00, 0xaa, 0xaa, 0x03, 0x00, 0x00, 0x00, 
         0x08, 0x00, 0x45, 0x00, 0x05, 0xdc, 0x50, 0x02, 0x40, 0x00, 0x40, 0x06, 0x61, 0xa4, 0xc0, 0xa8, 
         0x01, 0x21, 0xc0, 0xa8, 0x01, 0x04, 0xc3, 0xa1, 0x13, 0x89, 0x1c, 0x24, 0xdb, 0x71, 0x80, 0x8c, 
         0xa5, 0x83, 0x80, 0x10, 0x00, 0xe5, 0x69, 0xdf, 0x00, 0x00, 0x01, 0x01, 0x08, 0x0a, 0x00, 0xd3, 
         0x02, 0xe2, 0x22, 0xc7, 0xbf, 0x14, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 
         0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 
         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 
         0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 
         0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 
         0x38, 0x39, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30, 0x31, };                                                                       
#endif
#endif
/* set RG_CX_CP_ISEL_WF for 2G according to different xtal*/
/* the following table are for xtal*/
/*  16M, 24M, 26M, 40M, 12M, 20M, 25M, 32M, 19P2M, 38P4M, 52M */
const u8 xtal_sx_cp_isel_wf[11] = { 0x8, 0x5, 0x5, 0x7, 0xb, 0x7, 0x5, 0x8, 0x7, 0x7, 0x5};

const char* xtal_type[XTALMAX]= { "16", "24", "26", "40", "12", "20", "25", "32", "19.2", "38.4", "52"};

int ssv6006_get_pa_band(int ch)
{
    int pa_band = 0;
    
    if (ch <=14){
        pa_band =0;
    } else if (ch < 36) {
        pa_band = 1;
    } else if ((ch >= 36) && (ch < 100)){
        pa_band = 2;
    } else if ((ch >= 100) && (ch < 140)){
        pa_band = 3;
    } else if (ch >= 140){
        pa_band = 4;        
    }
    return pa_band;
}

void turismo_pre_cal(SSV_HW *sh)
{
    /* set RG_MODE to IDLE mode*/
    SET_RG_MODE(MODE_STANDBY);
    /* set RG_CAL_INDEX to NONE*/ 
    SET_RG_CAL_INDEX(CAL_IDX_NONE);
    /* set RG_MODE_MANUAL ON*/
    SET_RG_MODE_MANUAL(1);
    /* set RG_MODE to Calibration mode */
    SET_RG_MODE(MODE_CALIBRATION);
}

void turismo_post_cal(SSV_HW *sh)
{ 
    /* set RG_MODE to IDLE mode*/
    SET_RG_MODE(MODE_STANDBY);

    /*set RG_MODE_MANUAL off*/
    SET_RG_MODE_MANUAL(0);
    
    SET_RG_TXGAIN_PHYCTRL(0);
}

void turismo_inter_cal(SSV_HW *sh)
{
    /* set RG_MODE to IDLE mode*/ 
    SET_RG_MODE(MODE_STANDBY);

    /*set RG_MODE_MANUAL off*/
    /*SET_RG_MODE_MANUAL(0); */
    UDELAY(100);
    /* set RG_MODE_MANUAL ON*/
    /*SET_RG_MODE_MANUAL(1);*/

    /* set RG_MODE to Calibration mode */
    SET_RG_MODE(MODE_CALIBRATION);

}

void turismo_restore_dpd_bbscale(SSV_HW *sh, struct ssv6006_padpd *dpd)
{
    SET_RG_DPD_BB_SCALE_2500(dpd->bbscale[BAND_2G]);
    SET_RG_DPD_BB_SCALE_5100(dpd->bbscale[BAND_5100]);
    SET_RG_DPD_BB_SCALE_5500(dpd->bbscale[BAND_5500]);
    SET_RG_DPD_BB_SCALE_5700(dpd->bbscale[BAND_5700]);
    SET_RG_DPD_BB_SCALE_5900(dpd->bbscale[BAND_5900]);
}

/*
#if defined(COMMON_FOR_SMAC) || defined(COMMON_FOR_REDBULL)
void printf_null(const char *fmt, ...)
{                                                  
} 
#endif                                                 */