#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 16 21:07:20 2023
# Process ID: 20496
# Current directory: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1
# Command line: vivado.exe -log vga_rom.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_rom.tcl
# Log file: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/vga_rom.vds
# Journal file: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_rom.tcl -notrace
Command: synth_design -top vga_rom -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.340 ; gain = 239.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_rom' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_pic' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:23]
	Parameter H_MAX bound to: 11'b11010011000 
	Parameter C_MAX bound to: 11'b10000101010 
	Parameter PI_X_MAX bound to: 11'b10100000000 
	Parameter PI_Y_MAX bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'rom_vga' [F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/.Xil/Vivado-20496-LAPTOP-03UPN56G/realtime/rom_vga_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_vga' (1#1) [F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/.Xil/Vivado-20496-LAPTOP-03UPN56G/realtime/rom_vga_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (14) of module 'rom_vga' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
INFO: [Synth 8-6155] done synthesizing module 'vga_pic' (2#1) [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v:23]
	Parameter H_MAX bound to: 11'b11010011000 
	Parameter C_MAX bound to: 11'b10000101010 
	Parameter PI_X_MAX bound to: 11'b10100000000 
	Parameter PI_Y_MAX bound to: 11'b10000000000 
	Parameter H_SYNAC bound to: 11'b00001110000 
	Parameter H_BACK bound to: 11'b00011111000 
	Parameter H_LEFT bound to: 11'b00000000000 
	Parameter H_VIDEO bound to: 11'b10100000000 
	Parameter H_RIGHT bound to: 11'b00000000000 
	Parameter H_FRONT bound to: 11'b00000110000 
	Parameter C_SYNAC bound to: 11'b00000000011 
	Parameter C_BACK bound to: 11'b00000100110 
	Parameter C_TOP bound to: 11'b00000000000 
	Parameter C_VIDEO bound to: 11'b10000000000 
	Parameter C_BOTTOM bound to: 11'b00000000000 
	Parameter C_FRONT bound to: 11'b00000000001 
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (3#1) [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clk' [F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/.Xil/Vivado-20496-LAPTOP-03UPN56G/realtime/pll_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clk' (4#1) [F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/.Xil/Vivado-20496-LAPTOP-03UPN56G/realtime/pll_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_rom' (5#1) [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.340 ; gain = 315.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.340 ; gain = 315.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.340 ; gain = 315.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1000.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/rom_vga/rom_vga_in_context.xdc] for cell 'vga_pic_inst/rom_vga_inst'
Finished Parsing XDC File [f:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/rom_vga/rom_vga_in_context.xdc] for cell 'vga_pic_inst/rom_vga_inst'
Parsing XDC File [f:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk/pll_clk_in_context.xdc] for cell 'pll_clk'
Finished Parsing XDC File [f:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk/pll_clk_in_context.xdc] for cell 'pll_clk'
Parsing XDC File [F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc]
Finished Parsing XDC File [F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_rom_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_rom_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1094.301 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vga_pic_inst/rom_vga_inst' at clock pin 'clka' is different from the actual clock period '9.259', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.281 ; gain = 412.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.281 ; gain = 412.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  f:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk/pll_clk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  f:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk/pll_clk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for vga_pic_inst/rom_vga_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.281 ; gain = 412.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.281 ; gain = 412.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_pic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP vga_pic_inst/addra0, operation Mode is: C+A*(B:0x64).
DSP Report: operator vga_pic_inst/addra0 is absorbed into DSP vga_pic_inst/addra0.
DSP Report: operator vga_pic_inst/addra1 is absorbed into DSP vga_pic_inst/addra0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.281 ; gain = 412.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_pic     | C+A*(B:0x64) | 15     | 7      | 11     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.684 ; gain = 433.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1141.961 ; gain = 456.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.312 ; gain = 459.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll_clk       |         1|
|2     |rom_vga       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |pll_clk |     1|
|2     |rom_vga |     1|
|3     |DSP48E1 |     1|
|4     |LUT1    |     2|
|5     |LUT2    |    47|
|6     |LUT3    |    10|
|7     |LUT4    |    15|
|8     |LUT5    |    21|
|9     |LUT6    |    54|
|10    |FDCE    |    49|
|11    |IBUF    |     1|
|12    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |   229|
|2     |  vga_ctrl_inst |vga_ctrl |   132|
|3     |  vga_pic_inst  |vga_pic  |    79|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1150.137 ; gain = 368.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1150.137 ; gain = 465.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1159.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1159.035 ; gain = 746.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/vga_rom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_rom_utilization_synth.rpt -pb vga_rom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 21:07:51 2023...
