// Seed: 4225907126
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri   id_2
);
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = -1;
  logic id_4;
  ;
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input uwire id_2,
    output uwire id_3#(.id_11(1)),
    input supply1 id_4,
    output wor id_5,
    input supply1 id_6
    , id_12,
    output tri id_7
    , id_13,
    output supply1 id_8,
    output supply0 id_9
    , id_14
);
  uwire id_15 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
