// Seed: 2626272932
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_5[1] = 1;
  generate
    always @(1 or posedge 1) id_1 <= id_4;
  endgenerate
  logic id_6;
endmodule
