INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.sim/sim_1/synth/timing/xsim/tb_module_counter_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_counter_test
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_counter_test
