INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rachel/Desktop/Compeng331 Labs/Lab5_/Lab5/Lab3.srcs/sources_1/new/ID_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module signEx
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exe_mux
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-311] analyzing module Datamem
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-311] analyzing module fwda_sel
INFO: [VRFC 10-311] analyzing module fwdb_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rachel/Desktop/Compeng331 Labs/Lab5_/Lab5/Lab3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
