# RISC-V
An implementation of the RISC-V 32I ISA on an Altera Cyclone-IV FPGA in Verilog. 
Implements full 32I instruction set except fence and csr instructions. Also implements MUL instruction.
Implements a direct-mapping cache for 8 lines of memory.

![Diagram](https://github.com/tymcgrew/RISC-V/blob/master/misc/RISC-V.png)

![State Machine](https://github.com/tymcgrew/RISC-V/blob/master/misc/Control.png)

[![Primes Program](https://github.com/tymcgrew/RISC-V/blob/master/misc/thumbnail.jpg)](https://youtu.be/ywAUbC-evlU)
