Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne24.ecn.purdue.edu, pid 6084
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb43266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb432f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4337710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4340710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4349710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42d3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42e5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42f7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4301710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4309710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4293710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb429b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42a5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42ad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42c0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb42c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4252710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb425a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4264710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb426c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4277710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb427f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4289710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4212710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb421a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4224710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb422d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4237710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb423f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4249710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41d1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41da710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41e3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41f6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41ff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4209710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4191710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb419c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41a4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41ad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41bf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb41c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4151710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb415a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4162710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb416b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4175710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb417e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4188710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4111710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb411a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4123710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb412c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4135710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb413d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb4146710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb414f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb40d8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efeb40e1710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40ea400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40eae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40f58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40fd358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40fdda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4105828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb410f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb410fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4098780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40a0208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40a0c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40a96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40b2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40b2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40bb630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40c50b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40c5b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40cd588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40cdfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4057a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb405f4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb405ff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40689b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4071438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4071e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb407a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4083390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4083dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb408d860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb40152e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4015d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb401f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4028240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4028c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4031710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb403b198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb403bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4042668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb404c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb404cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fd55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fdf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fdfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fe8518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fe8f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3ff09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3ff9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3ff9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb4002940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb400a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb400ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3f94898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3f9c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3f9cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fa67f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3faf278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fafcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fb8748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb506e0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb506eba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3fc7630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3f500b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3f50b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efeb3f59588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f59eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f61128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f61358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f61588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f617b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f619e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f61c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f61e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6e0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6e2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6e518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6e748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6e978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6eba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f6edd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efeb3f79048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7efeb3f20f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7efeb3f29588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40059207424000 because a thread reached the max instruction count
