testdata_mem.v,verilog,xil_defaultlib,../../../../ALU.srcs/sources_1/ip/testdata_mem/sim/testdata_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
