============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Mon Sep 19 10:45:28 2022

   Run on =     DESKTOP-DRS13TT
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file ../pwm.v
HDL-8007 ERROR: syntax error near ';' in ../pwm.v(18)
HDL-1007 : Verilog file '../pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../pwm.v
HDL-8007 ERROR: illegal net data type in ../pwm.v(18)
HDL-8007 ERROR: ANSI port 'clk' cannot be redeclared in ../pwm.v(23)
HDL-8007 ERROR: ANSI port 'rst' cannot be redeclared in ../pwm.v(24)
HDL-8007 ERROR: ANSI port 'rd' cannot be redeclared in ../pwm.v(25)
HDL-8007 ERROR: ANSI port 'wr' cannot be redeclared in ../pwm.v(26)
HDL-8007 ERROR: ANSI port 'din' cannot be redeclared in ../pwm.v(27)
HDL-7007 CRITICAL-WARNING: 'din' was previously declared without a range in ../pwm.v(27)
HDL-8007 ERROR: ANSI port 'adrs' cannot be redeclared in ../pwm.v(28)
HDL-7007 CRITICAL-WARNING: 'adrs' was previously declared without a range in ../pwm.v(28)
HDL-8007 ERROR: ANSI port 'dout' cannot be redeclared in ../pwm.v(29)
HDL-7007 CRITICAL-WARNING: 'dout' was previously declared without a range in ../pwm.v(29)
HDL-8007 ERROR: ANSI port 'pwmo' cannot be redeclared in ../pwm.v(30)
HDL-7007 CRITICAL-WARNING: 'pwmo' was previously declared without a range in ../pwm.v(30)
HDL-8007 ERROR: 'pwmo' is an unknown type in ../pwm.v(18)
HDL-5007 WARNING: 'pwmo' is not declared in ../pwm.v(18)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(23)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(24)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(25)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(26)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(27)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(29)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(30)
HDL-8007 ERROR: ignore module module due to previous errors in ../pwm.v(3)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file ../pwm.v
HDL-8007 ERROR: ANSI port 'pwmo' cannot be redeclared in ../pwm.v(29)
HDL-8007 ERROR: port 'clk' is not defined in ../pwm.v(22)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(22)
HDL-8007 ERROR: port 'rst' is not defined in ../pwm.v(23)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(23)
HDL-8007 ERROR: port 'rd' is not defined in ../pwm.v(24)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(24)
HDL-8007 ERROR: port 'wr' is not defined in ../pwm.v(25)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(25)
HDL-8007 ERROR: port 'din' is not defined in ../pwm.v(26)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(26)
HDL-8007 ERROR: port 'adrs' is not defined in ../pwm.v(27)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(27)
HDL-8007 ERROR: port 'dout' is not defined in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(29)
HDL-8007 ERROR: ignore module module due to previous errors in ../pwm.v(3)
HDL-8007 ERROR: ignore module module due to previous errors in ../pwm.v(154)
HDL-1007 : Verilog file '../pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../pwm.v
HDL-8007 ERROR: ANSI port 'pwmo' cannot be redeclared in ../pwm.v(29)
HDL-1007 : undeclared symbol 'en0', assumed default net type 'wire' in ../pwm.v(57)
HDL-1007 : undeclared symbol 'en1', assumed default net type 'wire' in ../pwm.v(58)
HDL-1007 : undeclared symbol 'en2', assumed default net type 'wire' in ../pwm.v(59)
HDL-1007 : undeclared symbol 'en3', assumed default net type 'wire' in ../pwm.v(60)
HDL-1007 : undeclared symbol 'en4', assumed default net type 'wire' in ../pwm.v(61)
HDL-1007 : undeclared symbol 'en5', assumed default net type 'wire' in ../pwm.v(62)
HDL-1007 : undeclared symbol 'en6', assumed default net type 'wire' in ../pwm.v(63)
HDL-1007 : undeclared symbol 'en7', assumed default net type 'wire' in ../pwm.v(64)
HDL-8007 ERROR: port 'clk' is not defined in ../pwm.v(22)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(22)
HDL-8007 ERROR: port 'rst' is not defined in ../pwm.v(23)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(23)
HDL-8007 ERROR: port 'rd' is not defined in ../pwm.v(24)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(24)
HDL-8007 ERROR: port 'wr' is not defined in ../pwm.v(25)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(25)
HDL-8007 ERROR: port 'din' is not defined in ../pwm.v(26)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(26)
HDL-8007 ERROR: port 'adrs' is not defined in ../pwm.v(27)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(27)
HDL-8007 ERROR: port 'dout' is not defined in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(29)
HDL-8007 ERROR: procedural assignment to a non-register 'en0' is not permitted in ../pwm.v(70)
HDL-8007 ERROR: procedural assignment to a non-register 'en1' is not permitted in ../pwm.v(74)
HDL-8007 ERROR: procedural assignment to a non-register 'en2' is not permitted in ../pwm.v(78)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file ../pwm.v
HDL-8007 ERROR: ANSI port 'pwmo' cannot be redeclared in ../pwm.v(29)
HDL-8007 ERROR: port 'clk' is not defined in ../pwm.v(22)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(22)
HDL-8007 ERROR: port 'rst' is not defined in ../pwm.v(23)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(23)
HDL-8007 ERROR: port 'rd' is not defined in ../pwm.v(24)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(24)
HDL-8007 ERROR: port 'wr' is not defined in ../pwm.v(25)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(25)
HDL-8007 ERROR: port 'din' is not defined in ../pwm.v(26)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(26)
HDL-8007 ERROR: port 'adrs' is not defined in ../pwm.v(27)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(27)
HDL-8007 ERROR: port 'dout' is not defined in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(28)
HDL-8007 ERROR: port declaration not allowed in 'ahb_pwm' with formal port declaration list in ../pwm.v(29)
HDL-5007 WARNING: 'en0' is not declared in ../pwm.v(70)
HDL-5007 WARNING: 'en1' is not declared in ../pwm.v(74)
HDL-5007 WARNING: 'en2' is not declared in ../pwm.v(78)
HDL-5007 WARNING: 'en3' is not declared in ../pwm.v(82)
HDL-5007 WARNING: 'en4' is not declared in ../pwm.v(86)
HDL-5007 WARNING: 'en5' is not declared in ../pwm.v(90)
HDL-5007 WARNING: 'en6' is not declared in ../pwm.v(94)
HDL-5007 WARNING: 'en7' is not declared in ../pwm.v(98)
HDL-5007 WARNING: 'en0' is not declared in ../pwm.v(108)
HDL-5007 WARNING: 'en1' is not declared in ../pwm.v(112)
HDL-5007 Similar messages will be suppressed.
HDL-8007 ERROR: ignore module module due to previous errors in ../pwm.v(3)
HDL-8007 ERROR: ignore module module due to previous errors in ../pwm.v(148)
HDL-1007 : Verilog file '../pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../pwm.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../pwm.v(58)
HDL-5007 WARNING: 'wr' is not declared in ../pwm.v(68)
HDL-5007 WARNING: 'din' is not declared in ../pwm.v(69)
HDL-5007 WARNING: 'adrs' is not declared in ../pwm.v(70)
HDL-5007 WARNING: 'en0' is not declared in ../pwm.v(71)
HDL-5007 WARNING: 'en1' is not declared in ../pwm.v(75)
HDL-5007 WARNING: 'en2' is not declared in ../pwm.v(79)
HDL-5007 WARNING: 'en3' is not declared in ../pwm.v(83)
HDL-5007 WARNING: 'en4' is not declared in ../pwm.v(87)
HDL-5007 WARNING: 'en5' is not declared in ../pwm.v(91)
HDL-5007 WARNING: 'en6' is not declared in ../pwm.v(95)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../pwm.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../pwm.v(211)
HDL-5007 WARNING: 'S_reg_0' is not declared in ../pwm.v(125)
HDL-5007 WARNING: 'S_reg_1' is not declared in ../pwm.v(126)
HDL-5007 WARNING: 'S_reg_2' is not declared in ../pwm.v(127)
HDL-5007 WARNING: 'S_reg_3' is not declared in ../pwm.v(128)
HDL-5007 WARNING: 'S_reg_4' is not declared in ../pwm.v(129)
HDL-5007 WARNING: 'S_reg_5' is not declared in ../pwm.v(130)
HDL-5007 WARNING: 'S_reg_6' is not declared in ../pwm.v(131)
HDL-5007 WARNING: 'S_reg_7' is not declared in ../pwm.v(132)
HDL-5007 WARNING: 'S_reg_8' is not declared in ../pwm.v(133)
HDL-5007 WARNING: 'S_reg_9' is not declared in ../pwm.v(134)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../pwm.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../pwm.v(225)
HDL-5007 WARNING: 'S_reg_0' is not declared in ../pwm.v(125)
HDL-5007 WARNING: 'S_reg_1' is not declared in ../pwm.v(126)
HDL-5007 WARNING: 'S_reg_2' is not declared in ../pwm.v(127)
HDL-5007 WARNING: 'S_reg_3' is not declared in ../pwm.v(128)
HDL-5007 WARNING: 'S_reg_4' is not declared in ../pwm.v(129)
HDL-5007 WARNING: 'S_reg_5' is not declared in ../pwm.v(130)
HDL-5007 WARNING: 'S_reg_6' is not declared in ../pwm.v(131)
HDL-5007 WARNING: 'S_reg_7' is not declared in ../pwm.v(132)
HDL-5007 WARNING: 'S_reg_8' is not declared in ../pwm.v(133)
HDL-5007 WARNING: 'S_reg_9' is not declared in ../pwm.v(134)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../pwm.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../pwm.v(217)
HDL-5007 WARNING: 'S_reg_0' is not declared in ../pwm.v(125)
HDL-5007 WARNING: 'S_reg_1' is not declared in ../pwm.v(126)
HDL-5007 WARNING: 'S_reg_2' is not declared in ../pwm.v(127)
HDL-5007 WARNING: 'S_reg_3' is not declared in ../pwm.v(128)
HDL-5007 WARNING: 'S_reg_4' is not declared in ../pwm.v(129)
HDL-5007 WARNING: 'S_reg_5' is not declared in ../pwm.v(130)
HDL-5007 WARNING: 'S_reg_6' is not declared in ../pwm.v(131)
HDL-5007 WARNING: 'S_reg_7' is not declared in ../pwm.v(132)
HDL-5007 WARNING: 'S_reg_8' is not declared in ../pwm.v(133)
HDL-5007 WARNING: 'S_reg_9' is not declared in ../pwm.v(134)
HDL-5007 Similar messages will be suppressed.
GUI-6001 WARNING: File C:/Users/zhang/Desktop/work/FPGA/PWM/pwm.v does not exist!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(92)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : analyze verilog file ../gpio_controler.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(92)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : analyze verilog file ../gpio_controler.v
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../ahb_pwm.v(217)
HDL-5007 WARNING: 'S_reg_0' is not declared in ../ahb_pwm.v(125)
HDL-5007 WARNING: 'S_reg_1' is not declared in ../ahb_pwm.v(126)
HDL-5007 WARNING: 'S_reg_2' is not declared in ../ahb_pwm.v(127)
HDL-5007 WARNING: 'S_reg_3' is not declared in ../ahb_pwm.v(128)
HDL-5007 WARNING: 'S_reg_4' is not declared in ../ahb_pwm.v(129)
HDL-5007 WARNING: 'S_reg_5' is not declared in ../ahb_pwm.v(130)
HDL-5007 WARNING: 'S_reg_6' is not declared in ../ahb_pwm.v(131)
HDL-5007 WARNING: 'S_reg_7' is not declared in ../ahb_pwm.v(132)
HDL-5007 WARNING: 'S_reg_8' is not declared in ../ahb_pwm.v(133)
HDL-5007 WARNING: 'S_reg_9' is not declared in ../ahb_pwm.v(134)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(231)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(232)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(233)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(234)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(235)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(236)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(237)
HDL-8007 ERROR: syntax error near '.' in ../ahb_pwm.v(238)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(3)
HDL-8007 ERROR: syntax error near 'else' in ../ahb_pwm.v(268)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../ahb_pwm.v(268)
HDL-8007 ERROR: syntax error near 'xor' in ../ahb_pwm.v(281)
HDL-8007 ERROR: Verilog 2000 keyword 'xor' used in incorrect context in ../ahb_pwm.v(281)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: syntax error near 'else' in ../ahb_pwm.v(268)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../ahb_pwm.v(268)
HDL-8007 ERROR: syntax error near 'xor' in ../ahb_pwm.v(281)
HDL-8007 ERROR: Verilog 2000 keyword 'xor' used in incorrect context in ../ahb_pwm.v(281)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: syntax error near 'else' in ../ahb_pwm.v(265)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../ahb_pwm.v(265)
HDL-8007 ERROR: syntax error near 'xor' in ../ahb_pwm.v(278)
HDL-8007 ERROR: Verilog 2000 keyword 'xor' used in incorrect context in ../ahb_pwm.v(278)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: syntax error near 'else' in ../ahb_pwm.v(265)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../ahb_pwm.v(265)
HDL-8007 ERROR: syntax error near 'xor' in ../ahb_pwm.v(280)
HDL-8007 ERROR: Verilog 2000 keyword 'xor' used in incorrect context in ../ahb_pwm.v(280)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: syntax error near 'xor' in ../ahb_pwm.v(279)
HDL-8007 ERROR: Verilog 2000 keyword 'xor' used in incorrect context in ../ahb_pwm.v(279)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: concurrent assignment to a non-net 'clk_div' is not permitted in ../ahb_pwm.v(279)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-8007 ERROR: syntax error near 'xor' in ../ahb_pwm.v(279)
HDL-8007 ERROR: Verilog 2000 keyword 'xor' used in incorrect context in ../ahb_pwm.v(279)
HDL-8007 ERROR: ignore module module due to previous errors in ../ahb_pwm.v(243)
HDL-1007 : Verilog file '../ahb_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : analyze verilog file ../ahb_pwm.v
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(92)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(92)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(94)
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Run syn_1 should be up to date.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../ahb_pwm.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
GUI-5004 WARNING: O_led0 has not been assigned a location ...
GUI-5004 WARNING: O_led1 has not been assigned a location ...
GUI-5004 WARNING: O_led2 has not been assigned a location ...
GUI-5004 WARNING: O_pwm[7] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[6] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[5] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[4] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[3] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[2] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[1] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-8405 ERROR: O_led is not the signal of the project.
GUI-5004 WARNING: O_led1 has not been assigned a location ...
GUI-5004 WARNING: O_led2 has not been assigned a location ...
GUI-5004 WARNING: O_pwm[7] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[6] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[5] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[4] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[3] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[2] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[1] has not been assigned a location ...
GUI-5004 WARNING: O_pwm[0] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 14 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db" in  1.530437s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (103.1%)

RUN-1004 : used memory is 459 MB, reserved memory is 387 MB, peak memory is 509 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
