// Seed: 2458401100
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    output tri0  id_8
);
  assign id_3 = 1'h0 / id_6;
endmodule
module module_1 (
    input  wire id_0
    , id_3,
    output wire id_1
);
  assign id_1 = 1;
  logic [7:0] id_4, id_5;
  logic [7:0] id_6 = id_5;
  assign id_5[1] = id_4;
  module_0(
      id_0, id_0, id_1, id_1, id_0, id_1, id_0, id_0, id_1
  );
  logic [7:0] id_7 = id_4;
endmodule
