Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 8644d17a86214ce8bdbf31f834874d30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot game_behav xil_defaultlib.game xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.steakmachine
Compiling module xil_defaultlib.game
Compiling module xil_defaultlib.glbl
Built simulation snapshot game_behav
