Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Feb 08 21:00:29 2017
| Host         : ECE419-1WGNM02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Nexys4_control_sets_placed.rpt
| Design       : Nexys4
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------+------------------+------------------+----------------+
|      Clock Signal      |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+----------------+------------------+------------------+----------------+
|  clk_shift_reg_i_1_n_0 |                |                  |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG   | holdRowCD/E[0] | BTNU_IBUF        |                1 |              4 |
|  lat_reg_i_2_n_0       |                |                  |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG   | en_col         | BTNU_IBUF        |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG   |                | BTNU_IBUF        |                6 |             30 |
+------------------------+----------------+------------------+------------------+----------------+


