Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 27 15:16:58 2025
| Host         : Jabberwock running 64-bit major release  (build 9200)
| Command      : report_utilization -file D:/ichiro/work/ArgSort-Kv260/argsort_32_2_0/project.rpt
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 107350 |     0 |          0 |    117120 | 91.66 |
|   LUT as Logic             | 102131 |     0 |          0 |    117120 | 87.20 |
|   LUT as Memory            |   5219 |     0 |          0 |     57600 |  9.06 |
|     LUT as Distributed RAM |   5176 |     0 |            |           |       |
|     LUT as Shift Register  |     43 |     0 |            |           |       |
| CLB Registers              | 103847 |     0 |          0 |    234240 | 44.33 |
|   Register as Flip Flop    | 103847 |     0 |          0 |    234240 | 44.33 |
|   Register as Latch        |      0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   2203 |     0 |          0 |     14640 | 15.05 |
| F7 Muxes                   |    130 |     0 |          0 |     58560 |  0.22 |
| F8 Muxes                   |      0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |      0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 432   |          Yes |           - |          Set |
| 98028 |          Yes |           - |        Reset |
| 24    |          Yes |         Set |            - |
| 5363  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+--------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available |  Util% |
+--------------------------------------------+--------+-------+------------+-----------+--------+
| CLB                                        |  14640 |     0 |          0 |     14640 | 100.00 |
|   CLBL                                     |   7440 |     0 |            |           |        |
|   CLBM                                     |   7200 |     0 |            |           |        |
| LUT as Logic                               | 102131 |     0 |          0 |    117120 |  87.20 |
|   using O5 output only                     |    427 |       |            |           |        |
|   using O6 output only                     |  66156 |       |            |           |        |
|   using O5 and O6                          |  35548 |       |            |           |        |
| LUT as Memory                              |   5219 |     0 |          0 |     57600 |   9.06 |
|   LUT as Distributed RAM                   |   5176 |     0 |            |           |        |
|     using O5 output only                   |      0 |       |            |           |        |
|     using O6 output only                   |   4996 |       |            |           |        |
|     using O5 and O6                        |    180 |       |            |           |        |
|   LUT as Shift Register                    |     43 |     0 |            |           |        |
|     using O5 output only                   |      0 |       |            |           |        |
|     using O6 output only                   |     43 |       |            |           |        |
|     using O5 and O6                        |      0 |       |            |           |        |
| CLB Registers                              | 103847 |     0 |          0 |    234240 |  44.33 |
|   Register driven from within the CLB      |  92297 |       |            |           |        |
|   Register driven from outside the CLB     |  11550 |       |            |           |        |
|     LUT in front of the register is unused |   1664 |       |            |           |        |
|     LUT in front of the register is used   |   9886 |       |            |           |        |
| Unique Control Sets                        |    927 |       |          0 |     29280 |   3.17 |
+--------------------------------------------+--------+-------+------------+-----------+--------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   70 |     0 |          0 |       144 | 48.61 |
|   RAMB36/FIFO*    |   70 |     0 |          0 |       144 | 48.61 |
|     RAMB36E2 only |   70 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    1 |     1 |          0 |       189 |  0.53 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    1 |     1 |          0 |        35 |  2.86 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       352 |  0.85 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDCE      | 98028 |            Register |
| LUT6      | 37236 |                 CLB |
| LUT3      | 36316 |                 CLB |
| LUT4      | 31460 |                 CLB |
| LUT2      | 19766 |                 CLB |
| LUT5      | 12226 |                 CLB |
| FDRE      |  5363 |            Register |
| RAMD64E   |  4992 |                 CLB |
| CARRY8    |  2203 |                 CLB |
| LUT1      |   675 |                 CLB |
| FDPE      |   432 |            Register |
| RAMD32    |   354 |                 CLB |
| MUXF7     |   130 |                 CLB |
| RAMB36E2  |    70 |            BLOCKRAM |
| SRLC32E   |    33 |                 CLB |
| FDSE      |    24 |            Register |
| SRL16E    |    10 |                 CLB |
| RAMS32    |    10 |                 CLB |
| BUFGCE    |     2 |               Clock |
| PS8       |     1 |            Advanced |
| PLLE4_ADV |     1 |               Clock |
| OBUF      |     1 |                 I/O |
| BUFG_PS   |     1 |               Clock |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_99M_0        |    1 |
| design_1_clk_wiz_0_0            |    1 |
| design_1_auto_pc_0              |    1 |
| design_1_auto_ds_0              |    1 |
| design_1_ZYNQMP_ACP_ADAPTER_0_0 |    1 |
| design_1_ArgSort_AXI_1_0        |    1 |
+---------------------------------+------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Tue May 27 15:17:33 2025
| Host              : Jabberwock running 64-bit major release  (build 9200)
| Command           : report_timing -file D:/ichiro/work/ArgSort-Kv260/argsort_32_2_0/project.rpt -append
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Physopt postRoute
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_valid_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.545ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.504ns (34.701%)  route 2.830ns (65.299%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.236 - 4.545 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.246ns, distribution 1.520ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.231ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.428     2.428    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.575 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.378     2.953    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=109390, routed)      1.766     4.763    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/ACLK
    SLICE_X19Y108        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     4.876 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_valid_reg[2]/Q
                         net (fo=133, routed)         0.384     5.260    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/p_1_in4_in
    SLICE_X18Y105        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     5.488 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/tran_err_i_5__7/O
                         net (fo=3, routed)           0.117     5.605    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/tran_err_i_5__7_n_0
    SLICE_X19Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     5.831 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/tran_err_i_2__9/O
                         net (fo=4, routed)           0.160     5.991    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/AR/xfer_error[4]
    SLICE_X19Y108        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.083     6.074 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/AR/AADDR[63]_i_6/O
                         net (fo=2, routed)           0.151     6.225    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/AR/AADDR[63]_i_6_n_0
    SLICE_X19Y109        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     6.306 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/AR/AADDR[63]_i_2__0/O
                         net (fo=1, routed)           0.103     6.409    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/AR/MAX_XFER_SIZE_GEN.REQ_SIZE_VALID_NE_0.GEN/ALEN_reg[0]_0
    SLICE_X19Y111        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     6.491 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/AR/MAX_XFER_SIZE_GEN.REQ_SIZE_VALID_NE_0.GEN/AADDR[63]_i_1__0/O
                         net (fo=96, routed)          0.171     6.662    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_req_valid
    SLICE_X20Y111        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.135     6.797 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data[2][SEL][31]_i_1/O
                         net (fo=95, routed)          0.309     7.106    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data[2][INFO]
    SLICE_X21Y110        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.056     7.162 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_reg_error[24]_i_5/O
                         net (fo=1, routed)           0.162     7.324    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_reg_error[24]_i_5_n_0
    SLICE_X22Y112        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.137     7.461 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_reg_error[24]_i_3/O
                         net (fo=5, routed)           0.553     8.014    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_run_busy_reg[24]_1
    SLICE_X23Y113        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.097 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/curr_state[0]_i_4__24/O
                         net (fo=1, routed)           0.100     8.197    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_2__24_0
    SLICE_X23Y112        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.083     8.280 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_3__24/O
                         net (fo=1, routed)           0.103     8.383    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_3__24_n_0
    SLICE_X24Y112        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     8.441 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_2__24/O
                         net (fo=3, routed)           0.137     8.578    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_2__24_n_0
    SLICE_X25Y112        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     8.636 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_i_2__23/O
                         net (fo=3, routed)           0.154     8.790    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_i_2__23_n_0
    SLICE_X26Y112        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     8.871 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_i_1__24/O
                         net (fo=1, routed)           0.226     9.097    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_i_1__24_n_0
    SLICE_X25Y112        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.545     4.545 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     4.545 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.206     6.751    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     7.366 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.332     7.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=109390, routed)      1.499     9.236    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/ACLK
    SLICE_X25Y112        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_reg/C
                         clock pessimism             -0.115     9.121    
                         clock uncertainty           -0.064     9.057    
    SLICE_X25Y112        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     9.102    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[24].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_reg
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  0.005    




