============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:10 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     879 R             
  g193/B                                                              +0     879               
  g193/S                 HA1D0BWP16P90(timing)         3  3.5   48   +77     956 F             
  g191/A2                                                             +0     956               
  g191/Z                 XOR2D0BWP16P90(timing)        2  2.2   35   +78    1034 F             
  g363__2883/A2                                                       +0    1034               
  g363__2883/ZN          XNR2D0BWP16P90(timing)        1  1.2   23   +70    1104 R             
  g378__9315/A1                                                       +0    1104               
  g378__9315/ZN          ND4D0BWP16P90(timing)         1  1.2   68   +55    1159 F             
  g360__6161/A2                                                       +0    1159               
  g360__6161/ZN          NR3D0BWP16P90(timing)         1  1.3   58   +61    1220 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1220               
  wfull_reg/CP           setup                                   0   +62    1282 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     718ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     879 R             
  g193/B                                                              +0     879               
  g193/CO                HA1D0BWP16P90(timing)         1  1.7   30   +58     937 R             
  g192/A1                                                             +0     937               
  g192/Z                 XOR2D0BWP16P90(timing)        3  3.1   44   +72    1008 F             
  g190/A2                                                             +0    1008               
  g190/Z                 XOR2D0BWP16P90(timing)        2  2.2   33   +80    1088 R             
  wptr_reg[4]/D          DFCNQD0BWP16P90(timing)                      +0    1088               
  wptr_reg[4]/CP         setup                                   0   +53    1141 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     859ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[4]/D

path   3:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     879 R             
  g193/B                                                              +0     879               
  g193/S                 HA1D0BWP16P90(timing)         3  3.5   48   +77     956 F             
  g191/A2                                                             +0     956               
  g191/Z                 XOR2D0BWP16P90(timing)        2  2.2   33   +81    1037 R             
  wptr_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0    1037               
  wptr_reg[3]/CP         setup                                   0   +53    1090 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     910ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   4:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_41_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g206__5477/A1                                                         +0     500               
g206__5477/ZN            IINR4D0BWP16P90(timing)       2  1.7   93   +77     577 R             
write_if_gnt             interconnect                           93    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_325_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   5:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_3_1)     ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g189__5107/A1                                                        +0     500               
g189__5107/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_291_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   6:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     879 R             
  g193/B                                                              +0     879               
  g193/CO                HA1D0BWP16P90(timing)         1  1.7   30   +58     937 R             
  g192/A1                                                             +0     937               
  g192/Z                 XOR2D0BWP16P90(timing)        3  3.1   43   +60     996 R             
  wbin_reg[5]/D          DFCNQD0BWP16P90(timing)                      +0     996               
  wbin_reg[5]/CP         setup                                   0   +56    1053 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     947ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[5]/D

path   7:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/S                 HA1D0BWP16P90(timing)         3  3.5   48   +77     895 F             
  g194/A2                                                             +0     895               
  g194/Z                 XOR2D0BWP16P90(timing)        2  2.2   33   +81     976 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     976               
  wptr_reg[2]/CP         setup                                   0   +53    1029 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     971ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   8:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     879 R             
  g193/B                                                              +0     879               
  g193/S                 HA1D0BWP16P90(timing)         3  3.5   47   +64     942 R             
  wbin_reg[4]/D          DFCNQD0BWP16P90(timing)                      +0     942               
  wbin_reg[4]/CP         setup                                   0   +58    1001 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     999ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path   9:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/S                 HA1D0BWP16P90(timing)         3  3.5   48   +77     833 F             
  g196/A2                                                             +0     833               
  g196/Z                 XOR2D0BWP16P90(timing)        2  2.2   33   +81     914 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     914               
  wptr_reg[1]/CP         setup                                   0   +53     967 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1033ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path  10:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     818 R             
  g195/B                                                              +0     818               
  g195/S                 HA1D0BWP16P90(timing)         3  3.5   47   +64     881 R             
  wbin_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     881               
  wbin_reg[3]/CP         setup                                   0   +58     939 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1061ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path  11:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1171__6417/B1                                                      +0     670               
  g1171__6417/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1161/I                                                             +0     758               
  g1161/ZN               INVD0BWP16P90(timing)         1  1.2   33   +47     805 R             
  g1143__5107/A1                                                      +0     805               
  g1143__5107/Z          AN2D0BWP16P90(timing)         1  1.2   22   +48     853 R             
  RC_CG_HIER_INST24/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +60     913 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1087ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST24/RC_CGIC_INST/E

path  12:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1172__5477/B1                                                      +0     670               
  g1172__5477/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1162/I                                                             +0     758               
  g1162/ZN               INVD0BWP16P90(timing)         1  1.2   33   +47     805 R             
  g1142__2398/A1                                                      +0     805               
  g1142__2398/Z          AN2D0BWP16P90(timing)         1  1.2   22   +48     853 R             
  RC_CG_HIER_INST20/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +60     913 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1087ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST20/RC_CGIC_INST/E

path  13:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1160__7482/B1                                                      +0     669               
  g1160__7482/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     756 F             
  g1150/I                                                             +0     756               
  g1150/ZN               INVD0BWP16P90(timing)         1  1.2   33   +47     803 R             
  g1138__1666/A1                                                      +0     803               
  g1138__1666/Z          AN2D0BWP16P90(timing)         1  1.2   22   +48     852 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     852               
    RC_CGIC_INST/CP      setup                                   0   +60     912 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1088ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  14:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1159__5115/A1                                                      +0     691               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   91   +79     770 R             
  g1139__7410/A1                                                      +0     770               
  g1139__7410/ZN         INR2D0BWP16P90(timing)        1  1.2   48   +68     838 R             
  RC_CG_HIER_INST25/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     838               
    RC_CGIC_INST/CP      setup                                   0   +69     907 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1093ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST25/RC_CGIC_INST/E

path  15:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/S                 HA1D0BWP16P90(timing)         3  3.5   48   +77     772 F             
  g198/A2                                                             +0     772               
  g198/Z                 XOR2D0BWP16P90(timing)        2  2.2   33   +81     853 R             
  wptr_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     853               
  wptr_reg[0]/CP         setup                                   0   +53     906 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1094ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path  16:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1159__5115/A1                                                      +0     691               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   91   +79     770 R             
  g1134__9315/A1                                                      +0     770               
  g1134__9315/Z          AN2D0BWP16P90(timing)         1  1.2   22   +67     838 R             
  RC_CG_HIER_INST28/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     838               
    RC_CGIC_INST/CP      setup                                   0   +60     898 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1102ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST28/RC_CGIC_INST/E

path  17:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1159__5115/A1                                                      +0     691               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   91   +79     770 R             
  g1140__6417/A1                                                      +0     770               
  g1140__6417/Z          AN2D0BWP16P90(timing)         1  1.2   22   +67     838 R             
  RC_CG_HIER_INST27/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     838               
    RC_CGIC_INST/CP      setup                                   0   +60     898 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1102ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST27/RC_CGIC_INST/E

path  18:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1159__5115/A1                                                      +0     691               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   91   +79     770 R             
  g1141__5477/A1                                                      +0     770               
  g1141__5477/Z          AN2D0BWP16P90(timing)         1  1.2   22   +67     838 R             
  RC_CG_HIER_INST26/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     838               
    RC_CGIC_INST/CP      setup                                   0   +60     898 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1102ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST26/RC_CGIC_INST/E

path  19:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1171__6417/B1                                                      +0     670               
  g1171__6417/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1144__6260/A1                                                      +0     758               
  g1144__6260/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     814 R             
  RC_CG_HIER_INST23/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     814               
    RC_CGIC_INST/CP      setup                                   0   +68     882 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1118ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST23/RC_CGIC_INST/E

path  20:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1171__6417/B1                                                      +0     670               
  g1171__6417/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1145__4319/A1                                                      +0     758               
  g1145__4319/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     814 R             
  RC_CG_HIER_INST22/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     814               
    RC_CGIC_INST/CP      setup                                   0   +68     882 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1118ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST22/RC_CGIC_INST/E

path  21:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1171__6417/B1                                                      +0     670               
  g1171__6417/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1146__8428/A1                                                      +0     758               
  g1146__8428/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     814 R             
  RC_CG_HIER_INST21/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     814               
    RC_CGIC_INST/CP      setup                                   0   +68     882 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1118ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST21/RC_CGIC_INST/E

path  22:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1172__5477/B1                                                      +0     670               
  g1172__5477/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1149__3680/A1                                                      +0     758               
  g1149__3680/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     814 R             
  RC_CG_HIER_INST19/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     814               
    RC_CGIC_INST/CP      setup                                   0   +68     882 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1118ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST19/RC_CGIC_INST/E

path  23:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1172__5477/B1                                                      +0     670               
  g1172__5477/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1148__6783/A1                                                      +0     758               
  g1148__6783/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     814 R             
  RC_CG_HIER_INST18/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     814               
    RC_CGIC_INST/CP      setup                                   0   +68     882 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1118ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST18/RC_CGIC_INST/E

path  24:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1172__5477/B1                                                      +0     670               
  g1172__5477/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F             
  g1147__5526/A1                                                      +0     758               
  g1147__5526/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     814 R             
  RC_CG_HIER_INST17/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     814               
    RC_CGIC_INST/CP      setup                                   0   +68     882 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1118ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST17/RC_CGIC_INST/E

path  25:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1160__7482/B1                                                      +0     669               
  g1160__7482/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     756 F             
  g1135__9945/A1                                                      +0     756               
  g1135__9945/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     813 R             
  RC_CG_HIER_INST31/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     813               
    RC_CGIC_INST/CP      setup                                   0   +68     881 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1119ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST31/RC_CGIC_INST/E

path  26:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1160__7482/B1                                                      +0     669               
  g1160__7482/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     756 F             
  g1136__2883/A1                                                      +0     756               
  g1136__2883/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     813 R             
  RC_CG_HIER_INST30/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     813               
    RC_CGIC_INST/CP      setup                                   0   +68     881 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1119ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST30/RC_CGIC_INST/E

path  27:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1160__7482/B1                                                      +0     669               
  g1160__7482/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     756 F             
  g1137__2346/A1                                                      +0     756               
  g1137__2346/ZN         NR2D0BWP16P90(timing)         1  1.2   46   +56     813 R             
  RC_CG_HIER_INST29/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     813               
    RC_CGIC_INST/CP      setup                                   0   +68     881 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1119ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST29/RC_CGIC_INST/E

path  28:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     756 R             
  g197/B                                                              +0     756               
  g197/S                 HA1D0BWP16P90(timing)         3  3.5   47   +64     820 R             
  wbin_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     820               
  wbin_reg[2]/CP         setup                                   0   +58     878 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1122ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path  29:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1177/I                                                             +0     670               
  g1177/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1169__1666/A1                                                      +0     739               
  g1169__1666/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     786 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  30:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1177/I                                                             +0     670               
  g1177/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1166__9945/A1                                                      +0     739               
  g1166__9945/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     786 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  31:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1176/I                                                             +0     670               
  g1176/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1167__2883/A1                                                      +0     739               
  g1167__2883/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     786 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  32:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1176/I                                                             +0     670               
  g1176/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1163__4733/A1                                                      +0     739               
  g1163__4733/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     786 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  33:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1177/I                                                             +0     670               
  g1177/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1168__2346/A1                                                      +0     739               
  g1168__2346/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     786 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  34:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1179__4319/A1                                                      +0     598               
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1177/I                                                             +0     670               
  g1177/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1170__7410/A1                                                      +0     739               
  g1170__7410/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     786 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  35:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1176/I                                                             +0     670               
  g1176/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1165__9315/A1                                                      +0     739               
  g1165__9315/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     786 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  36:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g1178__6260/A1                                                      +0     598               
  g1178__6260/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R             
  g1176/I                                                             +0     670               
  g1176/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     739 F             
  g1164__6161/A1                                                      +0     739               
  g1164__6161/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     786 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     786               
    RC_CGIC_INST/CP      setup                                   0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  37:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1173/I                                                             +0     669               
  g1173/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     738 F             
  g1151__1617/A1                                                      +0     738               
  g1151__1617/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     784 R             
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     784               
    RC_CGIC_INST/CP      setup                                   0   +67     852 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1148ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST16/RC_CGIC_INST/E

path  38:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1173/I                                                             +0     669               
  g1173/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     738 F             
  g1156__7098/A1                                                      +0     738               
  g1156__7098/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     784 R             
  RC_CG_HIER_INST13/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     784               
    RC_CGIC_INST/CP      setup                                   0   +67     852 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1148ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST13/RC_CGIC_INST/E

path  39:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1173/I                                                             +0     669               
  g1173/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     738 F             
  g1154__5122/A1                                                      +0     738               
  g1154__5122/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     784 R             
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     784               
    RC_CGIC_INST/CP      setup                                   0   +67     851 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1149ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

path  40:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1174__2398/A1                                                      +0     597               
  g1174__2398/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     669 R             
  g1173/I                                                             +0     669               
  g1173/ZN               INVD0BWP16P90(timing)         4  3.6   59   +69     738 F             
  g1153__1705/A1                                                      +0     738               
  g1153__1705/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     784 R             
  RC_CG_HIER_INST14/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     784               
    RC_CGIC_INST/CP      setup                                   0   +67     851 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1149ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST14/RC_CGIC_INST/E

path  41:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g201/A1                                                             +0     548               
  g201/ZN                INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g200/B                                                              +0     620               
  g200/CO                HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g199/B                                                              +0     695               
  g199/S                 HA1D0BWP16P90(timing)         3  3.5   47   +64     758 R             
  wbin_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     758               
  wbin_reg[1]/CP         setup                                   0   +58     816 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1184ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  42:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1152__2802/A1                                                      +0     691               
  g1152__2802/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     738 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     738               
    RC_CGIC_INST/CP      setup                                   0   +67     805 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1195ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  43:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1155__8246/A1                                                      +0     691               
  g1155__8246/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     738 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     738               
    RC_CGIC_INST/CP      setup                                   0   +67     805 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1195ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  44:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1157__6131/A1                                                      +0     691               
  g1157__6131/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     738 R             
  RC_CG_HIER_INST11/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     738               
    RC_CGIC_INST/CP      setup                                   0   +67     805 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1195ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST11/RC_CGIC_INST/E

path  45:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g1175__5107/A2                                                      +0     597               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     691 F             
  g1158__1881/A1                                                      +0     691               
  g1158__1881/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     738 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     738               
    RC_CGIC_INST/CP      setup                                   0   +67     805 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1195ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  46:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][0]/CP                                               0    +0       0 R             
  mem_reg[0][0]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1014__7482/B2                                                      +0      96               
  g1014__7482/ZN         AOI22D0BWP16P90(timing)       1  1.2   47   +42     138 R             
  g884__5477/A4                                                       +0     138               
  g884__5477/ZN          ND4D0BWP16P90(timing)         1  1.3   74   +71     209 F             
  g855__6417/A1                                                       +0     209               
  g855__6417/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     299 F             
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                           25    +0     299 F             
                         out port                                     +0     299 F             
(fp.sdc_line_36_324_1)   ext delay                                  +500     799 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1201ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][0]/CP
End-point    : read_if_rdata[0]

path  47:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][1]/CP                                               0    +0       0 R             
  mem_reg[0][1]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1011__6131/B2                                                      +0      96               
  g1011__6131/ZN         AOI22D0BWP16P90(timing)       1  1.2   47   +42     138 R             
  g882__7410/A4                                                       +0     138               
  g882__7410/ZN          ND4D0BWP16P90(timing)         1  1.3   74   +71     209 F             
  g852__2346/A1                                                       +0     209               
  g852__2346/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     299 F             
async_fifo_i_fifomem_inst/rdata[1] 
read_if_rdata[1]         interconnect                           25    +0     299 F             
                         out port                                     +0     299 F             
(fp.sdc_line_36_323_1)   ext delay                                  +500     799 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1201ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][1]/CP
End-point    : read_if_rdata[1]

path  48:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][2]/CP                                               0    +0       0 R             
  mem_reg[0][2]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1009__8246/B2                                                      +0      96               
  g1009__8246/ZN         AOI22D0BWP16P90(timing)       1  1.2   47   +42     138 R             
  g873__5115/A4                                                       +0     138               
  g873__5115/ZN          ND4D0BWP16P90(timing)         1  1.3   74   +71     209 F             
  g856__5477/A1                                                       +0     209               
  g856__5477/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     299 F             
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                           25    +0     299 F             
                         out port                                     +0     299 F             
(fp.sdc_line_36_322_1)   ext delay                                  +500     799 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1201ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][2]/CP
End-point    : read_if_rdata[2]

path  49:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][3]/CP                                               0    +0       0 R             
  mem_reg[0][3]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1015__4733/B2                                                      +0      96               
  g1015__4733/ZN         AOI22D0BWP16P90(timing)       1  1.2   47   +42     138 R             
  g886__5107/A4                                                       +0     138               
  g886__5107/ZN          ND4D0BWP16P90(timing)         1  1.3   74   +71     209 F             
  g853__1666/A1                                                       +0     209               
  g853__1666/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     299 F             
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                           25    +0     299 F             
                         out port                                     +0     299 F             
(fp.sdc_line_36_321_1)   ext delay                                  +500     799 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1201ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][3]/CP
End-point    : read_if_rdata[3]

path  50:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][4]/CP                                               0    +0       0 R             
  mem_reg[0][4]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1012__1881/B2                                                      +0      96               
  g1012__1881/ZN         AOI22D0BWP16P90(timing)       1  1.2   47   +42     138 R             
  g883__6417/A4                                                       +0     138               
  g883__6417/ZN          ND4D0BWP16P90(timing)         1  1.3   74   +71     209 F             
  g849__9315/A1                                                       +0     209               
  g849__9315/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     299 F             
async_fifo_i_fifomem_inst/rdata[4] 
read_if_rdata[4]         interconnect                           25    +0     299 F             
                         out port                                     +0     299 F             
(fp.sdc_line_36_320_1)   ext delay                                  +500     799 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1201ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][4]/CP
End-point    : read_if_rdata[4]

