Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/nsh1/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto aa6a5f8fdfba4abda8a3b0b2db628f5e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CB_behav xil_defaultlib.tb_CB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv" Line 1. Module control_bresenham doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv" Line 1. Module data_bresenham doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_bresenham
Compiling module xil_defaultlib.data_bresenham
Compiling module xil_defaultlib.tb_CB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CB_behav
