--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s2000,fg456,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    6.856(R)|lcd_clk_OBUF      |   0.000|
data_out<1> |    7.567(R)|lcd_clk_OBUF      |   0.000|
data_out<2> |    8.433(R)|lcd_clk_OBUF      |   0.000|
data_out<3> |    5.991(R)|lcd_clk_OBUF      |   0.000|
data_out<4> |    8.902(R)|lcd_clk_OBUF      |   0.000|
data_out<5> |    9.474(R)|lcd_clk_OBUF      |   0.000|
data_out<6> |    8.509(R)|lcd_clk_OBUF      |   0.000|
data_out<7> |    9.848(R)|lcd_clk_OBUF      |   0.000|
data_out<8> |    8.174(R)|lcd_clk_OBUF      |   0.000|
data_out<9> |   10.189(R)|lcd_clk_OBUF      |   0.000|
data_out<10>|    7.476(R)|lcd_clk_OBUF      |   0.000|
data_out<11>|    7.247(R)|lcd_clk_OBUF      |   0.000|
data_out<12>|    7.123(R)|lcd_clk_OBUF      |   0.000|
data_out<13>|    7.587(R)|lcd_clk_OBUF      |   0.000|
data_out<14>|    6.964(R)|lcd_clk_OBUF      |   0.000|
data_out<15>|    6.744(R)|lcd_clk_OBUF      |   0.000|
------------+------------+------------------+--------+

Clock RSTB to Pad
------------+------------+----------------------+--------+
            | clk (edge) |                      | Clock  |
Destination |   to PAD   |Internal Clock(s)     | Phase  |
------------+------------+----------------------+--------+
de          |    9.633(F)|u_tft_lcd/de_i_not0001|   0.000|
------------+------------+----------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.205|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    7.576|         |
RSTB           |         |         |    1.477|    1.477|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK            |lcd_clk        |    7.160|
---------------+---------------+---------+


Analysis completed Wed Jun 03 17:22:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



