{:input (genetic.crossover/dumb-crossover 322524323 (genetic.mutation/change-names-remove-clause 2060313866 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 737917688 (genetic.mutation/change-constant-value 1290520998 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10_11 , \\wire1_:missing , wire2_6, \\wire22_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  wire \\wire12_:missing ;\n  wire wire19_6;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  wire \\wire23_:missing_40 ;\n  wire wire24;\n  wire wire25_30;\n  wire wire26_31;\n  wire wire27_32;\n  wire wire28_35;\n  wire wire28_39;\n  wire \\wire29_:missing ;\n  output wire2_6;\n  wire wire2_6;\n  wire wire34_38;\n  wire \\wire34_:missing_1 ;\n  wire \\wire34_:missing_36 ;\n  wire wire37_15;\n  wire wire37_17;\n  wire wire37_29_30_32;\n  wire \\wire37_29_30_:missing ;\n  wire wire37_35;\n  wire wire37_36;\n  wire wire37_41;\n  wire \\wire37_:missing ;\n  wire \\wire37_:missing_10_13 ;\n  wire \\wire37_:missing_11_13 ;\n  wire \\wire37_:missing_32 ;\n  wire \\wire3_:missing ;\n  wire wire40;\n  wire wire41;\n  wire \\wire4_:missing_20_21 ;\n  wire wire5;\n  wire wire6_12;\n  wire wire7_13;\n  wire \\wire7_:missing ;\n  wire wire8_16;\n  wire wire9_19;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_14_1 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_33_43 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_6_42 ;\n  wire \\wire:missing_edge ;\n  assign wire2_6 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_15  = 4'h8 >> { \\wire:missing_edge , wire37_15 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_:missing_20_21 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_:missing_20_21 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire25_30;\n  assign wire26_31 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_32;\n  assign \\wire7_:missing  = 2'h1 >> wire7_13;\n  assign wire28_39 = 2'h1 >> wire28_35;\n  assign \\wire29_:missing  = 4'h2 >> { wire37_29_30_32, \\wire37_29_30_:missing  };\n  assign wire25_30 = 4'h8 >> { wire37_29_30_32, \\wire37_29_30_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire26_31, \\wire:missing_edge  };\n  assign wire27_32 = 4'h8 >> { \\wire37_:missing_32 , wire37_29_30_32 };\n  assign \\wire:missing_33_43  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire34_38 = 4'h2 >> { \\wire34_:missing_1 , \\wire34_:missing_36  };\n  assign wire28_35 = 4'h6 >> { wire37_35, \\wire:missing_edge  };\n  assign wire8_16 = 2'h1 >> \\wire:missing_edge ;\n  assign wire40 = 2'hx >> \\wire23_:missing_40 ;\n  assign \\wire9_:missing  = 2'h1 >> wire9_19;\n  assign \\wire:missing_10  = 4'h8 >> { \\wire37_:missing_10_13 , \\wire0_:missing_10_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire37_:missing_11_13 , \\wire0_:missing_10_11  };\n  assign \\wire12_:missing  = 4'h8 >> { wire6_12, \\wire:missing_edge  };\n  assign wire7_13 = 4'h8 >> { \\wire37_:missing_11_13 , \\wire37_:missing_10_13  };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire:missing_14_1 , \\wire:missing_14_1  };\n  assign \\wire3_:missing  = 1'h0;\n  assign \\wire4_:missing_20_21  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire23_:missing_40  = 1'h1;\n  assign wire24 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_43  = \\wire:missing_33_43 ;\n  assign \\wire:missing_edge  = \\wire:missing_6_42 ;\n  assign wire41 = wire37_41;\n  assign \\wire:missing_39  = wire28_39;\n  assign \\wire:missing_edge  = wire34_38;\n  assign \\wire37_:missing_11_13  = \\wire37_:missing ;\n  assign \\wire34_:missing_36  = wire37_36;\n  assign wire9_19 = wire19_6;\n  assign \\wire:missing_18  = \\wire:missing_edge ;\n  assign \\wire:missing_17  = wire37_17;\n  assign \\wire:missing_edge  = wire8_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:3.1-100.10\" *)\nmodule postsynth(\\wire0_:missing_10_11 , \\wire1_:missing , wire2_6, \\wire22_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:5.9-5.30\" *)\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:7.8-7.24\" *)\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:9.9-9.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:11.9-11.25\" *)\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:13.8-13.27\" *)\n  wire \\wire23_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:14.8-14.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:16.8-16.17\" *)\n  wire wire26_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:18.8-18.17\" *)\n  wire wire28_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:19.8-19.17\" *)\n  wire wire28_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:21.10-21.17\" *)\n  output wire2_6;\n  wire wire2_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:23.8-23.17\" *)\n  wire wire34_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:37.8-37.23\" *)\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:38.8-38.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:40.8-40.29\" *)\n  wire \\wire4_:missing_20_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:41.8-41.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:45.8-45.16\" *)\n  wire wire8_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:51.8-51.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:53.8-53.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:54.8-54.27\" *)\n  wire \\wire:missing_33_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:55.8-55.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:56.8-56.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:57.8-57.26\" *)\n  wire \\wire:missing_6_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/7647DB9F.v:58.8-58.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire12_:missing  = 1'hx;\n  assign \\wire23_:missing_40  = 1'h1;\n  assign wire24 = 1'h1;\n  assign wire26_31 = 1'hx;\n  assign wire28_35 = 1'hx;\n  assign wire28_39 = 1'hx;\n  assign wire2_6 = 1'hx;\n  assign wire34_38 = 1'hx;\n  assign \\wire3_:missing  = 1'h0;\n  assign wire40 = 1'hx;\n  assign \\wire4_:missing_20_21  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire8_16 = 1'hx;\n  assign \\wire:missing_15  = 1'hx;\n  assign \\wire:missing_18  = 1'hx;\n  assign \\wire:missing_33_43  = 1'hx;\n  assign \\wire:missing_39  = 1'hx;\n  assign \\wire:missing_43  = 1'hx;\n  assign \\wire:missing_6_42  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:44:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc/src/top.v'.\nSBY  3:44:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] Copy '/tmp/fuzzmount2DDF5D8C/7647DB9F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc/src/7647DB9F.v'.\nSBY  3:44:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] Copy '/tmp/fuzzmount2DDF5D8C/7647DB9F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc/src/7647DB9F.post.v'.\nSBY  3:44:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: abc pdr\nSBY  3:44:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:44:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] base: finished (returncode=0)\nSBY  3:44:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] aig: finished (returncode=0)\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: Warning: The network has no constraints.\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: finished (returncode=0)\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] engine_0: Status returned by engine: FAIL\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc'.\nSBY  3:44:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn3aaeewc] DONE (FAIL, rc=2)\n", :err ""}}}