#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 17 20:08:37 2026
# Process ID: 2783312
# Current directory: /home/ecegridfs/a/437mg061/ece437/processors
# Command line: vivado -mode batch -source /home/ecegrid/a/ece437l/tools/vivado_extra/bitstream_nonproject_gen.tcl -log build/bitstream_nonproject_gen.log -journal build/bitstream_nonproject_gen.jou -tclargs register_file 8  
# Log file: /home/ecegridfs/a/437mg061/ece437/processors/build/bitstream_nonproject_gen.log
# Journal file: /home/ecegridfs/a/437mg061/ece437/processors/build/bitstream_nonproject_gen.jou
# Running On: ee207lnx08.ecn.purdue.edu, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 4, Host memory: 16319 MB
#-----------------------------------------------------------
source /home/ecegrid/a/ece437l/tools/vivado_extra/bitstream_nonproject_gen.tcl
# set enable_debug 0
# proc print_debug {msg} {
#     global enable_debug
#     if {$enable_debug} { puts "DEBUG: $msg" }
# }
# set output_dir ./build
# file mkdir $output_dir
# if {[llength $argv] < 2} {
#     puts "Usage: vivado -mode batch -source <script_name>.tcl -tclargs <design_top> <num_cpus> \[timing] \[clock_period]"
#     exit 1
# }
# set design_top   [lindex $argv 0]
# set num_cpus     [lindex $argv 1]
# set do_timing    0
# if {[llength $argv] > 2 && [lindex $argv 2] eq "timing"} { set do_timing 1 }
# set clock_period ""
# if {[llength $argv] > 3} { set clock_period [lindex $argv 3] }
# set main_part "xc7s50csga324-1"
# if {$num_cpus > 8} { set max_threads 8 } else { set max_threads $num_cpus }
# set base_dir [file normalize [file dirname ./]]
# set_param general.maxThreads $max_threads
# puts "INFO: Starting non-project flow for top-level: '$design_top' on part '$main_part' with $max_threads threads."
INFO: Starting non-project flow for top-level: 'register_file' on part 'xc7s50csga324-1' with 8 threads.
# set filelist_path "build/design.f"
# if {![file exists $filelist_path]} { puts "ERROR: Filelist not found at '$filelist_path'."; exit 1 }
# set f_handle [open $filelist_path r];
# set f_content [read $f_handle];
# close $f_handle
# set main_sources [list];
# set main_xdc_files [list]
# foreach line [split $f_content "\n"] {
#     set line [string trim $line]
#     if {$line == "" || [string match "#*" $line]} { continue }
#     set full_path [file normalize [file join $base_dir $line]]
#     lappend main_sources $full_path
# }
# if {[string match "*_fpga" $design_top]} { lappend main_xdc_files "/home/ecegrid/a/ece437l/tools/vivado_extra/urbana.xdc" }
# if {$do_timing} {
#     set generated_xdc_path "$output_dir/generated_clock.xdc"; puts "INFO: Generating clock constraint file: $generated_xdc_path"
#     set f [open $generated_xdc_path "w"]
#     set target_period 10.0; if { $clock_period ne "" } { set target_period $clock_period }
#     set half_period [expr {$target_period / 2.0}]; set clk_port_name "CLK"
#     if {[string match "*_fpga" $design_top]} { set clk_port_name "CLK_100MHZ" }
#     puts $f "create_clock -period $target_period -name MAIN -waveform {0.000 $half_period} \[get_ports $clk_port_name\]"
#     if {$design_top == "system_fpga"} { puts $f "create_generated_clock -name CPUCLK -source \[get_ports CLK_100MHZ\] -divide_by 2 \[get_nets SYS/CPUCLK\]"
#     } elseif {$design_top == "system"} { puts $f "create_generated_clock -name CPUCLK -source \[get_ports CLK\] -divide_by 2 \[get_nets CPUCLK\]" }
#     close $f; lappend main_xdc_files $generated_xdc_path
# }
# set synth_dcp_file "$output_dir/${design_top}_synthesized.dcp"
# set impl_dcp_file "$output_dir/${design_top}_routed.dcp"
# set mem_file "meminit.hex"
# set run_main_synth 0
# set run_impl 0
# set sources_are_newer 0
# if {![file exists $synth_dcp_file]} {
#     puts "INFO: Main synthesis checkpoint not found. Synthesis is required."
#     set run_main_synth 1
# } else {
#     foreach src $main_sources {
#         if {[file mtime $src] > [file mtime $synth_dcp_file]} {
#             puts "INFO: Source file '[file tail $src]' is newer than the synthesis checkpoint."
#             set sources_are_newer 1
#             break
#         }
#     }
#     if {$sources_are_newer} {
#         puts "INFO: One or more source files are newer. Re-running main synthesis."
#         set run_main_synth 1
#     }
# }
INFO: Main synthesis checkpoint not found. Synthesis is required.
# if {$run_main_synth} {
#     set run_impl 1
# } elseif {![file exists $impl_dcp_file]} {
#     puts "INFO: Final implementation checkpoint not found. Implementation is required."
#     set run_impl 1
# } elseif {[file exists $mem_file] && [file mtime $mem_file] > [file mtime $impl_dcp_file]} {
#     puts "INFO: Memory initialization file is newer than the final implementation. Re-running implementation only."
#     set run_impl 1
# }
# if {!$run_main_synth && !$run_impl} {
#     puts "INFO: All outputs are up-to-date. Skipping flow. Generating reports."
# }
# if {$design_top == "system_fpga"} {
#     puts "INFO: Creating and configuring VIO IP for memory debug..."
#     create_ip -name vio -vendor xilinx.com -library ip -module_name mem_debug_vio
#     
#     set_property -dict [list \
#         CONFIG.C_NUM_PROBE_IN {1} \
#         CONFIG.C_PROBE_IN0_WIDTH {32} \
#         CONFIG.C_NUM_PROBE_OUT {1} \
#         CONFIG.C_PROBE_OUT0_WIDTH {14} \
#     ] [get_ips mem_debug_vio]
#     
#     puts "INFO: Generating IP target files..."
#     generate_target all [get_ips mem_debug_vio]
#     
#     puts "INFO: Launching out-of-context synthesis for the VIO IP..."
#     create_ip_run [get_ips mem_debug_vio]
#     launch_runs [get_runs mem_debug_vio_synth_1] -j 32
#     wait_on_run [get_runs mem_debug_vio_synth_1]
#     
#     puts "INFO: VIO IP created and synthesized successfully."
# }
# if {$run_main_synth || $run_impl} {    
#     if {!$run_main_synth && $run_impl} {
#         puts "INFO: Skipping synthesis. Opening existing synthesized checkpoint."
#         open_checkpoint $synth_dcp_file
#         puts "INFO: Reading design constraints..."
#         foreach xdc $main_xdc_files { read_xdc $xdc }
#     } else {
#         puts "INFO: Reading main design sources (including RAM)..."
#         read_verilog -sv $main_sources
#         puts "INFO: Reading design constraints..."; foreach xdc $main_xdc_files { read_xdc $xdc }
#     }
# 
#     if {$run_main_synth} {
#         puts "INFO: Starting main synthesis..."
#         synth_design -top $design_top -part $main_part -directive RuntimeOptimized \
#             -verilog_define {USE_VIVADO VIVADO_MAPPED} -include_dirs "./include"
#         write_checkpoint -force $synth_dcp_file
#     }
#     
#     if {$run_impl} {
#         puts "INFO: Starting implementation..."
#         if {![string match "*_fpga" $design_top]} {
#             set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
#             set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
#         }
#         opt_design
#         place_design -directive RuntimeOptimized
#         route_design -directive RuntimeOptimized
#         write_checkpoint -force $impl_dcp_file; puts "INFO: Implementation checkpoint written to '$impl_dcp_file'."
#         write_verilog -force -mode funcsim "mapped/${design_top}.sv"
# 
#         if {[string match "*_fpga" $design_top]} { 
#             puts "INFO: Writing bitstream..."; write_bitstream -force $output_dir/$design_top.bit
#             # puts "INFO: Writing memory map info..."; write_mem_info -force $output_dir/$design_top.mmi
#         }
#     }
# }
INFO: Reading main design sources (including RAM)...
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1569.750 ; gain = 33.867 ; free physical = 415 ; free virtual = 15472
INFO: Reading design constraints...
INFO: Starting main synthesis...
Command: synth_design -top register_file -part xc7s50csga324-1 -directive RuntimeOptimized -verilog_define {USE_VIVADO VIVADO_MAPPED} -include_dirs ./include
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2784135
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.371 ; gain = 415.680 ; free physical = 215 ; free virtual = 14794
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'WORD_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:22]
WARNING: [Synth 8-11067] parameter 'WBYTES' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:23]
WARNING: [Synth 8-11067] parameter 'OP_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:26]
WARNING: [Synth 8-11067] parameter 'REG_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:28]
WARNING: [Synth 8-11067] parameter 'FUNC7_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:29]
WARNING: [Synth 8-11067] parameter 'FUNC3_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:30]
WARNING: [Synth 8-11067] parameter 'IMM_W_I' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:31]
WARNING: [Synth 8-11067] parameter 'IMM_W_U_J' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:32]
WARNING: [Synth 8-11067] parameter 'AOP_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:35]
WARNING: [Synth 8-11067] parameter 'ITAG_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:38]
WARNING: [Synth 8-11067] parameter 'IIDX_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:39]
WARNING: [Synth 8-11067] parameter 'IBLK_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:40]
WARNING: [Synth 8-11067] parameter 'IBYT_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:41]
WARNING: [Synth 8-11067] parameter 'DTAG_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:44]
WARNING: [Synth 8-11067] parameter 'DIDX_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:45]
WARNING: [Synth 8-11067] parameter 'DBLK_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:46]
WARNING: [Synth 8-11067] parameter 'DBYT_W' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:47]
WARNING: [Synth 8-11067] parameter 'DWAY_ASS' declared inside package 'cpu_types_pkg' shall be treated as localparam [/home/ecegridfs/a/437mg061/ece437/processors/include/cpu_types_pkg.vh:48]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/ecegridfs/a/437mg061/ece437/processors/source/register_file.sv:2]
INFO: [Synth 8-6157] synthesizing module 'register_file_if' [/home/ecegridfs/a/437mg061/ece437/processors/include/register_file_if.vh:13]
INFO: [Synth 8-6155] done synthesizing module 'register_file_if' (0#1) [/home/ecegridfs/a/437mg061/ece437/processors/include/register_file_if.vh:13]
INFO: [Synth 8-6157] synthesizing module 'register_file_if' [/home/ecegridfs/a/437mg061/ece437/processors/include/register_file_if.vh:13]
INFO: [Synth 8-6155] done synthesizing module 'register_file_if' (0#1) [/home/ecegridfs/a/437mg061/ece437/processors/include/register_file_if.vh:13]
WARNING: [Synth 8-330] inout connections inferred for interface port 'register_file_if' with no modport [/home/ecegridfs/a/437mg061/ece437/processors/source/register_file.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/ecegridfs/a/437mg061/ece437/processors/source/register_file.sv:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.309 ; gain = 491.617 ; free physical = 192 ; free virtual = 14698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.121 ; gain = 509.430 ; free physical = 190 ; free virtual = 14696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.125 ; gain = 517.434 ; free physical = 190 ; free virtual = 14696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.109 ; gain = 536.418 ; free physical = 189 ; free virtual = 14673
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 158 ; free virtual = 14550
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 157 ; free virtual = 14549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT5  |    64|
|4     |LUT6  |   543|
|5     |MUXF7 |   256|
|6     |FDCE  |   992|
|7     |IBUF  |    50|
|8     |OBUF  |    64|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1971|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.648 ; gain = 652.957 ; free physical = 153 ; free virtual = 14546
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.656 ; gain = 652.957 ; free physical = 152 ; free virtual = 14545
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.793 ; gain = 0.000 ; free physical = 428 ; free virtual = 14821
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'register_file' is not ideal for floorplanning, since the cellview 'register_file' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.480 ; gain = 0.000 ; free physical = 356 ; free virtual = 14757
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a5c5d152
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2312.516 ; gain = 742.766 ; free physical = 355 ; free virtual = 14756
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1750.679; main = 1611.103; forked = 431.712
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3779.641; main = 2312.484; forked = 1626.527
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.496 ; gain = 0.000 ; free physical = 355 ; free virtual = 14756
INFO: [Common 17-1381] The checkpoint '/home/ecegridfs/a/437mg061/ece437/processors/build/register_file_synthesized.dcp' has been generated.
INFO: Starting implementation...
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2432.539 ; gain = 64.031 ; free physical = 353 ; free virtual = 14753

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16ee75f08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.359 ; gain = 178.820 ; free physical = 264 ; free virtual = 14667

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16ee75f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 183 ; free virtual = 14434

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16ee75f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 183 ; free virtual = 14434
Phase 1 Initialization | Checksum: 16ee75f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 183 ; free virtual = 14434

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 182 ; free virtual = 14434

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 182 ; free virtual = 14433
Phase 2 Timer Update And Timing Data Collection | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 182 ; free virtual = 14433

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 181 ; free virtual = 14432
Retarget | Checksum: 16ee75f08
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 180 ; free virtual = 14432
Constant propagation | Checksum: 16ee75f08
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2864.266 ; gain = 0.000 ; free physical = 180 ; free virtual = 14432
Sweep | Checksum: 16ee75f08
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431
BUFG optimization | Checksum: 16ee75f08
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431
Shift Register Optimization | Checksum: 16ee75f08
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431
Post Processing Netlist | Checksum: 16ee75f08
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.281 ; gain = 0.000 ; free physical = 180 ; free virtual = 14431
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431
Phase 9 Finalization | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2896.281 ; gain = 32.016 ; free physical = 180 ; free virtual = 14431
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.281 ; gain = 0.000 ; free physical = 180 ; free virtual = 14431

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16ee75f08

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.281 ; gain = 0.000 ; free physical = 178 ; free virtual = 14430

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16ee75f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.281 ; gain = 0.000 ; free physical = 178 ; free virtual = 14430

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.281 ; gain = 0.000 ; free physical = 178 ; free virtual = 14430
Ending Netlist Obfuscation Task | Checksum: 16ee75f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.281 ; gain = 0.000 ; free physical = 178 ; free virtual = 14430
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2896.281 ; gain = 527.773 ; free physical = 178 ; free virtual = 14430
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 175 ; free virtual = 14428
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9218db6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 175 ; free virtual = 14428
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 175 ; free virtual = 14428

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ad67b945

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 182 ; free virtual = 14430

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2516c854f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14428

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2516c854f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14428
Phase 1 Placer Initialization | Checksum: 2516c854f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14428

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2516c854f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 179 ; free virtual = 14428

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2516c854f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 179 ; free virtual = 14428

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2516c854f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 179 ; free virtual = 14428

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 1b3bc9b41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 189 ; free virtual = 14432
Phase 2 Global Placement | Checksum: 1b3bc9b41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 189 ; free virtual = 14431

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3bc9b41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 187 ; free virtual = 14430

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 279da24b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 187 ; free virtual = 14429

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2015d49ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 187 ; free virtual = 14429

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2015d49ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 187 ; free virtual = 14429

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423
Phase 3 Detail Placement | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423
Phase 4.3 Placer Reporting | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27d799025

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423
Ending Placer Task | Checksum: 18437a889

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.297 ; gain = 0.000 ; free physical = 180 ; free virtual = 14423
51 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bb161ad3 ConstDB: 0 ShapeSum: c9218db6 RouteDB: 0
Post Restoration Checksum: NetGraph: ffa41b0e | NumContArr: 14ac6520 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 299a27568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 187 ; free virtual = 14429

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 299a27568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 187 ; free virtual = 14429

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 299a27568

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 187 ; free virtual = 14429
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1393
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1393
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ce09f49b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2ce09f49b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 28db622ce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428
Phase 3 Initial Routing | Checksum: 28db622ce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428
Phase 4 Rip-up And Reroute | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428
Phase 6 Post Hold Fix | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.574823 %
  Global Horizontal Routing Utilization  = 0.725924 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 185 ; free virtual = 14428

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2bac490ad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 191 ; free virtual = 14432

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22d08c79b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 193 ; free virtual = 14434
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 129c72067

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 193 ; free virtual = 14434
Ending Routing Task | Checksum: 129c72067

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 195 ; free virtual = 14436

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2993.332 ; gain = 65.035 ; free physical = 194 ; free virtual = 14436
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 194 ; free virtual = 14435
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 192 ; free virtual = 14435
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 192 ; free virtual = 14435
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 191 ; free virtual = 14435
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 191 ; free virtual = 14435
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 191 ; free virtual = 14435
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 191 ; free virtual = 14435
INFO: [Common 17-1381] The checkpoint '/home/ecegridfs/a/437mg061/ece437/processors/build/register_file_routed.dcp' has been generated.
INFO: Implementation checkpoint written to './build/register_file_routed.dcp'.
# if {[file exists $impl_dcp_file]} {
#     puts "INFO: Opening final checkpoint to generate reports."; open_checkpoint $impl_dcp_file
#     if {$do_timing} {
#         puts "================================================================"; puts "Calculating Maximum Frequency (Fmax) for each clock..."
#         set all_clocks [get_clocks]
#         foreach clock_name [get_property NAME $all_clocks] {
#             if {[llength [get_clocks $clock_name]] > 0} {
#                 set target_period [get_property PERIOD [get_clocks $clock_name]]
#                 set timing_paths [get_timing_paths -setup -nworst 1 -max_paths 1 -from [get_clocks $clock_name] -to [get_clocks $clock_name]]
#                 if {[llength $timing_paths] > 0} {
#                     set wns [get_property SLACK $timing_paths]; set actual_period [expr {$target_period - $wns}]
#                     if {$actual_period > 0} {
#                         set fmax_mhz [expr {1000.0 / $actual_period}]; set target_fmax_mhz [expr {1000.0 / $target_period}]
#                         puts [format "  - Clock: %-15s | Target: %7.2f MHz | Fmax: %7.2f MHz" $clock_name $target_fmax_mhz $fmax_mhz]
#                     } else { puts "  - Clock: $clock_name -> Path failed timing too severely to calculate Fmax." }
#                 } else { puts "  - Clock: $clock_name -> No intra-clock paths found." }
#             }
#         }
#         puts "================================================================"
#     }
#     report_utilization -file $output_dir/utilization.rpt; report_timing_summary -file $output_dir/timing.rpt
#     puts "INFO: Reports generated in '$output_dir'."
# } else { puts "WARNING: Final checkpoint not found. Cannot generate reports." }
INFO: Opening final checkpoint to generate reports.
Command: open_checkpoint ./build/register_file_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 187 ; free virtual = 14430
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 187 ; free virtual = 14430
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'register_file' is not ideal for floorplanning, since the cellview 'register_file' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Read PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Read Physdb Files: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Restored from archive | CPU: 0.120000 secs | Memory: 2.091614 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.332 ; gain = 0.000 ; free physical = 186 ; free virtual = 14429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: Reports generated in './build'.
# puts "INFO: Script finished successfully."
INFO: Script finished successfully.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 20:09:45 2026...
