`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 14 2020 14:45:40 KST (Dec 14 2020 05:45:40 UTC)

module bias_addr_gen_MuxAdd2i1u16u16u1_4(in3, in2, ctrl1, out1);
  input [15:0] in3, in2;
  input ctrl1;
  output [15:0] out1;
  wire [15:0] in3, in2;
  wire ctrl1;
  wire [15:0] out1;
  wire inc_add_26_2_n_0, inc_add_26_2_n_1, inc_add_26_2_n_3,
       inc_add_26_2_n_4, inc_add_26_2_n_6, inc_add_26_2_n_8,
       inc_add_26_2_n_9, inc_add_26_2_n_11;
  wire inc_add_26_2_n_12, inc_add_26_2_n_13, inc_add_26_2_n_15,
       inc_add_26_2_n_16, inc_add_26_2_n_18, inc_add_26_2_n_19,
       inc_add_26_2_n_22, inc_add_26_2_n_27;
  wire inc_add_26_2_n_29, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16;
  MX2XL g164(.A (in3[9]), .B (n_10), .S0 (ctrl1), .Y (out1[9]));
  MX2XL g165(.A (in3[15]), .B (n_16), .S0 (ctrl1), .Y (out1[15]));
  MX2XL g166(.A (in3[12]), .B (n_13), .S0 (ctrl1), .Y (out1[12]));
  MX2XL g167(.A (in3[2]), .B (n_3), .S0 (ctrl1), .Y (out1[2]));
  OAI22X1 g168(.A0 (n_1), .A1 (ctrl1), .B0 (n_0), .B1 (in2[0]), .Y
       (out1[0]));
  MX2XL g169(.A (in3[1]), .B (n_2), .S0 (ctrl1), .Y (out1[1]));
  MX2XL g170(.A (in3[8]), .B (n_9), .S0 (ctrl1), .Y (out1[8]));
  MX2XL g171(.A (in3[11]), .B (n_12), .S0 (ctrl1), .Y (out1[11]));
  MX2XL g172(.A (n_11), .B (in3[10]), .S0 (n_0), .Y (out1[10]));
  MX2XL g173(.A (n_7), .B (in3[6]), .S0 (n_0), .Y (out1[6]));
  MX2XL g174(.A (in3[14]), .B (n_15), .S0 (ctrl1), .Y (out1[14]));
  MX2XL g175(.A (in3[13]), .B (n_14), .S0 (ctrl1), .Y (out1[13]));
  MX2XL g176(.A (in3[7]), .B (n_8), .S0 (ctrl1), .Y (out1[7]));
  MX2XL g177(.A (n_6), .B (in3[5]), .S0 (n_0), .Y (out1[5]));
  MX2XL g178(.A (in3[4]), .B (n_5), .S0 (ctrl1), .Y (out1[4]));
  MX2XL g179(.A (n_4), .B (in3[3]), .S0 (n_0), .Y (out1[3]));
  INVX1 g180(.A (in3[0]), .Y (n_1));
  INVX1 g181(.A (ctrl1), .Y (n_0));
  XNOR2X1 inc_add_26_2_g145(.A (in2[15]), .B (inc_add_26_2_n_29), .Y
       (n_16));
  XNOR2X1 inc_add_26_2_g146(.A (in2[14]), .B (inc_add_26_2_n_27), .Y
       (n_15));
  NAND2BX1 inc_add_26_2_g147(.AN (inc_add_26_2_n_27), .B (in2[14]), .Y
       (inc_add_26_2_n_29));
  XNOR2X1 inc_add_26_2_g148(.A (in2[13]), .B (inc_add_26_2_n_22), .Y
       (n_14));
  NAND3BXL inc_add_26_2_g149(.AN (inc_add_26_2_n_18), .B (in2[13]), .C
       (in2[12]), .Y (inc_add_26_2_n_27));
  XNOR2X1 inc_add_26_2_g150(.A (in2[11]), .B (inc_add_26_2_n_19), .Y
       (n_12));
  XNOR2X1 inc_add_26_2_g151(.A (in2[9]), .B (inc_add_26_2_n_15), .Y
       (n_10));
  XNOR2X1 inc_add_26_2_g152(.A (in2[12]), .B (inc_add_26_2_n_18), .Y
       (n_13));
  XNOR2X1 inc_add_26_2_g153(.A (in2[7]), .B (inc_add_26_2_n_13), .Y
       (n_8));
  NAND2BX1 inc_add_26_2_g154(.AN (inc_add_26_2_n_18), .B (in2[12]), .Y
       (inc_add_26_2_n_22));
  XNOR2X1 inc_add_26_2_g155(.A (in2[5]), .B (inc_add_26_2_n_9), .Y
       (n_6));
  XOR2XL inc_add_26_2_g156(.A (in2[10]), .B (inc_add_26_2_n_16), .Y
       (n_11));
  NAND2X1 inc_add_26_2_g157(.A (in2[10]), .B (inc_add_26_2_n_16), .Y
       (inc_add_26_2_n_19));
  NAND4XL inc_add_26_2_g158(.A (in2[11]), .B (in2[10]), .C
       (inc_add_26_2_n_0), .D (inc_add_26_2_n_11), .Y
       (inc_add_26_2_n_18));
  MXI2XL inc_add_26_2_g159(.A (inc_add_26_2_n_12), .B
       (inc_add_26_2_n_11), .S0 (in2[8]), .Y (n_9));
  NOR2BX1 inc_add_26_2_g160(.AN (inc_add_26_2_n_0), .B
       (inc_add_26_2_n_12), .Y (inc_add_26_2_n_16));
  NAND2X1 inc_add_26_2_g161(.A (in2[8]), .B (inc_add_26_2_n_11), .Y
       (inc_add_26_2_n_15));
  XOR2XL inc_add_26_2_g162(.A (in2[6]), .B (inc_add_26_2_n_8), .Y
       (n_7));
  NAND2X1 inc_add_26_2_g163(.A (in2[6]), .B (inc_add_26_2_n_8), .Y
       (inc_add_26_2_n_13));
  INVX1 inc_add_26_2_g164(.A (inc_add_26_2_n_12), .Y
       (inc_add_26_2_n_11));
  NAND4XL inc_add_26_2_g165(.A (in2[7]), .B (in2[6]), .C
       (inc_add_26_2_n_1), .D (inc_add_26_2_n_6), .Y
       (inc_add_26_2_n_12));
  XOR2XL inc_add_26_2_g166(.A (in2[4]), .B (inc_add_26_2_n_6), .Y
       (n_5));
  NAND2X1 inc_add_26_2_g167(.A (in2[4]), .B (inc_add_26_2_n_6), .Y
       (inc_add_26_2_n_9));
  AND2XL inc_add_26_2_g168(.A (inc_add_26_2_n_1), .B
       (inc_add_26_2_n_6), .Y (inc_add_26_2_n_8));
  XNOR2X1 inc_add_26_2_g169(.A (in2[3]), .B (inc_add_26_2_n_4), .Y
       (n_4));
  AND3XL inc_add_26_2_g170(.A (in2[3]), .B (in2[2]), .C
       (inc_add_26_2_n_3), .Y (inc_add_26_2_n_6));
  XOR2XL inc_add_26_2_g171(.A (in2[2]), .B (inc_add_26_2_n_3), .Y
       (n_3));
  NAND2X1 inc_add_26_2_g172(.A (in2[2]), .B (inc_add_26_2_n_3), .Y
       (inc_add_26_2_n_4));
  ADDHX1 inc_add_26_2_g173(.A (in2[1]), .B (in2[0]), .CO
       (inc_add_26_2_n_3), .S (n_2));
  AND2XL inc_add_26_2_g174(.A (in2[5]), .B (in2[4]), .Y
       (inc_add_26_2_n_1));
  AND2XL inc_add_26_2_g175(.A (in2[9]), .B (in2[8]), .Y
       (inc_add_26_2_n_0));
endmodule


