Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep 22 17:19:27 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_divider_To_1Hz/clkout_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_divider_to_20hz/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_10kHz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.881        0.000                      0                  630        0.141        0.000                      0                  630        4.500        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.881        0.000                      0                  630        0.141        0.000                      0                  630        4.500        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.368ns (24.708%)  route 4.169ns (75.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.716     5.319    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  FSM_PB_L/t_reg[1]/Q
                         net (fo=2, routed)           0.958     6.795    FSM_PB_L/t_reg_n_0_[1]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.759    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.085 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.378    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.502 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.206    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.895    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.019 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.836    10.855    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.597    15.020    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[5]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.736    FSM_PB_L/t_reg[5]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.368ns (24.708%)  route 4.169ns (75.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.716     5.319    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  FSM_PB_L/t_reg[1]/Q
                         net (fo=2, routed)           0.958     6.795    FSM_PB_L/t_reg_n_0_[1]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.759    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.085 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.378    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.502 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.206    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.895    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.019 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.836    10.855    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.597    15.020    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.736    FSM_PB_L/t_reg[6]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.368ns (24.708%)  route 4.169ns (75.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.716     5.319    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  FSM_PB_L/t_reg[1]/Q
                         net (fo=2, routed)           0.958     6.795    FSM_PB_L/t_reg_n_0_[1]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.759    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.085 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.378    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.502 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.206    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.895    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.019 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.836    10.855    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.597    15.020    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[7]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.736    FSM_PB_L/t_reg[7]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.368ns (24.708%)  route 4.169ns (75.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.716     5.319    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  FSM_PB_L/t_reg[1]/Q
                         net (fo=2, routed)           0.958     6.795    FSM_PB_L/t_reg_n_0_[1]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.759    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.085 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.378    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.502 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.206    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.895    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.019 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.836    10.855    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.597    15.020    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y84          FDRE                                         r  FSM_PB_L/t_reg[8]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.736    FSM_PB_L/t_reg[8]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.304ns (23.579%)  route 4.226ns (76.421%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.717     5.320    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y84          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.788    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.150     6.938 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.751    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.077 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.369    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.493 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.197    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.887    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.011 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.850    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    FSM_PB_L/t_reg[1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.304ns (23.579%)  route 4.226ns (76.421%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.717     5.320    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y84          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.788    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.150     6.938 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.751    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.077 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.369    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.493 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.197    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.887    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.011 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.850    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[2]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    FSM_PB_L/t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.304ns (23.579%)  route 4.226ns (76.421%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.717     5.320    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y84          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.788    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.150     6.938 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.751    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.077 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.369    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.493 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.197    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.887    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.011 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.850    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[3]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    FSM_PB_L/t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.304ns (23.579%)  route 4.226ns (76.421%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.717     5.320    FSM_PB_L/t_reg[26]_0
    SLICE_X7Y84          FDRE                                         r  FSM_PB_L/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  FSM_PB_L/t_reg[0]/Q
                         net (fo=3, routed)           1.013     6.788    FSM_PB_L/t_reg_n_0_[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.150     6.938 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.751    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.077 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.369    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.493 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.197    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.321 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.887    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.011 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.850    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.596    15.019    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[4]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    FSM_PB_L/t_reg[4]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.368ns (25.353%)  route 4.028ns (74.647%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.716     5.319    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  FSM_PB_L/t_reg[1]/Q
                         net (fo=2, routed)           0.958     6.795    FSM_PB_L/t_reg_n_0_[1]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.759    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.085 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.378    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.502 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.206    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.895    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.019 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.695    10.714    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  FSM_PB_L/t_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.598    15.021    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y85          FDRE                                         r  FSM_PB_L/t_reg[10]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.737    FSM_PB_L/t_reg[10]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.368ns (25.353%)  route 4.028ns (74.647%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.716     5.319    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y83          FDRE                                         r  FSM_PB_L/t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  FSM_PB_L/t_reg[1]/Q
                         net (fo=2, routed)           0.958     6.795    FSM_PB_L/t_reg_n_0_[1]
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.152     6.947 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=2, routed)           0.812     7.759    FSM_PB_L/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.326     8.085 f  FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0/O
                         net (fo=1, routed)           0.292     8.378    FSM_PB_L/FSM_sequential_CurrentState[1]_i_4__0_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.502 r  FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=3, routed)           0.704     9.206    FSM_PB_L/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  FSM_PB_L/t[26]_i_2__0/O
                         net (fo=2, routed)           0.566     9.895    FSM_PB_L/p_0_in
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.019 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.695    10.714    FSM_PB_L/t[26]_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  FSM_PB_L/t_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.598    15.021    FSM_PB_L/t_reg[26]_0
    SLICE_X6Y85          FDRE                                         r  FSM_PB_L/t_reg[11]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.737    FSM_PB_L/t_reg[11]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_horas/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_horas/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X15Y91         FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Formato_Hora/Double_Dabble_horas/shift_reg[3]/Q
                         net (fo=4, routed)           0.089     1.723    Formato_Hora/Double_Dabble_horas/shift_reg_n_0_[3]
    SLICE_X14Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  Formato_Hora/Double_Dabble_horas/shift[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.768    Formato_Hora/Double_Dabble_horas/shift[4]_i_1__2_n_0
    SLICE_X14Y91         FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y91         FDRE                                         r  Formato_Hora/Double_Dabble_horas/shift_reg[4]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.121     1.627    Formato_Hora/Double_Dabble_horas/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X10Y96         FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Formato_Hora/Double_Dabble_minutos/shift_reg[3]/Q
                         net (fo=4, routed)           0.062     1.721    Formato_Hora/Double_Dabble_minutos/shift_reg_n_0_[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.766 r  Formato_Hora/Double_Dabble_minutos/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Formato_Hora/Double_Dabble_minutos/shift[4]_i_1_n_0
    SLICE_X11Y96         FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X11Y96         FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[4]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.092     1.599    Formato_Hora/Double_Dabble_minutos/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X15Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.134     1.769    Formato_Alarma/Double_Dabble_horas/state[1]
    SLICE_X14Y93         LUT3 (Prop_lut3_I2_O)        0.048     1.817 r  Formato_Alarma/Double_Dabble_horas/counter[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.817    Formato_Alarma/Double_Dabble_horas/counter[1]_i_1__6_n_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[1]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.131     1.638    Formato_Alarma/Double_Dabble_horas/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X15Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.138     1.773    Formato_Alarma/Double_Dabble_horas/state[1]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.048     1.821 r  Formato_Alarma/Double_Dabble_horas/counter[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.821    Formato_Alarma/Double_Dabble_horas/counter[3]_i_1__4_n_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[3]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.131     1.638    Formato_Alarma/Double_Dabble_horas/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X15Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.134     1.769    Formato_Alarma/Double_Dabble_horas/state[1]
    SLICE_X14Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  Formato_Alarma/Double_Dabble_horas/counter[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.814    Formato_Alarma/Double_Dabble_horas/counter[0]_i_1__4_n_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.120     1.627    Formato_Alarma/Double_Dabble_horas/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X15Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Formato_Alarma/Double_Dabble_horas/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.138     1.773    Formato_Alarma/Double_Dabble_horas/state[1]
    SLICE_X14Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.818 r  Formato_Alarma/Double_Dabble_horas/counter[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.818    Formato_Alarma/Double_Dabble_horas/counter[2]_i_1__4_n_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y93         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/counter_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.121     1.628    Formato_Alarma/Double_Dabble_horas/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X12Y94         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.148     1.642 r  Formato_Alarma/Double_Dabble_horas/shift_reg[2]/Q
                         net (fo=4, routed)           0.073     1.716    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[2]
    SLICE_X13Y94         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X13Y94         FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[3]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.017     1.524    Formato_Alarma/Double_Dabble_horas/bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Memoria_HORA/T2_rom_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Memoria_HORA/T2_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X9Y92          FDRE                                         r  Memoria_HORA/T2_rom_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Memoria_HORA/T2_rom_reg[0]/Q
                         net (fo=8, routed)           0.149     1.783    Memoria_HORA/T2[0]
    SLICE_X8Y92          LUT5 (Prop_lut5_I3_O)        0.048     1.831 r  Memoria_HORA/T2_rom[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    Memoria_HORA/p_0_in__1[3]
    SLICE_X8Y92          FDRE                                         r  Memoria_HORA/T2_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y92          FDRE                                         r  Memoria_HORA/T2_rom_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.131     1.637    Memoria_HORA/T2_rom_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.203%)  route 0.153ns (44.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.575     1.494    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X11Y95         FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Formato_Hora/Double_Dabble_minutos/counter_reg[1]/Q
                         net (fo=9, routed)           0.153     1.789    Formato_Hora/Double_Dabble_minutos/Q[1]
    SLICE_X10Y94         LUT5 (Prop_lut5_I1_O)        0.048     1.837 r  Formato_Hora/Double_Dabble_minutos/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    Formato_Hora/Double_Dabble_minutos/counter[3]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.846     2.011    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X10Y94         FDRE                                         r  Formato_Hora/Double_Dabble_minutos/counter_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.131     1.641    Formato_Hora/Double_Dabble_minutos/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Memoria_HORA/T2_rom_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Memoria_HORA/T2_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X9Y92          FDRE                                         r  Memoria_HORA/T2_rom_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Memoria_HORA/T2_rom_reg[0]/Q
                         net (fo=8, routed)           0.149     1.783    Memoria_HORA/T2[0]
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  Memoria_HORA/T2_rom[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    Memoria_HORA/p_0_in__1[2]
    SLICE_X8Y92          FDRE                                         r  Memoria_HORA/T2_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y92          FDRE                                         r  Memoria_HORA/T2_rom_reg[2]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121     1.627    Memoria_HORA/T2_rom_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     CLK_divider_To_1Hz/clkout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     CLK_divider_To_1Hz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.006ns  (logic 5.891ns (42.059%)  route 8.115ns (57.941%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.670     4.149    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.273 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.161     4.434    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.558 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.948     5.507    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.631 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.892     6.523    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.647 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.599     7.245    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.153     7.398 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.846    10.244    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762    14.006 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.006    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.891ns  (logic 5.660ns (40.748%)  route 8.231ns (59.252%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.943     3.422    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.546 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     4.557    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     4.681 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     5.653    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.777 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     6.534    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.658 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.848     7.507    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.124     7.631 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.700    10.330    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.891 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.891    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.849ns  (logic 5.677ns (40.988%)  route 8.173ns (59.012%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.670     4.149    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.161     4.434    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.558 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.948     5.507    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.631 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.892     6.523    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.533     7.180    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.304 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.969    10.272    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.849 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.849    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 5.650ns (40.917%)  route 8.158ns (59.083%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          2.670     4.149    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.273 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.161     4.434    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_30_n_0
    SLICE_X14Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.558 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.948     5.507    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.631 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.892     6.523    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.599     7.245    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.369 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.888    10.258    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.808 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.808    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.693ns  (logic 5.845ns (42.684%)  route 7.848ns (57.316%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.943     3.422    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.546 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     4.557    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     4.681 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     5.653    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.777 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     6.534    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838     7.497    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.152     7.649 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.327     9.976    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    13.693 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.693    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.557ns  (logic 5.633ns (41.551%)  route 7.924ns (58.449%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.943     3.422    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.546 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     4.557    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     4.681 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     5.653    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.777 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     6.534    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.658 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838     7.497    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.621 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.403    10.024    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.557 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.557    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 5.867ns (43.497%)  route 7.621ns (56.503%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.943     3.422    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.546 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     4.557    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     4.681 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     5.653    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.777 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     6.534    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.658 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.848     7.507    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.150     7.657 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.090     9.747    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    13.488 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.488    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_to_display/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.160ns (42.966%)  route 5.521ns (57.034%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDCE                         0.000     0.000 r  BCD_to_display/contador_anodos/count_reg[1]/C
    SLICE_X12Y90         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  BCD_to_display/contador_anodos/count_reg[1]/Q
                         net (fo=29, routed)          1.011     1.529    BCD_to_display/contador_anodos/count[1]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.124     1.653 r  BCD_to_display/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           4.510     6.163    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.681 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.681    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 4.449ns (46.455%)  route 5.129ns (53.545%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.884     1.362    contador_segundos/Q[1]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.295     1.657 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          1.524     3.181    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.305 r  contador_segundos/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.720     6.026    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.578 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.578    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 4.451ns (47.561%)  route 4.908ns (52.439%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.884     1.362    contador_segundos/Q[1]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.295     1.657 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          1.264     2.922    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.046 r  contador_segundos/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.759     5.805    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     9.359 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.359    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.129     0.293    contador_segundos/Q[0]
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.045     0.338 r  contador_segundos/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    contador_segundos/p_0_in[3]
    SLICE_X9Y89          FDCE                                         r  contador_segundos/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.128     0.292    contador_segundos/Q[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.048     0.340 r  contador_segundos/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    contador_segundos/p_0_in[2]
    SLICE_X9Y89          FDCE                                         r  contador_segundos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.213ns (62.351%)  route 0.129ns (37.649%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.129     0.293    contador_segundos/Q[0]
    SLICE_X9Y89          LUT5 (Prop_lut5_I3_O)        0.049     0.342 r  contador_segundos/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    contador_segundos/p_0_in[4]
    SLICE_X9Y89          FDCE                                         r  contador_segundos/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[5]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[5]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[5]
    SLICE_X5Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[5]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[7]/C
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[7]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[7]
    SLICE_X7Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[7]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[8]/C
    SLICE_X3Y86          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[8]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[8]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[8]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[8]_i_1_n_0
    SLICE_X3Y86          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[9]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[9]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[9]
    SLICE_X5Y85          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[9]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[0]/C
    SLICE_X9Y86          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    ALARMA_LEDs/Q[0]
    SLICE_X9Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  ALARMA_LEDs/LEDsf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ALARMA_LEDs/LEDsf[0]_i_1_n_0
    SLICE_X9Y86          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[12]/C
    SLICE_X5Y87          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[12]/Q
                         net (fo=2, routed)           0.168     0.309    ALARMA_LEDs/Q[12]
    SLICE_X5Y87          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  ALARMA_LEDs/LEDsf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ALARMA_LEDs/LEDsf[12]_i_1_n_0
    SLICE_X5Y87          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[2]/C
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    ALARMA_LEDs/Q[2]
    SLICE_X1Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  ALARMA_LEDs/LEDsf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ALARMA_LEDs/LEDsf[2]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.650ns  (logic 4.699ns (40.332%)  route 6.951ns (59.668%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.848    10.513    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.124    10.637 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.700    13.337    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.898 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.898    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 4.893ns (42.211%)  route 6.699ns (57.789%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.450    10.115    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.117    10.232 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.846    13.078    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.762    16.840 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.840    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 4.715ns (40.854%)  route 6.826ns (59.146%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.454    10.119    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.124    10.243 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.969    13.212    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.789 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.789    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.452ns  (logic 4.883ns (42.640%)  route 6.569ns (57.360%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838    10.503    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.152    10.655 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.327    12.982    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    16.700 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.700    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.430ns  (logic 4.688ns (41.016%)  route 6.742ns (58.984%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.450    10.115    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.124    10.239 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.888    13.128    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.678 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.678    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.316ns  (logic 4.672ns (41.282%)  route 6.645ns (58.718%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838    10.503    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.124    10.627 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.403    13.030    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.564 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.564    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 4.905ns (43.614%)  route 6.342ns (56.386%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.645     5.248    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X14Y92         FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  Formato_Hora/Double_Dabble_horas/bcd_reg[4]/Q
                         net (fo=1, routed)           0.663     6.429    BCD_to_display/contador_anodos/hora_display[23]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.553 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           1.011     7.564    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.688 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.972     8.660    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.784 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.757     9.541    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.665 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.848    10.513    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I3_O)        0.150    10.663 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.090    12.753    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    16.495 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.495    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 5.146ns (48.507%)  route 5.462ns (51.493%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.646     5.249    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X11Y92         FDRE                                         r  Memoria_HORA/T3_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  Memoria_HORA/T3_rom_reg[3]/Q
                         net (fo=12, routed)          1.031     6.699    Memoria_HORA/T3__0[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.296     6.995 r  Memoria_HORA/LEDs2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.995    ALARMA_LEDs/S[1]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.565 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          2.085     9.650    contador_segundos/CO[0]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.313     9.963 r  contador_segundos/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.346    12.309    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    15.857 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.857    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 5.151ns (48.761%)  route 5.412ns (51.239%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.646     5.249    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X11Y92         FDRE                                         r  Memoria_HORA/T3_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  Memoria_HORA/T3_rom_reg[3]/Q
                         net (fo=12, routed)          1.031     6.699    Memoria_HORA/T3__0[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.296     6.995 r  Memoria_HORA/LEDs2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.995    ALARMA_LEDs/S[1]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.565 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          1.871     9.436    contador_segundos/CO[0]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.313     9.749 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.510    12.259    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.812 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.812    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.435ns  (logic 5.168ns (49.529%)  route 5.267ns (50.471%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.646     5.249    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X11Y92         FDRE                                         r  Memoria_HORA/T3_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  Memoria_HORA/T3_rom_reg[3]/Q
                         net (fo=12, routed)          1.031     6.699    Memoria_HORA/T3__0[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.296     6.995 r  Memoria_HORA/LEDs2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.995    ALARMA_LEDs/S[1]
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.565 r  ALARMA_LEDs/LEDs2_carry/CO[2]
                         net (fo=15, routed)          1.521     9.086    contador_segundos/CO[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.313     9.399 r  contador_segundos/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.715    12.113    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    15.684 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.684    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.189ns (34.535%)  route 0.358ns (65.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.169     1.804    FSM_tiempo/Q[3]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.852 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.189     2.041    contador_segundos/AR[0]
    SLICE_X8Y89          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.189ns (34.535%)  route 0.358ns (65.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.169     1.804    FSM_tiempo/Q[3]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.852 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.189     2.041    contador_segundos/AR[0]
    SLICE_X8Y89          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.189ns (34.535%)  route 0.358ns (65.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.169     1.804    FSM_tiempo/Q[3]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.852 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.189     2.041    contador_segundos/AR[0]
    SLICE_X9Y89          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.189ns (34.535%)  route 0.358ns (65.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.169     1.804    FSM_tiempo/Q[3]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.852 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.189     2.041    contador_segundos/AR[0]
    SLICE_X9Y89          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.189ns (34.535%)  route 0.358ns (65.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.169     1.804    FSM_tiempo/Q[3]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.852 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.189     2.041    contador_segundos/AR[0]
    SLICE_X9Y89          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.189ns (34.535%)  route 0.358ns (65.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.169     1.804    FSM_tiempo/Q[3]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.852 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.189     2.041    contador_segundos/AR[0]
    SLICE_X9Y89          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.385ns (66.422%)  route 0.700ns (33.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.574     1.493    Formato_Hora/shift_reg[7]
    SLICE_X10Y92         FDRE                                         r  Formato_Hora/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  Formato_Hora/LED_reg/Q
                         net (fo=1, routed)           0.700     2.358    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.579 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.579    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.556ns (62.267%)  route 0.943ns (37.733%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.573     1.492    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X10Y89         FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.162     1.818    BCD_to_display/contador_anodos/alarma_display[8]
    SLICE_X10Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.098    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.043     2.141 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.546     2.687    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.304     3.991 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.991    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.519ns (59.108%)  route 1.051ns (40.892%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.573     1.492    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X10Y89         FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.162     1.818    BCD_to_display/contador_anodos/alarma_display[8]
    SLICE_X10Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.098    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.043     2.141 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.654     2.795    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.267     4.063 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.063    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.488ns (57.350%)  route 1.107ns (42.650%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.573     1.492    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X10Y89         FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  Formato_Alarma/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.162     1.818    BCD_to_display/contador_anodos/alarma_display[8]
    SLICE_X10Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.098    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.045     2.143 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.710     2.853    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.088 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.088    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.142ns  (logic 1.631ns (20.033%)  route 6.511ns (79.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.718     8.142    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y95          FDCE                                         f  CLK_divider_to_20hz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y95          FDCE                                         r  CLK_divider_to_20hz/counter_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.142ns  (logic 1.631ns (20.033%)  route 6.511ns (79.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.718     8.142    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y95          FDCE                                         f  CLK_divider_to_20hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y95          FDCE                                         r  CLK_divider_to_20hz/counter_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.142ns  (logic 1.631ns (20.033%)  route 6.511ns (79.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.718     8.142    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y95          FDCE                                         f  CLK_divider_to_20hz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y95          FDCE                                         r  CLK_divider_to_20hz/counter_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.142ns  (logic 1.631ns (20.033%)  route 6.511ns (79.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.718     8.142    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y95          FDCE                                         f  CLK_divider_to_20hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y95          FDCE                                         r  CLK_divider_to_20hz/counter_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.631ns (20.388%)  route 6.369ns (79.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.576     8.000    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y94          FDCE                                         f  CLK_divider_to_20hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y94          FDCE                                         r  CLK_divider_to_20hz/counter_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.631ns (20.388%)  route 6.369ns (79.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.576     8.000    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y94          FDCE                                         f  CLK_divider_to_20hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y94          FDCE                                         r  CLK_divider_to_20hz/counter_reg[13]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.631ns (20.388%)  route 6.369ns (79.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.576     8.000    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y94          FDCE                                         f  CLK_divider_to_20hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y94          FDCE                                         r  CLK_divider_to_20hz/counter_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.631ns (20.388%)  route 6.369ns (79.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.576     8.000    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y94          FDCE                                         f  CLK_divider_to_20hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y94          FDCE                                         r  CLK_divider_to_20hz/counter_reg[15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.631ns (20.388%)  route 6.369ns (79.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.576     8.000    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y94          FDCE                                         f  CLK_divider_to_20hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y94          FDCE                                         r  CLK_divider_to_20hz/counter_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 1.631ns (20.388%)  route 6.369ns (79.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.793     5.300    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     5.424 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         2.576     8.000    CLK_divider_to_20hz/AR[0]
    SLICE_X4Y94          FDCE                                         f  CLK_divider_to_20hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.603     5.026    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X4Y94          FDCE                                         r  CLK_divider_to_20hz/counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.413%)  route 0.144ns (50.587%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=7, routed)           0.144     0.285    Memoria_HORA/T1_rom_reg[5]_1[2]
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.844     2.009    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.145%)  route 0.152ns (51.855%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=20, routed)          0.152     0.293    Memoria_HORA/T1_rom_reg[5]_1[3]
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.844     2.009    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.942%)  route 0.187ns (57.058%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=18, routed)          0.187     0.328    Memoria_HORA/T1_rom_reg[5]_1[5]
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.844     2.009    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.652%)  route 0.191ns (56.348%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.191     0.339    Memoria_HORA/T1_rom_reg[5]_1[1]
    SLICE_X9Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.844     2.009    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X9Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.581%)  route 0.242ns (65.419%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=19, routed)          0.242     0.370    Memoria_HORA/T1_rom_reg[5]_1[4]
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.844     2.009    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.265%)  route 0.265ns (61.735%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.265     0.429    Memoria_HORA/T1_rom_reg[5]_1[0]
    SLICE_X9Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.844     2.009    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X9Y88          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            PB_Debouncer_R/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.235ns (38.485%)  route 0.376ns (61.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.376     0.612    PB_Debouncer_R/BTNR_IBUF
    SLICE_X1Y85          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.872     2.037    PB_Debouncer_R/delay_timer_reg[0]_0
    SLICE_X1Y85          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.271ns (39.593%)  route 0.413ns (60.407%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=19, routed)          0.131     0.259    contador_segundos/Q[4]
    SLICE_X9Y89          LUT4 (Prop_lut4_I3_O)        0.098     0.357 r  contador_segundos/FSM_onehot_CurrentState[4]_i_3/O
                         net (fo=3, routed)           0.283     0.639    FSM_PB_L/FSM_onehot_CurrentState_reg[3]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.684 r  FSM_PB_L/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.684    FSM_tiempo/D[2]
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y90          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.271ns (36.108%)  route 0.480ns (63.892%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  contador_segundos/count_reg[4]/Q
                         net (fo=19, routed)          0.131     0.259    contador_segundos/Q[4]
    SLICE_X9Y89          LUT4 (Prop_lut4_I3_O)        0.098     0.357 f  contador_segundos/FSM_onehot_CurrentState[4]_i_3/O
                         net (fo=3, routed)           0.349     0.706    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_1
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  FSM_tiempo/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.751    FSM_tiempo/FSM_onehot_CurrentState[0]_i_1_n_0
    SLICE_X8Y91          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X8Y91          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.271ns (36.108%)  route 0.480ns (63.892%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  contador_segundos/count_reg[4]/Q
                         net (fo=19, routed)          0.131     0.259    contador_segundos/Q[4]
    SLICE_X9Y89          LUT4 (Prop_lut4_I3_O)        0.098     0.357 f  contador_segundos/FSM_onehot_CurrentState[4]_i_3/O
                         net (fo=3, routed)           0.349     0.706    Memoria_HORA/FSM_onehot_CurrentState_reg[4]_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.751 r  Memoria_HORA/FSM_onehot_CurrentState[4]_i_1/O
                         net (fo=1, routed)           0.000     0.751    FSM_tiempo/D[3]
    SLICE_X9Y91          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.845     2.010    FSM_tiempo/FSM_onehot_CurrentState_reg[6]_2
    SLICE_X9Y91          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/C





