{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733555471871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733555471873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 01:11:11 2024 " "Processing started: Sat Dec  7 01:11:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733555471873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555471873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KnightsTour -c KnightsTour " "Command: quartus_map --read_settings_files=on --write_settings_files=off KnightsTour -c KnightsTour" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555471873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733555472411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733555472411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(2) " "Verilog HDL Declaration information at rst_synch.sv(2): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/project/quartus_test/rst_synch.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733555476557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/project/quartus_test/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n KnightsTour.sv(2) " "Verilog HDL Declaration information at KnightsTour.sv(2): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733555476592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knightstour.sv 1 1 " "Found 1 design units, including 1 entities, in source file knightstour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KnightsTour " "Found entity 1: KnightsTour" {  } { { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476597 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_synch.sv " "Can't analyze file -- file reset_synch.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733555476601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "UART_wrapper.sv" "" { Text "I:/ECE551/project/quartus_test/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tour_go TOUR_GO cmd_proc.sv(17) " "Verilog HDL Declaration information at cmd_proc.sv(17): object \"tour_go\" differs only in case from object \"TOUR_GO\" in the same scope" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733555476675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmd_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_proc " "Found entity 1: cmd_proc" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init INIT TourLogic.sv(35) " "Verilog HDL Declaration information at TourLogic.sv(35): object \"init\" differs only in case from object \"INIT\" in the same scope" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733555476801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tourlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tourlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TourLogic " "Found entity 1: TourLogic" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tourcmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tourcmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TourCmd " "Found entity 1: TourCmd" {  } { { "TourCmd.sv" "" { Text "I:/ECE551/project/quartus_test/TourCmd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PID " "Found entity 1: PID" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtrdrv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtrdrv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MtrDrv " "Found entity 1: MtrDrv" {  } { { "MtrDrv.sv" "" { Text "I:/ECE551/project/quartus_test/MtrDrv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555476981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555476981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sponge.sv 1 1 " "Found 1 design units, including 1 entities, in source file sponge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sponge " "Found entity 1: sponge" {  } { { "sponge.sv" "" { Text "I:/ECE551/project/quartus_test/sponge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/ECE551/project/quartus_test/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.sv" "" { Text "I:/ECE551/project/quartus_test/PWM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inertial_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file inertial_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inertial_integrator " "Found entity 1: inertial_integrator" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_intf.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_intf " "Found entity 1: IR_intf" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477232 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM3 " "Found entity 2: PWM3" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remotecomm.sv 1 1 " "Found 1 design units, including 1 entities, in source file remotecomm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RemoteComm_e " "Found entity 1: RemoteComm_e" {  } { { "RemoteComm.sv" "" { Text "I:/ECE551/project/quartus_test/RemoteComm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733555477348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555477348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KnightsTour " "Elaborating entity \"KnightsTour\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733555477521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "KnightsTour.sv" "iRST" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper UART_wrapper:iWRAP " "Elaborating entity \"UART_wrapper\" for hierarchy \"UART_wrapper:iWRAP\"" {  } { { "KnightsTour.sv" "iWRAP" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_wrapper:iWRAP\|UART:iUART0 " "Elaborating entity \"UART\" for hierarchy \"UART_wrapper:iWRAP\|UART:iUART0\"" {  } { { "UART_wrapper.sv" "iUART0" { Text "I:/ECE551/project/quartus_test/UART_wrapper.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_wrapper:iWRAP\|UART:iUART0\|UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"UART_wrapper:iWRAP\|UART:iUART0\|UART_tx:iTX\"" {  } { { "UART.sv" "iTX" { Text "I:/ECE551/project/quartus_test/UART.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_tx.sv(67) " "Verilog HDL assignment warning at UART_tx.sv(67): truncated value with size 32 to match size of target (12)" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477664 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(98) " "Verilog HDL assignment warning at UART_tx.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477664 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_tx:iTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_wrapper:iWRAP\|UART:iUART0\|UART_rx:iRX " "Elaborating entity \"UART_rx\" for hierarchy \"UART_wrapper:iWRAP\|UART:iUART0\|UART_rx:iRX\"" {  } { { "UART.sv" "iRX" { Text "I:/ECE551/project/quartus_test/UART.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_rx.sv(79) " "Verilog HDL assignment warning at UART_rx.sv(79): truncated value with size 32 to match size of target (12)" {  } { { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477701 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_rx:iRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.sv(108) " "Verilog HDL assignment warning at UART_rx.sv(108): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477701 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_rx:iRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_proc cmd_proc:iCMD " "Elaborating entity \"cmd_proc\" for hierarchy \"cmd_proc:iCMD\"" {  } { { "KnightsTour.sv" "iCMD" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cmd_proc.sv(76) " "Verilog HDL assignment warning at cmd_proc.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477708 "|KnightsTour|cmd_proc:iCMD"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cmd_proc.sv(145) " "Verilog HDL Case Statement information at cmd_proc.sv(145): all case item expressions in this case statement are onehot" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733555477709 "|KnightsTour|cmd_proc:iCMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TourLogic TourLogic:iTL " "Elaborating entity \"TourLogic\" for hierarchy \"TourLogic:iTL\"" {  } { { "KnightsTour.sv" "iTL" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477768 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TourLogic.sv(81) " "Verilog HDL Case Statement information at TourLogic.sv(81): all case item expressions in this case statement are onehot" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733555477789 "|KnightsTour|TourLogic:iTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TourLogic.sv(137) " "Verilog HDL assignment warning at TourLogic.sv(137): truncated value with size 32 to match size of target (5)" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477789 "|KnightsTour|TourLogic:iTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TourLogic.sv(139) " "Verilog HDL assignment warning at TourLogic.sv(139): truncated value with size 32 to match size of target (5)" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477790 "|KnightsTour|TourLogic:iTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TourCmd TourCmd:iTC " "Elaborating entity \"TourCmd\" for hierarchy \"TourCmd:iTC\"" {  } { { "KnightsTour.sv" "iTC" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TourCmd.sv(29) " "Verilog HDL assignment warning at TourCmd.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "TourCmd.sv" "" { Text "I:/ECE551/project/quartus_test/TourCmd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477832 "|KnightsTour|TourCmd:iTC"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TourCmd.sv(58) " "Verilog HDL Case Statement information at TourCmd.sv(58): all case item expressions in this case statement are onehot" {  } { { "TourCmd.sv" "" { Text "I:/ECE551/project/quartus_test/TourCmd.sv" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733555477832 "|KnightsTour|TourCmd:iTC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:iNEMO " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:iNEMO\"" {  } { { "KnightsTour.sv" "iNEMO" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477838 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inert_intf.sv(98) " "Verilog HDL Case Statement information at inert_intf.sv(98): all case item expressions in this case statement are onehot" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733555477854 "|KnightsTour|inert_intf:iNEMO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inertial_integrator inert_intf:iNEMO\|inertial_integrator:iINT " "Elaborating entity \"inertial_integrator\" for hierarchy \"inert_intf:iNEMO\|inertial_integrator:iINT\"" {  } { { "inert_intf.sv" "iINT" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477860 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inertial_integrator.sv(74) " "Verilog HDL Case Statement information at inertial_integrator.sv(74): all case item expressions in this case statement are onehot" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733555477876 "|KnightsTour|inert_intf:iNEMO|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 inertial_integrator.sv(131) " "Verilog HDL assignment warning at inertial_integrator.sv(131): truncated value with size 32 to match size of target (12)" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477876 "|KnightsTour|inert_intf:iNEMO|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 19 inertial_integrator.sv(188) " "Verilog HDL assignment warning at inertial_integrator.sv(188): truncated value with size 22 to match size of target (19)" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477877 "|KnightsTour|inert_intf:iNEMO|inertial_integrator:iINT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi inert_intf:iNEMO\|spi:ispi " "Elaborating entity \"spi\" for hierarchy \"inert_intf:iNEMO\|spi:ispi\"" {  } { { "inert_intf.sv" "ispi" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.sv(31) " "Verilog HDL assignment warning at spi.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477901 "|KnightsTour|inert_intf:iNEMO|spi:ispi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.sv(45) " "Verilog HDL assignment warning at spi.sv(45): truncated value with size 32 to match size of target (5)" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477901 "|KnightsTour|inert_intf:iNEMO|spi:ispi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID PID:iCNTRL " "Elaborating entity \"PID\" for hierarchy \"PID:iCNTRL\"" {  } { { "KnightsTour.sv" "iCNTRL" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PID.sv(70) " "Verilog HDL assignment warning at PID.sv(70): truncated value with size 32 to match size of target (15)" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555477907 "|KnightsTour|PID:iCNTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtrDrv MtrDrv:iMTR " "Elaborating entity \"MtrDrv\" for hierarchy \"MtrDrv:iMTR\"" {  } { { "KnightsTour.sv" "iMTR" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM MtrDrv:iMTR\|PWM:idUT " "Elaborating entity \"PWM\" for hierarchy \"MtrDrv:iMTR\|PWM:idUT\"" {  } { { "MtrDrv.sv" "idUT" { Text "I:/ECE551/project/quartus_test/MtrDrv.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555477983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm.sv(14) " "Verilog HDL assignment warning at pwm.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "pwm.sv" "" { Text "I:/ECE551/project/quartus_test/pwm.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555478000 "|KnightsTour|MtrDrv:iMTR|PWM:idUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_intf IR_intf:iIR " "Elaborating entity \"IR_intf\" for hierarchy \"IR_intf:iIR\"" {  } { { "KnightsTour.sv" "iIR" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555478006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 IR_intf.sv(30) " "Verilog HDL assignment warning at IR_intf.sv(30): truncated value with size 32 to match size of target (17)" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555478023 "|KnightsTour|IR_intf:iIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 IR_intf.sv(86) " "Verilog HDL assignment warning at IR_intf.sv(86): truncated value with size 32 to match size of target (23)" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555478023 "|KnightsTour|IR_intf:iIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM3 IR_intf:iIR\|PWM3:iDUTY " "Elaborating entity \"PWM3\" for hierarchy \"IR_intf:iIR\|PWM3:iDUTY\"" {  } { { "IR_intf.sv" "iDUTY" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555478029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 IR_intf.sv(140) " "Verilog HDL assignment warning at IR_intf.sv(140): truncated value with size 32 to match size of target (3)" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733555478046 "|KnightsTour|IR_intf:iIR|PWM3:iDUTY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sponge sponge:ISPNG " "Elaborating entity \"sponge\" for hierarchy \"sponge:ISPNG\"" {  } { { "KnightsTour.sv" "ISPNG" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555478046 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sponge.sv(50) " "Verilog HDL Case Statement information at sponge.sv(50): all case item expressions in this case statement are onehot" {  } { { "sponge.sv" "" { Text "I:/ECE551/project/quartus_test/sponge.sv" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733555478065 "|KnightsTour|sponge:ISPNG"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 8 -1 0 } } { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 78 -1 0 } } { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 90 -1 0 } } { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 74 -1 0 } } { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733555479178 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733555479178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733555479598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733555480298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551/project/quartus_test/KnightsTour.map.smsg " "Generated suppressed messages file I:/ECE551/project/quartus_test/KnightsTour.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555480367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733555480848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733555480848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1984 " "Implemented 1984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733555481277 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733555481277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1965 " "Implemented 1965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733555481277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733555481277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733555481390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 01:11:21 2024 " "Processing ended: Sat Dec  7 01:11:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733555481390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733555481390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733555481390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733555481390 ""}
