# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../SystemVerilog_sources/PKG_pwm.sv" \
"../../../../../SystemVerilog_sources/carrier_gen_16bits.sv" \
"../../../../../SystemVerilog_sources/compare_16bits.sv" \
"../../../../../SystemVerilog_sources/dead_time.sv" \
"../../../../../SystemVerilog_sources/div_clock.sv" \
"../../../../../SystemVerilog_sources/pwm_16bits.sv" \
"../../../../../SystemVerilog_sources/register_mask_16bits.sv" \
"../../../../../SystemVerilog_sources/TESTBENCH_pwm_16bits.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
