// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_93 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_1_val,
        x_3_val,
        x_8_val,
        x_9_val,
        x_11_val,
        x_15_val,
        x_16_val,
        x_17_val,
        x_19_val,
        x_23_val,
        x_28_val,
        x_29_val,
        x_36_val,
        x_37_val,
        x_39_val,
        x_44_val,
        x_48_val,
        x_49_val,
        x_50_val,
        x_52_val,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_8_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_15_val;
input  [17:0] x_16_val;
input  [17:0] x_17_val;
input  [17:0] x_19_val;
input  [17:0] x_23_val;
input  [17:0] x_28_val;
input  [17:0] x_29_val;
input  [17:0] x_36_val;
input  [17:0] x_37_val;
input  [17:0] x_39_val;
input  [17:0] x_44_val;
input  [17:0] x_48_val;
input  [17:0] x_49_val;
input  [17:0] x_50_val;
input  [17:0] x_52_val;
output  [11:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln86_fu_394_p2;
reg   [0:0] icmp_ln86_reg_1460;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_160_fu_406_p2;
reg   [0:0] icmp_ln86_160_reg_1469;
wire   [0:0] icmp_ln86_163_fu_424_p2;
reg   [0:0] icmp_ln86_163_reg_1475;
wire   [0:0] icmp_ln86_164_fu_430_p2;
reg   [0:0] icmp_ln86_164_reg_1481;
wire   [0:0] icmp_ln86_169_fu_460_p2;
reg   [0:0] icmp_ln86_169_reg_1487;
wire   [0:0] icmp_ln86_170_fu_466_p2;
reg   [0:0] icmp_ln86_170_reg_1493;
wire   [0:0] icmp_ln86_171_fu_472_p2;
reg   [0:0] icmp_ln86_171_reg_1499;
wire   [0:0] icmp_ln86_172_fu_478_p2;
reg   [0:0] icmp_ln86_172_reg_1505;
wire   [0:0] icmp_ln86_181_fu_532_p2;
reg   [0:0] icmp_ln86_181_reg_1511;
wire   [0:0] icmp_ln86_182_fu_538_p2;
reg   [0:0] icmp_ln86_182_reg_1516;
wire   [0:0] icmp_ln86_183_fu_544_p2;
reg   [0:0] icmp_ln86_183_reg_1521;
wire   [0:0] icmp_ln86_184_fu_550_p2;
reg   [0:0] icmp_ln86_184_reg_1526;
wire   [0:0] icmp_ln86_185_fu_556_p2;
reg   [0:0] icmp_ln86_185_reg_1531;
wire   [0:0] icmp_ln86_186_fu_562_p2;
reg   [0:0] icmp_ln86_186_reg_1536;
wire   [0:0] icmp_ln86_187_fu_568_p2;
reg   [0:0] icmp_ln86_187_reg_1541;
wire   [0:0] icmp_ln86_188_fu_574_p2;
reg   [0:0] icmp_ln86_188_reg_1546;
wire   [4:0] select_ln117_168_fu_954_p3;
reg   [4:0] select_ln117_168_reg_1551;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_159_fu_400_p2;
wire   [0:0] xor_ln104_76_fu_586_p2;
wire   [0:0] icmp_ln86_161_fu_412_p2;
wire   [0:0] and_ln102_fu_580_p2;
wire   [0:0] xor_ln104_78_fu_604_p2;
wire   [0:0] icmp_ln86_162_fu_418_p2;
wire   [0:0] and_ln104_fu_592_p2;
wire   [0:0] xor_ln104_79_fu_622_p2;
wire   [0:0] icmp_ln86_165_fu_436_p2;
wire   [0:0] and_ln102_195_fu_598_p2;
wire   [0:0] icmp_ln86_166_fu_442_p2;
wire   [0:0] and_ln104_32_fu_610_p2;
wire   [0:0] icmp_ln86_167_fu_448_p2;
wire   [0:0] and_ln102_196_fu_616_p2;
wire   [0:0] icmp_ln86_168_fu_454_p2;
wire   [0:0] and_ln104_33_fu_628_p2;
wire   [0:0] icmp_ln86_173_fu_484_p2;
wire   [0:0] and_ln102_199_fu_634_p2;
wire   [0:0] icmp_ln86_174_fu_490_p2;
wire   [0:0] xor_ln104_82_fu_640_p2;
wire   [0:0] and_ln102_208_fu_688_p2;
wire   [0:0] icmp_ln86_175_fu_496_p2;
wire   [0:0] and_ln102_200_fu_646_p2;
wire   [0:0] icmp_ln86_176_fu_502_p2;
wire   [0:0] xor_ln104_83_fu_652_p2;
wire   [0:0] and_ln102_211_fu_706_p2;
wire   [0:0] icmp_ln86_177_fu_508_p2;
wire   [0:0] and_ln102_201_fu_658_p2;
wire   [0:0] icmp_ln86_178_fu_514_p2;
wire   [0:0] xor_ln104_84_fu_664_p2;
wire   [0:0] and_ln102_214_fu_724_p2;
wire   [0:0] icmp_ln86_179_fu_520_p2;
wire   [0:0] and_ln102_202_fu_670_p2;
wire   [0:0] icmp_ln86_180_fu_526_p2;
wire   [0:0] xor_ln104_85_fu_676_p2;
wire   [0:0] and_ln102_217_fu_742_p2;
wire   [0:0] and_ln102_207_fu_682_p2;
wire   [0:0] xor_ln117_fu_754_p2;
wire   [0:0] and_ln102_209_fu_694_p2;
wire   [1:0] zext_ln117_fu_760_p1;
wire   [0:0] or_ln117_fu_764_p2;
wire   [1:0] select_ln117_fu_770_p3;
wire   [1:0] select_ln117_155_fu_778_p3;
wire   [0:0] and_ln102_210_fu_700_p2;
wire   [2:0] zext_ln117_19_fu_786_p1;
wire   [0:0] or_ln117_148_fu_790_p2;
wire   [2:0] select_ln117_156_fu_796_p3;
wire   [0:0] or_ln117_149_fu_804_p2;
wire   [0:0] and_ln102_212_fu_712_p2;
wire   [2:0] select_ln117_157_fu_810_p3;
wire   [0:0] or_ln117_150_fu_818_p2;
wire   [2:0] select_ln117_158_fu_824_p3;
wire   [2:0] select_ln117_159_fu_832_p3;
wire   [0:0] and_ln102_213_fu_718_p2;
wire   [3:0] zext_ln117_20_fu_840_p1;
wire   [0:0] or_ln117_151_fu_844_p2;
wire   [3:0] select_ln117_160_fu_850_p3;
wire   [0:0] or_ln117_152_fu_858_p2;
wire   [0:0] and_ln102_215_fu_730_p2;
wire   [3:0] select_ln117_161_fu_864_p3;
wire   [0:0] or_ln117_153_fu_872_p2;
wire   [3:0] select_ln117_162_fu_878_p3;
wire   [0:0] or_ln117_154_fu_886_p2;
wire   [0:0] and_ln102_216_fu_736_p2;
wire   [3:0] select_ln117_163_fu_892_p3;
wire   [0:0] or_ln117_155_fu_900_p2;
wire   [3:0] select_ln117_164_fu_906_p3;
wire   [0:0] or_ln117_156_fu_914_p2;
wire   [0:0] and_ln102_218_fu_748_p2;
wire   [3:0] select_ln117_165_fu_920_p3;
wire   [0:0] or_ln117_157_fu_928_p2;
wire   [3:0] select_ln117_166_fu_934_p3;
wire   [3:0] select_ln117_167_fu_942_p3;
wire   [4:0] zext_ln117_21_fu_950_p1;
wire   [0:0] xor_ln104_fu_962_p2;
wire   [0:0] xor_ln104_77_fu_972_p2;
wire   [0:0] and_ln102_194_fu_967_p2;
wire   [0:0] xor_ln104_80_fu_988_p2;
wire   [0:0] and_ln104_31_fu_977_p2;
wire   [0:0] xor_ln104_81_fu_1004_p2;
wire   [0:0] and_ln102_197_fu_983_p2;
wire   [0:0] and_ln104_34_fu_993_p2;
wire   [0:0] and_ln102_198_fu_999_p2;
wire   [0:0] and_ln104_35_fu_1009_p2;
wire   [0:0] and_ln102_203_fu_1015_p2;
wire   [0:0] xor_ln104_86_fu_1020_p2;
wire   [0:0] and_ln102_220_fu_1060_p2;
wire   [0:0] and_ln102_204_fu_1025_p2;
wire   [0:0] xor_ln104_87_fu_1030_p2;
wire   [0:0] and_ln102_223_fu_1076_p2;
wire   [0:0] and_ln102_205_fu_1035_p2;
wire   [0:0] xor_ln104_88_fu_1040_p2;
wire   [0:0] and_ln102_226_fu_1092_p2;
wire   [0:0] and_ln102_206_fu_1045_p2;
wire   [0:0] xor_ln104_89_fu_1050_p2;
wire   [0:0] and_ln102_229_fu_1108_p2;
wire   [0:0] and_ln102_219_fu_1055_p2;
wire   [0:0] or_ln117_158_fu_1119_p2;
wire   [0:0] or_ln117_159_fu_1124_p2;
wire   [0:0] and_ln102_221_fu_1065_p2;
wire   [4:0] select_ln117_169_fu_1129_p3;
wire   [0:0] or_ln117_160_fu_1136_p2;
wire   [4:0] select_ln117_170_fu_1142_p3;
wire   [0:0] or_ln117_161_fu_1150_p2;
wire   [0:0] and_ln102_222_fu_1071_p2;
wire   [4:0] select_ln117_171_fu_1155_p3;
wire   [0:0] or_ln117_162_fu_1163_p2;
wire   [4:0] select_ln117_172_fu_1169_p3;
wire   [0:0] or_ln117_163_fu_1177_p2;
wire   [0:0] and_ln102_224_fu_1081_p2;
wire   [4:0] select_ln117_173_fu_1183_p3;
wire   [0:0] or_ln117_164_fu_1191_p2;
wire   [4:0] select_ln117_174_fu_1197_p3;
wire   [0:0] or_ln117_165_fu_1205_p2;
wire   [0:0] and_ln102_225_fu_1087_p2;
wire   [4:0] select_ln117_175_fu_1210_p3;
wire   [0:0] or_ln117_166_fu_1218_p2;
wire   [4:0] select_ln117_176_fu_1224_p3;
wire   [0:0] or_ln117_167_fu_1232_p2;
wire   [0:0] and_ln102_227_fu_1097_p2;
wire   [4:0] select_ln117_177_fu_1238_p3;
wire   [0:0] or_ln117_168_fu_1246_p2;
wire   [4:0] select_ln117_178_fu_1252_p3;
wire   [0:0] or_ln117_169_fu_1260_p2;
wire   [0:0] and_ln102_228_fu_1103_p2;
wire   [4:0] select_ln117_179_fu_1266_p3;
wire   [0:0] or_ln117_170_fu_1274_p2;
wire   [4:0] select_ln117_180_fu_1280_p3;
wire   [0:0] or_ln117_171_fu_1288_p2;
wire   [0:0] and_ln102_230_fu_1113_p2;
wire   [4:0] select_ln117_181_fu_1294_p3;
wire   [0:0] or_ln117_172_fu_1302_p2;
wire   [4:0] select_ln117_182_fu_1308_p3;
wire   [11:0] agg_result_fu_1324_p65;
wire   [4:0] agg_result_fu_1324_p66;
wire   [11:0] agg_result_fu_1324_p67;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [4:0] agg_result_fu_1324_p1;
wire   [4:0] agg_result_fu_1324_p3;
wire   [4:0] agg_result_fu_1324_p5;
wire   [4:0] agg_result_fu_1324_p7;
wire   [4:0] agg_result_fu_1324_p9;
wire   [4:0] agg_result_fu_1324_p11;
wire   [4:0] agg_result_fu_1324_p13;
wire   [4:0] agg_result_fu_1324_p15;
wire   [4:0] agg_result_fu_1324_p17;
wire   [4:0] agg_result_fu_1324_p19;
wire   [4:0] agg_result_fu_1324_p21;
wire   [4:0] agg_result_fu_1324_p23;
wire   [4:0] agg_result_fu_1324_p25;
wire   [4:0] agg_result_fu_1324_p27;
wire   [4:0] agg_result_fu_1324_p29;
wire   [4:0] agg_result_fu_1324_p31;
wire  signed [4:0] agg_result_fu_1324_p33;
wire  signed [4:0] agg_result_fu_1324_p35;
wire  signed [4:0] agg_result_fu_1324_p37;
wire  signed [4:0] agg_result_fu_1324_p39;
wire  signed [4:0] agg_result_fu_1324_p41;
wire  signed [4:0] agg_result_fu_1324_p43;
wire  signed [4:0] agg_result_fu_1324_p45;
wire  signed [4:0] agg_result_fu_1324_p47;
wire  signed [4:0] agg_result_fu_1324_p49;
wire  signed [4:0] agg_result_fu_1324_p51;
wire  signed [4:0] agg_result_fu_1324_p53;
wire  signed [4:0] agg_result_fu_1324_p55;
wire  signed [4:0] agg_result_fu_1324_p57;
wire  signed [4:0] agg_result_fu_1324_p59;
wire  signed [4:0] agg_result_fu_1324_p61;
wire  signed [4:0] agg_result_fu_1324_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x3_U256(
    .din0(12'd3821),
    .din1(12'd117),
    .din2(12'd1035),
    .din3(12'd49),
    .din4(12'd3599),
    .din5(12'd3650),
    .din6(12'd1183),
    .din7(12'd3757),
    .din8(12'd3956),
    .din9(12'd131),
    .din10(12'd461),
    .din11(12'd3841),
    .din12(12'd3850),
    .din13(12'd3704),
    .din14(12'd4073),
    .din15(12'd3762),
    .din16(12'd4012),
    .din17(12'd3410),
    .din18(12'd416),
    .din19(12'd141),
    .din20(12'd3804),
    .din21(12'd91),
    .din22(12'd3826),
    .din23(12'd4094),
    .din24(12'd3296),
    .din25(12'd179),
    .din26(12'd443),
    .din27(12'd114),
    .din28(12'd4030),
    .din29(12'd3701),
    .din30(12'd281),
    .din31(12'd1207),
    .def(agg_result_fu_1324_p65),
    .sel(agg_result_fu_1324_p66),
    .dout(agg_result_fu_1324_p67)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln86_160_reg_1469 <= icmp_ln86_160_fu_406_p2;
        icmp_ln86_163_reg_1475 <= icmp_ln86_163_fu_424_p2;
        icmp_ln86_164_reg_1481 <= icmp_ln86_164_fu_430_p2;
        icmp_ln86_169_reg_1487 <= icmp_ln86_169_fu_460_p2;
        icmp_ln86_170_reg_1493 <= icmp_ln86_170_fu_466_p2;
        icmp_ln86_171_reg_1499 <= icmp_ln86_171_fu_472_p2;
        icmp_ln86_172_reg_1505 <= icmp_ln86_172_fu_478_p2;
        icmp_ln86_181_reg_1511 <= icmp_ln86_181_fu_532_p2;
        icmp_ln86_182_reg_1516 <= icmp_ln86_182_fu_538_p2;
        icmp_ln86_183_reg_1521 <= icmp_ln86_183_fu_544_p2;
        icmp_ln86_184_reg_1526 <= icmp_ln86_184_fu_550_p2;
        icmp_ln86_185_reg_1531 <= icmp_ln86_185_fu_556_p2;
        icmp_ln86_186_reg_1536 <= icmp_ln86_186_fu_562_p2;
        icmp_ln86_187_reg_1541 <= icmp_ln86_187_fu_568_p2;
        icmp_ln86_188_reg_1546 <= icmp_ln86_188_fu_574_p2;
        icmp_ln86_reg_1460 <= icmp_ln86_fu_394_p2;
        select_ln117_168_reg_1551 <= select_ln117_168_fu_954_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_fu_1324_p65 = 'bx;

assign agg_result_fu_1324_p66 = ((or_ln117_172_fu_1302_p2[0:0] == 1'b1) ? select_ln117_182_fu_1308_p3 : 5'd31);

assign and_ln102_194_fu_967_p2 = (xor_ln104_fu_962_p2 & icmp_ln86_160_reg_1469);

assign and_ln102_195_fu_598_p2 = (icmp_ln86_161_fu_412_p2 & and_ln102_fu_580_p2);

assign and_ln102_196_fu_616_p2 = (icmp_ln86_162_fu_418_p2 & and_ln104_fu_592_p2);

assign and_ln102_197_fu_983_p2 = (icmp_ln86_163_reg_1475 & and_ln102_194_fu_967_p2);

assign and_ln102_198_fu_999_p2 = (icmp_ln86_164_reg_1481 & and_ln104_31_fu_977_p2);

assign and_ln102_199_fu_634_p2 = (icmp_ln86_165_fu_436_p2 & and_ln102_195_fu_598_p2);

assign and_ln102_200_fu_646_p2 = (icmp_ln86_166_fu_442_p2 & and_ln104_32_fu_610_p2);

assign and_ln102_201_fu_658_p2 = (icmp_ln86_167_fu_448_p2 & and_ln102_196_fu_616_p2);

assign and_ln102_202_fu_670_p2 = (icmp_ln86_168_fu_454_p2 & and_ln104_33_fu_628_p2);

assign and_ln102_203_fu_1015_p2 = (icmp_ln86_169_reg_1487 & and_ln102_197_fu_983_p2);

assign and_ln102_204_fu_1025_p2 = (icmp_ln86_170_reg_1493 & and_ln104_34_fu_993_p2);

assign and_ln102_205_fu_1035_p2 = (icmp_ln86_171_reg_1499 & and_ln102_198_fu_999_p2);

assign and_ln102_206_fu_1045_p2 = (icmp_ln86_172_reg_1505 & and_ln104_35_fu_1009_p2);

assign and_ln102_207_fu_682_p2 = (icmp_ln86_173_fu_484_p2 & and_ln102_199_fu_634_p2);

assign and_ln102_208_fu_688_p2 = (xor_ln104_82_fu_640_p2 & icmp_ln86_174_fu_490_p2);

assign and_ln102_209_fu_694_p2 = (and_ln102_208_fu_688_p2 & and_ln102_195_fu_598_p2);

assign and_ln102_210_fu_700_p2 = (icmp_ln86_175_fu_496_p2 & and_ln102_200_fu_646_p2);

assign and_ln102_211_fu_706_p2 = (xor_ln104_83_fu_652_p2 & icmp_ln86_176_fu_502_p2);

assign and_ln102_212_fu_712_p2 = (and_ln104_32_fu_610_p2 & and_ln102_211_fu_706_p2);

assign and_ln102_213_fu_718_p2 = (icmp_ln86_177_fu_508_p2 & and_ln102_201_fu_658_p2);

assign and_ln102_214_fu_724_p2 = (xor_ln104_84_fu_664_p2 & icmp_ln86_178_fu_514_p2);

assign and_ln102_215_fu_730_p2 = (and_ln102_214_fu_724_p2 & and_ln102_196_fu_616_p2);

assign and_ln102_216_fu_736_p2 = (icmp_ln86_179_fu_520_p2 & and_ln102_202_fu_670_p2);

assign and_ln102_217_fu_742_p2 = (xor_ln104_85_fu_676_p2 & icmp_ln86_180_fu_526_p2);

assign and_ln102_218_fu_748_p2 = (and_ln104_33_fu_628_p2 & and_ln102_217_fu_742_p2);

assign and_ln102_219_fu_1055_p2 = (icmp_ln86_181_reg_1511 & and_ln102_203_fu_1015_p2);

assign and_ln102_220_fu_1060_p2 = (xor_ln104_86_fu_1020_p2 & icmp_ln86_182_reg_1516);

assign and_ln102_221_fu_1065_p2 = (and_ln102_220_fu_1060_p2 & and_ln102_197_fu_983_p2);

assign and_ln102_222_fu_1071_p2 = (icmp_ln86_183_reg_1521 & and_ln102_204_fu_1025_p2);

assign and_ln102_223_fu_1076_p2 = (xor_ln104_87_fu_1030_p2 & icmp_ln86_184_reg_1526);

assign and_ln102_224_fu_1081_p2 = (and_ln104_34_fu_993_p2 & and_ln102_223_fu_1076_p2);

assign and_ln102_225_fu_1087_p2 = (icmp_ln86_185_reg_1531 & and_ln102_205_fu_1035_p2);

assign and_ln102_226_fu_1092_p2 = (xor_ln104_88_fu_1040_p2 & icmp_ln86_186_reg_1536);

assign and_ln102_227_fu_1097_p2 = (and_ln102_226_fu_1092_p2 & and_ln102_198_fu_999_p2);

assign and_ln102_228_fu_1103_p2 = (icmp_ln86_187_reg_1541 & and_ln102_206_fu_1045_p2);

assign and_ln102_229_fu_1108_p2 = (xor_ln104_89_fu_1050_p2 & icmp_ln86_188_reg_1546);

assign and_ln102_230_fu_1113_p2 = (and_ln104_35_fu_1009_p2 & and_ln102_229_fu_1108_p2);

assign and_ln102_fu_580_p2 = (icmp_ln86_fu_394_p2 & icmp_ln86_159_fu_400_p2);

assign and_ln104_31_fu_977_p2 = (xor_ln104_fu_962_p2 & xor_ln104_77_fu_972_p2);

assign and_ln104_32_fu_610_p2 = (xor_ln104_78_fu_604_p2 & and_ln102_fu_580_p2);

assign and_ln104_33_fu_628_p2 = (xor_ln104_79_fu_622_p2 & and_ln104_fu_592_p2);

assign and_ln104_34_fu_993_p2 = (xor_ln104_80_fu_988_p2 & and_ln102_194_fu_967_p2);

assign and_ln104_35_fu_1009_p2 = (xor_ln104_81_fu_1004_p2 & and_ln104_31_fu_977_p2);

assign and_ln104_fu_592_p2 = (xor_ln104_76_fu_586_p2 & icmp_ln86_fu_394_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = agg_result_fu_1324_p67;

assign icmp_ln86_159_fu_400_p2 = (($signed(x_36_val) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_160_fu_406_p2 = (($signed(x_8_val) < $signed(18'd6429)) ? 1'b1 : 1'b0);

assign icmp_ln86_161_fu_412_p2 = (($signed(x_1_val) < $signed(18'd212040)) ? 1'b1 : 1'b0);

assign icmp_ln86_162_fu_418_p2 = (($signed(x_1_val) < $signed(18'd238731)) ? 1'b1 : 1'b0);

assign icmp_ln86_163_fu_424_p2 = (($signed(x_39_val) < $signed(18'd1215)) ? 1'b1 : 1'b0);

assign icmp_ln86_164_fu_430_p2 = (($signed(x_52_val) < $signed(18'd113153)) ? 1'b1 : 1'b0);

assign icmp_ln86_165_fu_436_p2 = (($signed(x_16_val) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_166_fu_442_p2 = (($signed(x_3_val) < $signed(18'd83395)) ? 1'b1 : 1'b0);

assign icmp_ln86_167_fu_448_p2 = (($signed(x_11_val) < $signed(18'd917)) ? 1'b1 : 1'b0);

assign icmp_ln86_168_fu_454_p2 = (($signed(x_3_val) < $signed(18'd84276)) ? 1'b1 : 1'b0);

assign icmp_ln86_169_fu_460_p2 = (($signed(x_19_val) < $signed(18'd500)) ? 1'b1 : 1'b0);

assign icmp_ln86_170_fu_466_p2 = (($signed(x_1_val) < $signed(18'd232381)) ? 1'b1 : 1'b0);

assign icmp_ln86_171_fu_472_p2 = (($signed(x_50_val) < $signed(18'd160324)) ? 1'b1 : 1'b0);

assign icmp_ln86_172_fu_478_p2 = (($signed(x_23_val) < $signed(18'd95)) ? 1'b1 : 1'b0);

assign icmp_ln86_173_fu_484_p2 = (($signed(x_37_val) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_174_fu_490_p2 = (($signed(x_9_val) < $signed(18'd782)) ? 1'b1 : 1'b0);

assign icmp_ln86_175_fu_496_p2 = (($signed(x_3_val) < $signed(18'd60512)) ? 1'b1 : 1'b0);

assign icmp_ln86_176_fu_502_p2 = (($signed(x_3_val) < $signed(18'd83417)) ? 1'b1 : 1'b0);

assign icmp_ln86_177_fu_508_p2 = (($signed(x_17_val) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_178_fu_514_p2 = (($signed(x_23_val) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_179_fu_520_p2 = (($signed(x_50_val) < $signed(18'd80572)) ? 1'b1 : 1'b0);

assign icmp_ln86_180_fu_526_p2 = (($signed(x_29_val) < $signed(18'd6353)) ? 1'b1 : 1'b0);

assign icmp_ln86_181_fu_532_p2 = (($signed(x_49_val) < $signed(18'd181484)) ? 1'b1 : 1'b0);

assign icmp_ln86_182_fu_538_p2 = (($signed(x_44_val) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_183_fu_544_p2 = (($signed(x_19_val) < $signed(18'd1046)) ? 1'b1 : 1'b0);

assign icmp_ln86_184_fu_550_p2 = (($signed(x_17_val) < $signed(18'd33)) ? 1'b1 : 1'b0);

assign icmp_ln86_185_fu_556_p2 = (($signed(x_1_val) < $signed(18'd242629)) ? 1'b1 : 1'b0);

assign icmp_ln86_186_fu_562_p2 = (($signed(x_48_val) < $signed(18'd188642)) ? 1'b1 : 1'b0);

assign icmp_ln86_187_fu_568_p2 = (($signed(x_52_val) < $signed(18'd126465)) ? 1'b1 : 1'b0);

assign icmp_ln86_188_fu_574_p2 = (($signed(x_28_val) < $signed(18'd77658)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_394_p2 = (($signed(x_15_val) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign or_ln117_148_fu_790_p2 = (and_ln102_210_fu_700_p2 | and_ln102_195_fu_598_p2);

assign or_ln117_149_fu_804_p2 = (and_ln102_200_fu_646_p2 | and_ln102_195_fu_598_p2);

assign or_ln117_150_fu_818_p2 = (or_ln117_149_fu_804_p2 | and_ln102_212_fu_712_p2);

assign or_ln117_151_fu_844_p2 = (and_ln102_fu_580_p2 | and_ln102_213_fu_718_p2);

assign or_ln117_152_fu_858_p2 = (and_ln102_fu_580_p2 | and_ln102_201_fu_658_p2);

assign or_ln117_153_fu_872_p2 = (or_ln117_152_fu_858_p2 | and_ln102_215_fu_730_p2);

assign or_ln117_154_fu_886_p2 = (and_ln102_fu_580_p2 | and_ln102_196_fu_616_p2);

assign or_ln117_155_fu_900_p2 = (or_ln117_154_fu_886_p2 | and_ln102_216_fu_736_p2);

assign or_ln117_156_fu_914_p2 = (or_ln117_154_fu_886_p2 | and_ln102_202_fu_670_p2);

assign or_ln117_157_fu_928_p2 = (or_ln117_156_fu_914_p2 | and_ln102_218_fu_748_p2);

assign or_ln117_158_fu_1119_p2 = (icmp_ln86_reg_1460 | and_ln102_219_fu_1055_p2);

assign or_ln117_159_fu_1124_p2 = (icmp_ln86_reg_1460 | and_ln102_203_fu_1015_p2);

assign or_ln117_160_fu_1136_p2 = (or_ln117_159_fu_1124_p2 | and_ln102_221_fu_1065_p2);

assign or_ln117_161_fu_1150_p2 = (icmp_ln86_reg_1460 | and_ln102_197_fu_983_p2);

assign or_ln117_162_fu_1163_p2 = (or_ln117_161_fu_1150_p2 | and_ln102_222_fu_1071_p2);

assign or_ln117_163_fu_1177_p2 = (or_ln117_161_fu_1150_p2 | and_ln102_204_fu_1025_p2);

assign or_ln117_164_fu_1191_p2 = (or_ln117_163_fu_1177_p2 | and_ln102_224_fu_1081_p2);

assign or_ln117_165_fu_1205_p2 = (icmp_ln86_reg_1460 | and_ln102_194_fu_967_p2);

assign or_ln117_166_fu_1218_p2 = (or_ln117_165_fu_1205_p2 | and_ln102_225_fu_1087_p2);

assign or_ln117_167_fu_1232_p2 = (or_ln117_165_fu_1205_p2 | and_ln102_205_fu_1035_p2);

assign or_ln117_168_fu_1246_p2 = (or_ln117_167_fu_1232_p2 | and_ln102_227_fu_1097_p2);

assign or_ln117_169_fu_1260_p2 = (or_ln117_165_fu_1205_p2 | and_ln102_198_fu_999_p2);

assign or_ln117_170_fu_1274_p2 = (or_ln117_169_fu_1260_p2 | and_ln102_228_fu_1103_p2);

assign or_ln117_171_fu_1288_p2 = (or_ln117_169_fu_1260_p2 | and_ln102_206_fu_1045_p2);

assign or_ln117_172_fu_1302_p2 = (or_ln117_171_fu_1288_p2 | and_ln102_230_fu_1113_p2);

assign or_ln117_fu_764_p2 = (and_ln102_209_fu_694_p2 | and_ln102_199_fu_634_p2);

assign select_ln117_155_fu_778_p3 = ((or_ln117_fu_764_p2[0:0] == 1'b1) ? select_ln117_fu_770_p3 : 2'd3);

assign select_ln117_156_fu_796_p3 = ((and_ln102_195_fu_598_p2[0:0] == 1'b1) ? zext_ln117_19_fu_786_p1 : 3'd4);

assign select_ln117_157_fu_810_p3 = ((or_ln117_148_fu_790_p2[0:0] == 1'b1) ? select_ln117_156_fu_796_p3 : 3'd5);

assign select_ln117_158_fu_824_p3 = ((or_ln117_149_fu_804_p2[0:0] == 1'b1) ? select_ln117_157_fu_810_p3 : 3'd6);

assign select_ln117_159_fu_832_p3 = ((or_ln117_150_fu_818_p2[0:0] == 1'b1) ? select_ln117_158_fu_824_p3 : 3'd7);

assign select_ln117_160_fu_850_p3 = ((and_ln102_fu_580_p2[0:0] == 1'b1) ? zext_ln117_20_fu_840_p1 : 4'd8);

assign select_ln117_161_fu_864_p3 = ((or_ln117_151_fu_844_p2[0:0] == 1'b1) ? select_ln117_160_fu_850_p3 : 4'd9);

assign select_ln117_162_fu_878_p3 = ((or_ln117_152_fu_858_p2[0:0] == 1'b1) ? select_ln117_161_fu_864_p3 : 4'd10);

assign select_ln117_163_fu_892_p3 = ((or_ln117_153_fu_872_p2[0:0] == 1'b1) ? select_ln117_162_fu_878_p3 : 4'd11);

assign select_ln117_164_fu_906_p3 = ((or_ln117_154_fu_886_p2[0:0] == 1'b1) ? select_ln117_163_fu_892_p3 : 4'd12);

assign select_ln117_165_fu_920_p3 = ((or_ln117_155_fu_900_p2[0:0] == 1'b1) ? select_ln117_164_fu_906_p3 : 4'd13);

assign select_ln117_166_fu_934_p3 = ((or_ln117_156_fu_914_p2[0:0] == 1'b1) ? select_ln117_165_fu_920_p3 : 4'd14);

assign select_ln117_167_fu_942_p3 = ((or_ln117_157_fu_928_p2[0:0] == 1'b1) ? select_ln117_166_fu_934_p3 : 4'd15);

assign select_ln117_168_fu_954_p3 = ((icmp_ln86_fu_394_p2[0:0] == 1'b1) ? zext_ln117_21_fu_950_p1 : 5'd16);

assign select_ln117_169_fu_1129_p3 = ((or_ln117_158_fu_1119_p2[0:0] == 1'b1) ? select_ln117_168_reg_1551 : 5'd17);

assign select_ln117_170_fu_1142_p3 = ((or_ln117_159_fu_1124_p2[0:0] == 1'b1) ? select_ln117_169_fu_1129_p3 : 5'd18);

assign select_ln117_171_fu_1155_p3 = ((or_ln117_160_fu_1136_p2[0:0] == 1'b1) ? select_ln117_170_fu_1142_p3 : 5'd19);

assign select_ln117_172_fu_1169_p3 = ((or_ln117_161_fu_1150_p2[0:0] == 1'b1) ? select_ln117_171_fu_1155_p3 : 5'd20);

assign select_ln117_173_fu_1183_p3 = ((or_ln117_162_fu_1163_p2[0:0] == 1'b1) ? select_ln117_172_fu_1169_p3 : 5'd21);

assign select_ln117_174_fu_1197_p3 = ((or_ln117_163_fu_1177_p2[0:0] == 1'b1) ? select_ln117_173_fu_1183_p3 : 5'd22);

assign select_ln117_175_fu_1210_p3 = ((or_ln117_164_fu_1191_p2[0:0] == 1'b1) ? select_ln117_174_fu_1197_p3 : 5'd23);

assign select_ln117_176_fu_1224_p3 = ((or_ln117_165_fu_1205_p2[0:0] == 1'b1) ? select_ln117_175_fu_1210_p3 : 5'd24);

assign select_ln117_177_fu_1238_p3 = ((or_ln117_166_fu_1218_p2[0:0] == 1'b1) ? select_ln117_176_fu_1224_p3 : 5'd25);

assign select_ln117_178_fu_1252_p3 = ((or_ln117_167_fu_1232_p2[0:0] == 1'b1) ? select_ln117_177_fu_1238_p3 : 5'd26);

assign select_ln117_179_fu_1266_p3 = ((or_ln117_168_fu_1246_p2[0:0] == 1'b1) ? select_ln117_178_fu_1252_p3 : 5'd27);

assign select_ln117_180_fu_1280_p3 = ((or_ln117_169_fu_1260_p2[0:0] == 1'b1) ? select_ln117_179_fu_1266_p3 : 5'd28);

assign select_ln117_181_fu_1294_p3 = ((or_ln117_170_fu_1274_p2[0:0] == 1'b1) ? select_ln117_180_fu_1280_p3 : 5'd29);

assign select_ln117_182_fu_1308_p3 = ((or_ln117_171_fu_1288_p2[0:0] == 1'b1) ? select_ln117_181_fu_1294_p3 : 5'd30);

assign select_ln117_fu_770_p3 = ((and_ln102_199_fu_634_p2[0:0] == 1'b1) ? zext_ln117_fu_760_p1 : 2'd2);

assign xor_ln104_76_fu_586_p2 = (icmp_ln86_159_fu_400_p2 ^ 1'd1);

assign xor_ln104_77_fu_972_p2 = (icmp_ln86_160_reg_1469 ^ 1'd1);

assign xor_ln104_78_fu_604_p2 = (icmp_ln86_161_fu_412_p2 ^ 1'd1);

assign xor_ln104_79_fu_622_p2 = (icmp_ln86_162_fu_418_p2 ^ 1'd1);

assign xor_ln104_80_fu_988_p2 = (icmp_ln86_163_reg_1475 ^ 1'd1);

assign xor_ln104_81_fu_1004_p2 = (icmp_ln86_164_reg_1481 ^ 1'd1);

assign xor_ln104_82_fu_640_p2 = (icmp_ln86_165_fu_436_p2 ^ 1'd1);

assign xor_ln104_83_fu_652_p2 = (icmp_ln86_166_fu_442_p2 ^ 1'd1);

assign xor_ln104_84_fu_664_p2 = (icmp_ln86_167_fu_448_p2 ^ 1'd1);

assign xor_ln104_85_fu_676_p2 = (icmp_ln86_168_fu_454_p2 ^ 1'd1);

assign xor_ln104_86_fu_1020_p2 = (icmp_ln86_169_reg_1487 ^ 1'd1);

assign xor_ln104_87_fu_1030_p2 = (icmp_ln86_170_reg_1493 ^ 1'd1);

assign xor_ln104_88_fu_1040_p2 = (icmp_ln86_171_reg_1499 ^ 1'd1);

assign xor_ln104_89_fu_1050_p2 = (icmp_ln86_172_reg_1505 ^ 1'd1);

assign xor_ln104_fu_962_p2 = (icmp_ln86_reg_1460 ^ 1'd1);

assign xor_ln117_fu_754_p2 = (1'd1 ^ and_ln102_207_fu_682_p2);

assign zext_ln117_19_fu_786_p1 = select_ln117_155_fu_778_p3;

assign zext_ln117_20_fu_840_p1 = select_ln117_159_fu_832_p3;

assign zext_ln117_21_fu_950_p1 = select_ln117_167_fu_942_p3;

assign zext_ln117_fu_760_p1 = xor_ln117_fu_754_p2;

endmodule //my_prj_decision_function_93
