{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594928299950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594928299953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 21:38:19 2020 " "Processing started: Thu Jul 16 21:38:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594928299953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928299953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928299953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594928300982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594928300982 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOS.qsys " "Elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928311273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:35 Progress: Loading JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys " "2020.07.16.21:38:35 Progress: Loading JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928315655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:36 Progress: Reading input file " "2020.07.16.21:38:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928316156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:36 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.07.16.21:38:36 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928316281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:37 Progress: Parameterizing module clk_0 " "2020.07.16.21:38:37 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928317030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:37 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\] " "2020.07.16.21:38:37 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928317032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:37 Progress: Parameterizing module i2c_0 " "2020.07.16.21:38:37 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928317983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:37 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.07.16.21:38:37 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928317984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module jtag_uart_0 " "2020.07.16.21:38:38 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\] " "2020.07.16.21:38:38 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module mm_bridge_0 " "2020.07.16.21:38:38 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.1\] " "2020.07.16.21:38:38 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module new_sdram_controller_0 " "2020.07.16.21:38:38 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.07.16.21:38:38 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module nios2_gen2_0 " "2020.07.16.21:38:38 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.07.16.21:38:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module onchip_memory2_0 " "2020.07.16.21:38:38 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.07.16.21:38:38 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module pio_0 " "2020.07.16.21:38:38 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2020.07.16.21:38:38 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module pio_1 " "2020.07.16.21:38:38 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.07.16.21:38:38 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module sysid_qsys_0 " "2020.07.16.21:38:38 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2020.07.16.21:38:38 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing module timer_0 " "2020.07.16.21:38:38 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Building connections " "2020.07.16.21:38:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Parameterizing connections " "2020.07.16.21:38:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:38 Progress: Validating " "2020.07.16.21:38:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928318488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.07.16.21:38:39 Progress: Done reading input file " "2020.07.16.21:38:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928319092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928319741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NIOS.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928319743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOS.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928319743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928319743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928319743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH " "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928320452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"NIOS\" instantiated altera_avalon_i2c \"i2c_0\" " "I2c_0: \"NIOS\" instantiated altera_avalon_i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'NIOS_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'NIOS_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_jtag_uart_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0003_jtag_uart_0_gen//NIOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_jtag_uart_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0003_jtag_uart_0_gen//NIOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'NIOS_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'NIOS_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"NIOS\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"NIOS\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"NIOS\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"NIOS\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'NIOS_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'NIOS_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_new_sdram_controller_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0005_new_sdram_controller_0_gen//NIOS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_new_sdram_controller_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0005_new_sdram_controller_0_gen//NIOS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928324794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'NIOS_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'NIOS_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"NIOS\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"NIOS\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"NIOS\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"NIOS\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'NIOS_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'NIOS_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_onchip_memory2_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0006_onchip_memory2_0_gen//NIOS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_onchip_memory2_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0006_onchip_memory2_0_gen//NIOS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'NIOS_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'NIOS_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'NIOS_pio_0' " "Pio_0: Starting RTL generation for module 'NIOS_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0007_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0007_pio_0_gen//NIOS_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0007_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0007_pio_0_gen//NIOS_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928325914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'NIOS_pio_0' " "Pio_0: Done RTL generation for module 'NIOS_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"NIOS\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"NIOS\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'NIOS_pio_1' " "Pio_1: Starting RTL generation for module 'NIOS_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_1 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0008_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0008_pio_1_gen//NIOS_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_1 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0008_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0008_pio_1_gen//NIOS_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'NIOS_pio_1' " "Pio_1: Done RTL generation for module 'NIOS_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"NIOS\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"NIOS\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"NIOS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"NIOS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'NIOS_timer_0' " "Timer_0: Starting RTL generation for module 'NIOS_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_timer_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0010_timer_0_gen//NIOS_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_timer_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0010_timer_0_gen//NIOS_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'NIOS_timer_0' " "Timer_0: Done RTL generation for module 'NIOS_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"NIOS\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"NIOS\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928326638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928328437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928328646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928328806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928328967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928329133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928329325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928329448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928329569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928329690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928331108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928331113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928331118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOS_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'NIOS_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928331136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_nios2_gen2_0_cpu --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0013_cpu_gen//NIOS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_nios2_gen2_0_cpu --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0013_cpu_gen//NIOS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928331136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:51 (*) Starting Nios II generation " "Cpu: # 2020.07.16 21:38:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:51 (*)   Checking for plaintext license. " "Cpu: # 2020.07.16 21:38:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.07.16 21:38:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.07.16 21:38:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.07.16 21:38:52 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   Plaintext license not found. " "Cpu: # 2020.07.16 21:38:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.07.16 21:38:52 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.07.16 21:38:52 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:52 (*)   Creating all objects for CPU " "Cpu: # 2020.07.16 21:38:52 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:53 (*)   Generating RTL from CPU objects " "Cpu: # 2020.07.16 21:38:53 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:53 (*)   Creating plain-text RTL " "Cpu: # 2020.07.16 21:38:53 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.07.16 21:38:54 (*) Done Nios II generation " "Cpu: # 2020.07.16 21:38:54 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOS_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'NIOS_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"new_sdram_controller_0_s1_burst_adapter\" " "New_sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"new_sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928334925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928335110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928335115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928335118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Done \"NIOS\" with 43 modules, 75 files " "NIOS: Done \"NIOS\" with 43 modules, 75 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928335118 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOS.qsys " "Finished elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928336246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_gen-Behavioral " "Found design unit 1: vga_gen-Behavioral" {  } { { "vga_gen.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337080 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_GEN-content " "Found design unit 1: RESET_GEN-content" {  } { { "RESET_GEN.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337082 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_GEN " "Found entity 1: RESET_GEN" {  } { { "RESET_GEN.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_vga_sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_vga_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_vga_sdram-Behavioral " "Found design unit 1: top_vga_sdram-Behavioral" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337087 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_vga_sdram " "Found entity 1: top_vga_sdram" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_SYS-rtl " "Found design unit 1: PLL_SYS-rtl" {  } { { "PLL_SYS.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337089 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_SYS " "Found entity 1: PLL_SYS" {  } { { "PLL_SYS.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sys/pll_sys_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sys/pll_sys_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SYS_0002 " "Found entity 1: PLL_SYS_0002" {  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fifo-SYN " "Found design unit 1: vga_fifo-SYN" {  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337102 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fifo " "Found entity 1: vga_fifo" {  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera_fifo-SYN " "Found design unit 1: camera_fifo-SYN" {  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337105 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera_fifo " "Found entity 1: camera_fifo" {  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS " "Found entity 1: NIOS" {  } { { "db/ip/nios/nios.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_irq_mapper " "Found entity 1: NIOS_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOS_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337117 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_jtag_uart_0_scfifo_w " "Found entity 2: NIOS_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337117 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOS_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337117 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_jtag_uart_0_scfifo_r " "Found entity 4: NIOS_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337117 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_jtag_uart_0 " "Found entity 5: NIOS_jtag_uart_0" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0 " "Found entity 1: NIOS_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux_004 " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337162 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router " "Found entity 2: NIOS_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337166 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_001 " "Found entity 2: NIOS_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337170 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_002 " "Found entity 2: NIOS_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337174 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_003 " "Found entity 2: NIOS_mm_interconnect_0_router_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_006_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337177 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_006 " "Found entity 2: NIOS_mm_interconnect_0_router_006" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_007_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337181 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_007 " "Found entity 2: NIOS_mm_interconnect_0_router_007" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_demux_004 " "Found entity 1: NIOS_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_new_sdram_controller_0_input_efifo_module " "Found entity 1: NIOS_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337202 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_new_sdram_controller_0 " "Found entity 2: NIOS_new_sdram_controller_0" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0 " "Found entity 1: NIOS_nios2_gen2_0" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NIOS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NIOS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NIOS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NIOS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NIOS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NIOS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NIOS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NIOS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NIOS_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_nios2_gen2_0_cpu " "Found entity 21: NIOS_nios2_gen2_0_cpu" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_onchip_memory2_0 " "Found entity 1: NIOS_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_pio_0 " "Found entity 1: NIOS_pio_0" {  } { { "db/ip/nios/submodules/nios_pio_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_pio_1 " "Found entity 1: NIOS_pio_1" {  } { { "db/ip/nios/submodules/nios_pio_1.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_sysid_qsys_0 " "Found entity 1: NIOS_sysid_qsys_0" {  } { { "db/ip/nios/submodules/nios_sysid_qsys_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_timer_0 " "Found entity 1: NIOS_timer_0" {  } { { "db/ip/nios/submodules/nios_timer_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337279 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594928337281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594928337284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594928337285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594928337285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594928337300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594928337309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/nios/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios/submodules/altera_default_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios/submodules/altera_incr_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337342 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337357 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337357 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337357 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337357 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594928337405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928337408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928337408 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1594928337421 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1594928337421 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1594928337421 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1594928337423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_vga_sdram " "Elaborating entity \"top_vga_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594928337744 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_fifo_wrempty top_vga_sdram.vhd(184) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(184): object \"vga_fifo_wrempty\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928337750 "|top_vga_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_fifo_wrfull top_vga_sdram.vhd(185) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(185): object \"vga_fifo_wrfull\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928337750 "|top_vga_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_fifo_wrfull top_vga_sdram.vhd(222) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(222): object \"cam_fifo_wrfull\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928337751 "|top_vga_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_addr_max top_vga_sdram.vhd(236) " "Verilog HDL or VHDL warning at top_vga_sdram.vhd(236): object \"write_addr_max\" assigned a value but never read" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928337751 "|top_vga_sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SYS PLL_SYS:u0 " "Elaborating entity \"PLL_SYS\" for hierarchy \"PLL_SYS:u0\"" {  } { { "top_vga_sdram.vhd" "u0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SYS_0002 PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst " "Elaborating entity \"PLL_SYS_0002\" for hierarchy \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\"" {  } { { "PLL_SYS.vhd" "pll_sys_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_SYS/PLL_SYS_0002.v" "altera_pll_i" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337852 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1594928337884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.000000 MHz " "Parameter \"output_clock_frequency0\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 80.000000 MHz " "Parameter \"output_clock_frequency1\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 9375 ps " "Parameter \"phase_shift1\" = \"9375 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 24.000000 MHz " "Parameter \"output_clock_frequency3\" = \"24.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928337907 ""}  } { { "PLL_SYS/PLL_SYS_0002.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928337907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_GEN RESET_GEN:u1 " "Elaborating entity \"RESET_GEN\" for hierarchy \"RESET_GEN:u1\"" {  } { { "top_vga_sdram.vhd" "u1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS NIOS:u2 " "Elaborating entity \"NIOS\" for hierarchy \"NIOS:u2\"" {  } { { "top_vga_sdram.vhd" "u2" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c NIOS:u2\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\"" {  } { { "db/ip/nios/nios.v" "i2c_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594928337973 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594928337973 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594928337973 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594928337973 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594928337974 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594928337974 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928337995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338107 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594928338108 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338254 ""}  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928338254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_tuh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338350 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594928338351 "|top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338393 ""}  } { { "db/ip/nios/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928338393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_bsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"NIOS:u2\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_jtag_uart_0 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOS_jtag_uart_0\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios/nios.v" "jtag_uart_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_jtag_uart_0_scfifo_w NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOS_jtag_uart_0_scfifo_w\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_NIOS_jtag_uart_0_scfifo_w" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928338725 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928338725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928338957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928338957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928338962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928339021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928339021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_jtag_uart_0_scfifo_r NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOS_jtag_uart_0_scfifo_r\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_NIOS_jtag_uart_0_scfifo_r" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "NIOS_jtag_uart_0_alt_jtag_atlantic" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928339465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928339465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928339465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928339465 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928339465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:u2\|NIOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge NIOS:u2\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"NIOS:u2\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/nios/nios.v" "mm_bridge_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_new_sdram_controller_0 NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"NIOS_new_sdram_controller_0\" for hierarchy \"NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/nios/nios.v" "new_sdram_controller_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_new_sdram_controller_0_input_efifo_module NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0\|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"NIOS_new_sdram_controller_0_input_efifo_module\" for hierarchy \"NIOS:u2\|NIOS_new_sdram_controller_0:new_sdram_controller_0\|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/nios/submodules/nios_new_sdram_controller_0.v" "the_NIOS_new_sdram_controller_0_input_efifo_module" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0 NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOS_nios2_gen2_0\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/nios/nios.v" "nios2_gen2_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOS_nios2_gen2_0_cpu\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928339959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_test_bench NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_test_bench" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_register_bank_a_module NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_register_bank_a" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340119 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928340119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928340183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928340183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_register_bank_b_module NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_register_bank_b" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_debug NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340318 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928340318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_break NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_itrace NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_pib NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_oci_im NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_avalon_reg NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_nios2_ocimem NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "NIOS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340585 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928340585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928340649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928340649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_debug_slave_wrapper NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" "the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_debug_slave_tck NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_gen2_0_cpu_debug_slave_sysclk NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOS_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340789 ""}  } { { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928340789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:u2\|NIOS_nios2_gen2_0:nios2_gen2_0\|NIOS_nios2_gen2_0_cpu:cpu\|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci\|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_onchip_memory2_0 NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOS_onchip_memory2_0\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios/nios.v" "onchip_memory2_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928340875 ""}  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928340875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5n1 " "Found entity 1: altsyncram_h5n1" {  } { { "db/altsyncram_h5n1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928340944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928340944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h5n1 NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated " "Elaborating entity \"altsyncram_h5n1\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928340948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928341482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928341482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_h5n1.tdf" "decode3" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928341541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928341541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"NIOS:u2\|NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_h5n1.tdf" "mux2" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_pio_0 NIOS:u2\|NIOS_pio_0:pio_0 " "Elaborating entity \"NIOS_pio_0\" for hierarchy \"NIOS:u2\|NIOS_pio_0:pio_0\"" {  } { { "db/ip/nios/nios.v" "pio_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_pio_1 NIOS:u2\|NIOS_pio_1:pio_1 " "Elaborating entity \"NIOS_pio_1\" for hierarchy \"NIOS:u2\|NIOS_pio_1:pio_1\"" {  } { { "db/ip/nios/nios.v" "pio_1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_sysid_qsys_0 NIOS:u2\|NIOS_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"NIOS_sysid_qsys_0\" for hierarchy \"NIOS:u2\|NIOS_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/nios/nios.v" "sysid_qsys_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_timer_0 NIOS:u2\|NIOS_timer_0:timer_0 " "Elaborating entity \"NIOS_timer_0\" for hierarchy \"NIOS:u2\|NIOS_timer_0:timer_0\"" {  } { { "db/ip/nios/nios.v" "timer_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_mm_interconnect_0\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios/nios.v" "mm_interconnect_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928341778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "mm_bridge_0_m0_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "mm_bridge_0_m0_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_mm_interconnect_0_router\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_mm_interconnect_0_router_001\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_mm_interconnect_0_router_002\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_003 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS_mm_interconnect_0_router_003\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_003" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_003_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003\|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_003:router_003\|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_006 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NIOS_mm_interconnect_0_router_006\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_006" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_006_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006\|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_006:router_006\|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_007 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NIOS_mm_interconnect_0_router_007\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_007" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_007_default_decode NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007\|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_007:router_007\|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux_001 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux_002 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux_003 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux_004 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux_004\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928342990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_demux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_demux_004 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_demux_004\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux_001 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux_002 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928343208 "|top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928343210 "|top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928343210 "|top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_004 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_irq_mapper NIOS:u2\|NIOS_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_irq_mapper\" for hierarchy \"NIOS:u2\|NIOS_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios/nios.v" "irq_mapper" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:u2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/nios.v" "rst_controller" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:u2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:u2\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios/nios.v" "rst_controller_001" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fifo vga_fifo:vga_fifo_inst " "Elaborating entity \"vga_fifo\" for hierarchy \"vga_fifo:vga_fifo_inst\"" {  } { { "top_vga_sdram.vhd" "vga_fifo_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "vga_fifo.vhd" "dcfifo_component" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928343723 ""}  } { { "vga_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928343723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bjs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bjs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bjs1 " "Found entity 1: dcfifo_bjs1" {  } { { "db/dcfifo_bjs1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928343788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928343788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bjs1 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated " "Elaborating entity \"dcfifo_bjs1\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928343814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928343814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_gray2bin_pab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_gray2bin_pab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_bjs1.tdf" "wrptr_g_gray2bin" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928343880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928343880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_bjs1.tdf" "rdptr_g1p" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928343940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928343940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_bjs1.tdf" "wrptr_g1p" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928343944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_o8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_bjs1.tdf" "fifo_ram" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_bjs1.tdf" "rs_dgwp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_bjs1.tdf" "ws_brp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_bjs1.tdf" "ws_dgrp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"vga_fifo:vga_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_bjs1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_bjs1.tdf" "rdempty_eq_comp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga_gen_inst " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga_gen_inst\"" {  } { { "top_vga_sdram.vhd" "vga_gen_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_cnt vga_gen.vhd(35) " "Verilog HDL or VHDL warning at vga_gen.vhd(35): object \"line_cnt\" assigned a value but never read" {  } { { "vga_gen.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594928344251 "|top_vga_sdram|vga_gen:vga_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_fifo camera_fifo:camera_fifo_inst " "Elaborating entity \"camera_fifo\" for hierarchy \"camera_fifo:camera_fifo_inst\"" {  } { { "top_vga_sdram.vhd" "camera_fifo_inst" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "camera_fifo.vhd" "dcfifo_component" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928344557 ""}  } { { "camera_fifo.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928344557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_paq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_paq1 " "Found entity 1: dcfifo_paq1" {  } { { "db/dcfifo_paq1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_paq1 camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated " "Elaborating entity \"dcfifo_paq1\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_paq1.tdf" "rs_dgwp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe5" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_paq1.tdf" "ws_dgrp" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928344743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928344743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"camera_fifo:camera_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe8" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928344750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ol84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ol84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ol84 " "Found entity 1: altsyncram_ol84" {  } { { "db/altsyncram_ol84.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_ol84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928348842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928348842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_bhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_clc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_79i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_24j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928349922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928349922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_v8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928350093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928350093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928350160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928350160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928350278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928350278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928350343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928350343 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928350729 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1594928351001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.07.16.21:39:15 Progress: Loading sld54b5b4fa/alt_sld_fab_wrapper_hw.tcl " "2020.07.16.21:39:15 Progress: Loading sld54b5b4fa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928355266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928357704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928357902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928359408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928359529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928359659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928359814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928359818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928359818 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1594928360497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld54b5b4fa/alt_sld_fab.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928360787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928360787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928360920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928360920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928360930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928360930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928361019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928361019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928361138 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928361138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928361138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928361236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928361236 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594928366084 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1594928366084 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1594928366084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928366123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS:u2\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594928366123 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594928366123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594928366187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928366187 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594928366631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594928368657 "|top_vga_sdram|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594928368657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928368997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "470 " "470 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594928371234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.map.smsg " "Generated suppressed messages file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928372183 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 145 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1594928374859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594928375051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594928375051 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1594928375539 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1594928375539 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1594928375564 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1594928375564 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1594928375578 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1594928375578 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL_SYS:u0\|PLL_SYS_0002:pll_sys_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1594928375591 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1594928375591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594928375991 "|top_vga_sdram|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594928375991 "|top_vga_sdram|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594928375991 "|top_vga_sdram|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_vga_sdram.vhd" "" { Text "C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594928375991 "|top_vga_sdram|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594928375991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5632 " "Implemented 5632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594928376009 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594928376009 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1594928376009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5049 " "Implemented 5049 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594928376009 ""} { "Info" "ICUT_CUT_TM_RAMS" "466 " "Implemented 466 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594928376009 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1594928376009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594928376009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594928376106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 21:39:36 2020 " "Processing ended: Thu Jul 16 21:39:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594928376106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594928376106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594928376106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594928376106 ""}
