//This code snippet is a simple module in Verilog that implements a decimal to binary converter

module dec_to_bin(input [31:0] dec_num, output reg [31:0] bin_num);
always @ (dec_num) //sensitivity list- whenever dec_num changes, the block will be executed
	begin
		if (dec_num == 0) //check if input is 0
			bin_num = 0; //set binary output to 0
		else if (dec_num < 0) //check if input is negative
			bin_num = -1; //set binary output to -1 to indicate an error
		else 
		begin //if input is positive, start conversion process
			bin_num = 0; //initialize output to 0
			integer i; //declare integer variable i for loop iteration
			for (i=0; i < 32; i=i+1) //loop through 32 bits of the output
			begin
				if (dec_num % 2 == 1) //if the remainder of dec_num / 2 is 1, set corresponding bit of the output to 1
					bin_num[i] = 1;
				else //if remainder is 0, set corresponding bit of the output to 0
					bin_num[i] = 0;
				dec_num = dec_num / 2; //divide dec_num by 2 to get next bit
			end
		end
	end
endmodule