

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'
================================================================
* Date:           Sat May  4 12:09:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.104 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |       11|    32777|  36.300 ns|  0.108 ms|   11|  32777|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterInLoopRow  |        9|    32775|        10|          2|          1|  1 ~ 16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rem = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1048]   --->   Operation 13 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1051]   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%val = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1049]   --->   Operation 16 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_blk_width_cast3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_cast3"   --->   Operation 17 'read' 'last_blk_width_cast3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub3"   --->   Operation 18 'read' 'sub3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load"   --->   Operation 19 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 20 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load"   --->   Operation 21 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 23 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%last_blk_width_cast3_cast = zext i4 %last_blk_width_cast3_read"   --->   Operation 24 'zext' 'last_blk_width_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln1049 = store i8 0, i8 %val" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1049]   --->   Operation 27 'store' 'store_ln1049' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln1051 = store i32 0, i32 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1051]   --->   Operation 28 'store' 'store_ln1051' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.32ns)   --->   "%store_ln1048 = store i32 0, i32 %rem" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1048]   --->   Operation 30 'store' 'store_ln1048' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 32 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j_3 = load i32 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1086]   --->   Operation 33 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1054 = zext i31 %i_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 34 'zext' 'zext_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.89ns)   --->   "%icmp_ln1054 = icmp_slt  i32 %zext_ln1054, i32 %bound_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 35 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln1054 = add i31 %i_load, i31 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 36 'add' 'add_ln1054' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %for.end.loopexit.exitStub, void %for.body.split" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 37 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.89ns)   --->   "%bLast_width = icmp_eq  i32 %j_3, i32 %sub_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1059]   --->   Operation 38 'icmp' 'bLast_width' <Predicate = (icmp_ln1054)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%sub_ln1082 = sub i3 0, i3 %tmp" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1082]   --->   Operation 39 'sub' 'sub_ln1082' <Predicate = (icmp_ln1054)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.89ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %j_3, i32 %cols_bound_per_npc_load_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1084]   --->   Operation 40 'icmp' 'icmp_ln1084' <Predicate = (icmp_ln1054)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1084]   --->   Operation 41 'br' 'br_ln1084' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.89ns)   --->   "%add_ln1086 = add i32 %j_3, i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1086]   --->   Operation 42 'add' 'add_ln1086' <Predicate = (icmp_ln1054)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 43 [1/1] (0.83ns)   --->   "%xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1060]   --->   Operation 43 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1054)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.97ns)   --->   "%ptr_width_minus = select i1 %bLast_width, i5 %sub3_read, i5 0" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1061]   --->   Operation 44 'select' 'ptr_width_minus' <Predicate = (icmp_ln1054)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1082 = zext i3 %sub_ln1082" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1082]   --->   Operation 45 'zext' 'zext_ln1082' <Predicate = (icmp_ln1054 & bLast_width)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.72ns)   --->   "%lshr_ln1082 = lshr i8 255, i8 %zext_ln1082" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1082]   --->   Operation 46 'lshr' 'lshr_ln1082' <Predicate = (icmp_ln1054 & bLast_width)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "%j_4 = select i1 %bLast_width, i32 0, i32 %add_ln1086" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1086]   --->   Operation 47 'select' 'j_4' <Predicate = (icmp_ln1054)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln1051 = store i32 %j_4, i32 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1051]   --->   Operation 48 'store' 'store_ln1051' <Predicate = (icmp_ln1054)> <Delay = 1.29>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln1054 = store i31 %add_ln1054, i31 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 49 'store' 'store_ln1054' <Predicate = (icmp_ln1054)> <Delay = 1.29>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 50 'br' 'br_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 51 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1060 = zext i4 %xf_bits_per_clock" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1060]   --->   Operation 52 'zext' 'zext_ln1060' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1060_1 = zext i4 %xf_bits_per_clock" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1060]   --->   Operation 53 'zext' 'zext_ln1060_1' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1061 = sext i5 %ptr_width_minus" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1061]   --->   Operation 54 'sext' 'sext_ln1061' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.89ns)   --->   "%icmp_ln1065 = icmp_slt  i32 %rem_1, i32 %zext_ln1060" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1065]   --->   Operation 55 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1054)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1065]   --->   Operation 56 'br' 'br_ln1065' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.99ns)   --->   "%add_ln1074 = add i5 %last_blk_width_cast3_cast, i5 7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 57 'add' 'add_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & bLast_width)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.89ns)   --->   "%rem_3 = sub i32 %rem_1, i32 %zext_ln1060" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1075]   --->   Operation 58 'sub' 'rem_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1067 = trunc i32 %rem_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 59 'trunc' 'trunc_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%sub_ln1067 = sub i3 0, i3 %trunc_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 60 'sub' 'sub_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.99ns)   --->   "%add_ln1071 = add i5 %zext_ln1060_1, i5 31" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 61 'add' 'add_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1071 = trunc i5 %add_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 62 'trunc' 'trunc_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.76ns)   --->   "%sub_ln1071 = sub i3 %trunc_ln1071, i3 %trunc_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 63 'sub' 'sub_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.89ns)   --->   "%rem_2 = add i32 %rem_1, i32 %sext_ln1061" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1072]   --->   Operation 64 'add' 'rem_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.93>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1057]   --->   Operation 65 'specpipeline' 'specpipeline_ln1057' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1056 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 8192" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1056]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln1056' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1054]   --->   Operation 67 'specloopname' 'specloopname_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%val_load = load i8 %val" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 68 'load' 'val_load' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%select_ln1074 = select i1 %bLast_width, i5 %add_ln1074, i5 15" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 69 'select' 'select_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%zext_ln1074 = zext i5 %select_ln1074" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 70 'zext' 'zext_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln1074 = sub i32 %zext_ln1074, i32 %rem_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 71 'sub' 'sub_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.89ns)   --->   "%sub_ln1074_1 = sub i32 8, i32 %rem_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 72 'sub' 'sub_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i32 %sub_ln1074_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 73 'trunc' 'trunc_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1074_1 = trunc i32 %sub_ln1074" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 74 'trunc' 'trunc_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.32ns)   --->   "%store_ln1048 = store i32 %rem_3, i32 %rem" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1048]   --->   Operation 75 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.32>
ST_5 : Operation 76 [1/1] (1.89ns)   --->   "%icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1066]   --->   Operation 76 'icmp' 'icmp_ln1066' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i3 %sub_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 77 'zext' 'zext_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.93ns)   --->   "%localbuffer = lshr i8 %val_load, i8 %zext_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 78 'lshr' 'localbuffer' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.20ns)   --->   "%val_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ldata" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1069]   --->   Operation 79 'read' 'val_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1071 = sext i5 %add_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 80 'sext' 'sext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%xor_ln1071 = xor i3 %sub_ln1071, i3 7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 81 'xor' 'xor_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%zext_ln1071 = zext i3 %xor_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 82 'zext' 'zext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.72ns) (out node of the LUT)   --->   "%lshr_ln1071 = lshr i8 255, i8 %zext_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 83 'lshr' 'lshr_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.89ns)   --->   "%icmp_ln1071 = icmp_ugt  i32 %rem_1, i32 %sext_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 84 'icmp' 'icmp_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.32ns)   --->   "%store_ln1048 = store i32 %rem_2, i32 %rem" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1048]   --->   Operation 85 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.32>

State 6 <SV = 5> <Delay = 1.93>
ST_6 : Operation 86 [1/1] (1.89ns)   --->   "%icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 86 'icmp' 'icmp_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.76ns)   --->   "%sub_ln1074_2 = sub i3 %trunc_ln1074, i3 %trunc_ln1074_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 87 'sub' 'sub_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.76ns)   --->   "%sub_ln1074_3 = sub i3 %trunc_ln1074_1, i3 %trunc_ln1074" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 88 'sub' 'sub_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/2] (1.93ns)   --->   "%localbuffer = lshr i8 %val_load, i8 %zext_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067]   --->   Operation 89 'lshr' 'localbuffer' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.80ns)   --->   "%and_ln1071 = and i8 %val_2, i8 %lshr_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 90 'and' 'and_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln1071_2)   --->   "%xor_ln1071_1 = xor i3 %trunc_ln1067, i3 7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 91 'xor' 'xor_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071_1)   --->   "%select_ln1071 = select i1 %icmp_ln1071, i3 %trunc_ln1067, i3 %trunc_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 92 'select' 'select_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%select_ln1071_1 = select i1 %icmp_ln1071, i3 %trunc_ln1071, i3 %trunc_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 93 'select' 'select_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln1071_2 = select i1 %icmp_ln1071, i3 %xor_ln1071_1, i3 %trunc_ln1067" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 94 'select' 'select_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071_1)   --->   "%xor_ln1071_2 = xor i3 %select_ln1071, i3 7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 95 'xor' 'xor_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%zext_ln1071_2 = zext i3 %select_ln1071_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 96 'zext' 'zext_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071_1)   --->   "%zext_ln1071_3 = zext i3 %xor_ln1071_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 97 'zext' 'zext_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.72ns) (out node of the LUT)   --->   "%shl_ln1071_1 = shl i8 255, i8 %zext_ln1071_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 98 'shl' 'shl_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.72ns) (out node of the LUT)   --->   "%lshr_ln1071_1 = lshr i8 255, i8 %zext_ln1071_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 99 'lshr' 'lshr_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln1049 = store i8 %val_2, i8 %val" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1049]   --->   Operation 100 'store' 'store_ln1049' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.29>

State 7 <SV = 6> <Delay = 1.93>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @llvm.part.select.i8, i8 %val_load, i32 7, i32 0" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 101 'partselect' 'tmp_11' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln1074_3)   --->   "%xor_ln1074 = xor i3 %trunc_ln1074, i3 7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 102 'xor' 'xor_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%select_ln1074_1 = select i1 %icmp_ln1074, i3 %sub_ln1074_2, i3 %sub_ln1074_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 103 'select' 'select_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.44ns)   --->   "%select_ln1074_2 = select i1 %icmp_ln1074, i8 %tmp_11, i8 %val_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 104 'select' 'select_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln1074_3 = select i1 %icmp_ln1074, i3 %xor_ln1074, i3 %trunc_ln1074" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 105 'select' 'select_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%xor_ln1074_1 = xor i3 %select_ln1074_1, i3 7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 106 'xor' 'xor_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%zext_ln1074_2 = zext i3 %xor_ln1074_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 107 'zext' 'zext_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.72ns) (out node of the LUT)   --->   "%lshr_ln1074_1 = lshr i8 255, i8 %zext_ln1074_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 108 'lshr' 'lshr_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1071_1 = zext i3 %select_ln1071_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 109 'zext' 'zext_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.93ns)   --->   "%shl_ln1071 = shl i8 %and_ln1071, i8 %zext_ln1071_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 110 'shl' 'shl_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.80ns)   --->   "%and_ln1071_1 = and i8 %shl_ln1071_1, i8 %lshr_ln1071_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 111 'and' 'and_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.93>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1074_1 = zext i3 %select_ln1074_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 112 'zext' 'zext_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (1.93ns)   --->   "%lshr_ln1074 = lshr i8 %select_ln1074_2, i8 %zext_ln1074_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 113 'lshr' 'lshr_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/2] (1.93ns)   --->   "%shl_ln1071 = shl i8 %and_ln1071, i8 %zext_ln1071_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 114 'shl' 'shl_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.93>
ST_9 : Operation 115 [1/2] (1.93ns)   --->   "%lshr_ln1074 = lshr i8 %select_ln1074_2, i8 %zext_ln1074_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 115 'lshr' 'lshr_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%localbuffer_3 = select i1 %icmp_ln1066, i8 0, i8 %localbuffer" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1066]   --->   Operation 116 'select' 'localbuffer_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_3)   --->   "%tmp_10 = partselect i8 @llvm.part.select.i8, i8 %shl_ln1071, i32 7, i32 0" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 117 'partselect' 'tmp_10' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_3)   --->   "%select_ln1071_3 = select i1 %icmp_ln1071, i8 %tmp_10, i8 %shl_ln1071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 118 'select' 'select_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%xor_ln1071_3 = xor i8 %and_ln1071_1, i8 255" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 119 'xor' 'xor_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1071_2 = and i8 %localbuffer_3, i8 %xor_ln1071_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 120 'and' 'and_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln1071_3 = and i8 %select_ln1071_3, i8 %and_ln1071_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 121 'and' 'and_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.80ns) (out node of the LUT)   --->   "%localbuffer_4 = or i8 %and_ln1071_2, i8 %and_ln1071_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1071]   --->   Operation 122 'or' 'localbuffer_4' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (!icmp_ln1054)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 123 [1/1] (0.80ns)   --->   "%localbuffer_5 = and i8 %lshr_ln1074, i8 %lshr_ln1074_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1074]   --->   Operation 123 'and' 'localbuffer_5' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.29ns)   --->   "%br_ln0 = br void %if.end30_ifconv"   --->   Operation 124 'br' 'br_ln0' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.29>
ST_10 : Operation 125 [1/1] (1.29ns)   --->   "%br_ln1073 = br void %if.end30_ifconv" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1073]   --->   Operation 125 'br' 'br_ln1073' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.29>

State 11 <SV = 10> <Delay = 2.01>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%localbuffer_1 = phi i8 %localbuffer_4, void %if.then_ifconv, i8 %localbuffer_5, void %if.else"   --->   Operation 126 'phi' 'localbuffer_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%select_ln1059 = select i1 %bLast_width, i8 %lshr_ln1082, i8 255" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1059]   --->   Operation 127 'select' 'select_ln1059' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.80ns) (out node of the LUT)   --->   "%localbuffer2 = and i8 %localbuffer_1, i8 %select_ln1059" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1059]   --->   Operation 128 'and' 'localbuffer2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (1.20ns)   --->   "%write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgInput_data, i8 %localbuffer2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1084]   --->   Operation 129 'write' 'write_ln1084' <Predicate = (icmp_ln1084)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln1084 = br void %if.end42" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1084]   --->   Operation 130 'br' 'br_ln1084' <Predicate = (icmp_ln1084)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_cast3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                          (alloca           ) [ 011111000000]
i                            (alloca           ) [ 011100000000]
j                            (alloca           ) [ 011100000000]
val                          (alloca           ) [ 011111100000]
last_blk_width_cast3_read    (read             ) [ 000000000000]
sub3_read                    (read             ) [ 011100000000]
last_blk_width_load_read     (read             ) [ 011100000000]
sub_read                     (read             ) [ 001000000000]
cols_bound_per_npc_load_read (read             ) [ 001000000000]
tmp                          (read             ) [ 001000000000]
bound_read                   (read             ) [ 001000000000]
last_blk_width_cast3_cast    (zext             ) [ 011110000000]
specinterface_ln0            (specinterface    ) [ 000000000000]
specinterface_ln0            (specinterface    ) [ 000000000000]
store_ln1049                 (store            ) [ 000000000000]
store_ln1051                 (store            ) [ 000000000000]
store_ln0                    (store            ) [ 000000000000]
store_ln1048                 (store            ) [ 000000000000]
br_ln0                       (br               ) [ 000000000000]
i_load                       (load             ) [ 000000000000]
j_3                          (load             ) [ 000000000000]
zext_ln1054                  (zext             ) [ 000000000000]
icmp_ln1054                  (icmp             ) [ 011111111111]
add_ln1054                   (add              ) [ 010100000000]
br_ln1054                    (br               ) [ 000000000000]
bLast_width                  (icmp             ) [ 011111111111]
sub_ln1082                   (sub              ) [ 010100000000]
icmp_ln1084                  (icmp             ) [ 011111111111]
br_ln1084                    (br               ) [ 000000000000]
add_ln1086                   (add              ) [ 010100000000]
xf_bits_per_clock            (select           ) [ 001010000000]
ptr_width_minus              (select           ) [ 001010000000]
zext_ln1082                  (zext             ) [ 000000000000]
lshr_ln1082                  (lshr             ) [ 011011111111]
j_4                          (select           ) [ 000000000000]
store_ln1051                 (store            ) [ 000000000000]
store_ln1054                 (store            ) [ 000000000000]
br_ln1054                    (br               ) [ 000000000000]
rem_1                        (load             ) [ 010001000000]
zext_ln1060                  (zext             ) [ 000000000000]
zext_ln1060_1                (zext             ) [ 000000000000]
sext_ln1061                  (sext             ) [ 000000000000]
icmp_ln1065                  (icmp             ) [ 011011111111]
br_ln1065                    (br               ) [ 000000000000]
add_ln1074                   (add              ) [ 010001000000]
rem_3                        (sub              ) [ 010001000000]
trunc_ln1067                 (trunc            ) [ 011001100000]
sub_ln1067                   (sub              ) [ 010001000000]
add_ln1071                   (add              ) [ 010001000000]
trunc_ln1071                 (trunc            ) [ 011001100000]
sub_ln1071                   (sub              ) [ 010001000000]
rem_2                        (add              ) [ 010001000000]
specpipeline_ln1057          (specpipeline     ) [ 000000000000]
speclooptripcount_ln1056     (speclooptripcount) [ 000000000000]
specloopname_ln1054          (specloopname     ) [ 000000000000]
val_load                     (load             ) [ 011000110000]
select_ln1074                (select           ) [ 000000000000]
zext_ln1074                  (zext             ) [ 000000000000]
sub_ln1074                   (sub              ) [ 001000100000]
sub_ln1074_1                 (sub              ) [ 001000100000]
trunc_ln1074                 (trunc            ) [ 011000110000]
trunc_ln1074_1               (trunc            ) [ 001000100000]
store_ln1048                 (store            ) [ 000000000000]
icmp_ln1066                  (icmp             ) [ 011000111100]
zext_ln1067                  (zext             ) [ 001000100000]
val_2                        (read             ) [ 001000100000]
sext_ln1071                  (sext             ) [ 000000000000]
xor_ln1071                   (xor              ) [ 000000000000]
zext_ln1071                  (zext             ) [ 000000000000]
lshr_ln1071                  (lshr             ) [ 001000100000]
icmp_ln1071                  (icmp             ) [ 011000111100]
store_ln1048                 (store            ) [ 000000000000]
icmp_ln1074                  (icmp             ) [ 010000010000]
sub_ln1074_2                 (sub              ) [ 010000010000]
sub_ln1074_3                 (sub              ) [ 010000010000]
localbuffer                  (lshr             ) [ 011000011100]
and_ln1071                   (and              ) [ 011000011000]
xor_ln1071_1                 (xor              ) [ 000000000000]
select_ln1071                (select           ) [ 000000000000]
select_ln1071_1              (select           ) [ 000000000000]
select_ln1071_2              (select           ) [ 010000010000]
xor_ln1071_2                 (xor              ) [ 000000000000]
zext_ln1071_2                (zext             ) [ 000000000000]
zext_ln1071_3                (zext             ) [ 000000000000]
shl_ln1071_1                 (shl              ) [ 010000010000]
lshr_ln1071_1                (lshr             ) [ 010000010000]
store_ln1049                 (store            ) [ 000000000000]
tmp_11                       (partselect       ) [ 000000000000]
xor_ln1074                   (xor              ) [ 000000000000]
select_ln1074_1              (select           ) [ 000000000000]
select_ln1074_2              (select           ) [ 011000001100]
select_ln1074_3              (select           ) [ 001000001000]
xor_ln1074_1                 (xor              ) [ 000000000000]
zext_ln1074_2                (zext             ) [ 000000000000]
lshr_ln1074_1                (lshr             ) [ 011000001110]
zext_ln1071_1                (zext             ) [ 001000001000]
and_ln1071_1                 (and              ) [ 011000001100]
zext_ln1074_1                (zext             ) [ 010000000100]
shl_ln1071                   (shl              ) [ 010000000100]
lshr_ln1074                  (lshr             ) [ 001000000010]
localbuffer_3                (select           ) [ 000000000000]
tmp_10                       (partselect       ) [ 000000000000]
select_ln1071_3              (select           ) [ 000000000000]
xor_ln1071_3                 (xor              ) [ 000000000000]
and_ln1071_2                 (and              ) [ 000000000000]
and_ln1071_3                 (and              ) [ 000000000000]
localbuffer_4                (or               ) [ 011000000011]
localbuffer_5                (and              ) [ 011000000011]
br_ln0                       (br               ) [ 011000000011]
br_ln1073                    (br               ) [ 011000000011]
localbuffer_1                (phi              ) [ 010000000001]
select_ln1059                (select           ) [ 000000000000]
localbuffer2                 (and              ) [ 000000000000]
write_ln1084                 (write            ) [ 000000000000]
br_ln1084                    (br               ) [ 000000000000]
ret_ln0                      (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="last_blk_width_cast3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_cast3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="imgInput_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rem_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="val_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="last_blk_width_cast3_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_cast3_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sub3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub3_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="last_blk_width_load_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sub_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cols_bound_per_npc_load_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="val_2_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_2/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln1084_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1084/11 "/>
</bind>
</comp>

<comp id="155" class="1005" name="localbuffer_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="localbuffer_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="localbuffer_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="2"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="localbuffer_1/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="last_blk_width_cast3_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast3_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln1049_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln1051_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="31" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln1048_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="1"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_3_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1054_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1054/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln1054_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1054/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln1054_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bLast_width_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast_width/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln1082_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="1"/>
<pin id="217" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1082/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln1084_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln1086_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1086/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xf_bits_per_clock_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="4" slack="2"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="ptr_width_minus_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="5" slack="2"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln1082_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1082/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="lshr_ln1082_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1082/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_4/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln1051_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln1054_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="1"/>
<pin id="264" dir="0" index="1" bw="31" slack="2"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="rem_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="3"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_1/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln1060_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1060/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln1060_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1060_1/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1061_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1061/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln1065_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln1074_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="3"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1074/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="rem_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_3/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln1067_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln1067_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1067/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln1071_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1071/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln1071_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1071/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln1071_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1071/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="rem_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_2/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="val_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="4"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln1074_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="3"/>
<pin id="332" dir="0" index="1" bw="5" slack="1"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln1074_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln1074_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln1074_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_1/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln1074_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln1074_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_1/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln1048_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="32" slack="4"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln1066_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1066/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln1067_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="localbuffer/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln1071_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1071/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xor_ln1071_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="1"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln1071_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln1071_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln1071_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1071/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln1048_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="4"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln1074_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1074/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sub_ln1074_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="1"/>
<pin id="409" dir="0" index="1" bw="3" slack="1"/>
<pin id="410" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_2/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln1074_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="1"/>
<pin id="413" dir="0" index="1" bw="3" slack="1"/>
<pin id="414" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_3/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln1071_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="0" index="1" bw="8" slack="1"/>
<pin id="418" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln1071_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="2"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln1071_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="3" slack="2"/>
<pin id="427" dir="0" index="2" bw="3" slack="2"/>
<pin id="428" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln1071_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="3" slack="2"/>
<pin id="432" dir="0" index="2" bw="3" slack="2"/>
<pin id="433" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_1/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln1071_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="2"/>
<pin id="438" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_2/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln1071_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_2/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln1071_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_2/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln1071_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_3/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln1071_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071_1/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="lshr_ln1071_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071_1/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln1049_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="0" index="1" bw="8" slack="5"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_11_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="2"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="0" index="3" bw="1" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln1074_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="2"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln1074_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="3" slack="1"/>
<pin id="487" dir="0" index="2" bw="3" slack="1"/>
<pin id="488" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_1/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln1074_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="8" slack="2"/>
<pin id="493" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_2/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln1074_3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="0" index="2" bw="3" slack="2"/>
<pin id="499" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_3/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln1074_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074_1/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln1074_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_2/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="lshr_ln1074_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="3" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074_1/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln1071_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_1/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln1071_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="0" index="1" bw="8" slack="1"/>
<pin id="528" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_1/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln1074_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_1/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="localbuffer_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="4"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="3"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_3/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_10_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="1"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="0" index="3" bw="1" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln1071_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="4"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="8" slack="1"/>
<pin id="556" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_3/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln1071_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="2"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_3/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln1071_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_2/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln1071_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="2"/>
<pin id="572" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_3/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="localbuffer_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="localbuffer_4/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="localbuffer_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="1"/>
<pin id="582" dir="0" index="1" bw="8" slack="3"/>
<pin id="583" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer_5/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln1059_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="9"/>
<pin id="586" dir="0" index="1" bw="8" slack="8"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1059/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="localbuffer2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer2/11 "/>
</bind>
</comp>

<comp id="597" class="1005" name="rem_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="605" class="1005" name="i_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="31" slack="0"/>
<pin id="607" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="612" class="1005" name="j_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="619" class="1005" name="val_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="626" class="1005" name="sub3_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="2"/>
<pin id="628" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sub3_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="last_blk_width_load_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="2"/>
<pin id="633" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="sub_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="cols_bound_per_npc_load_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="651" class="1005" name="bound_read_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="656" class="1005" name="last_blk_width_cast3_cast_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="3"/>
<pin id="658" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="last_blk_width_cast3_cast "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln1054_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1054 "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln1054_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="31" slack="1"/>
<pin id="667" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1054 "/>
</bind>
</comp>

<comp id="670" class="1005" name="bLast_width_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast_width "/>
</bind>
</comp>

<comp id="679" class="1005" name="sub_ln1082_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="1"/>
<pin id="681" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1082 "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln1084_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="9"/>
<pin id="686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln1086_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1086 "/>
</bind>
</comp>

<comp id="693" class="1005" name="xf_bits_per_clock_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="1"/>
<pin id="695" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xf_bits_per_clock "/>
</bind>
</comp>

<comp id="699" class="1005" name="ptr_width_minus_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ptr_width_minus "/>
</bind>
</comp>

<comp id="704" class="1005" name="lshr_ln1082_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="8"/>
<pin id="706" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="lshr_ln1082 "/>
</bind>
</comp>

<comp id="709" class="1005" name="rem_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_ln1065_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln1074_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1074 "/>
</bind>
</comp>

<comp id="726" class="1005" name="rem_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="trunc_ln1067_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="2"/>
<pin id="733" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1067 "/>
</bind>
</comp>

<comp id="739" class="1005" name="sub_ln1067_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="1"/>
<pin id="741" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1067 "/>
</bind>
</comp>

<comp id="744" class="1005" name="add_ln1071_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="1"/>
<pin id="746" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1071 "/>
</bind>
</comp>

<comp id="749" class="1005" name="trunc_ln1071_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="2"/>
<pin id="751" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1071 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sub_ln1071_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="1"/>
<pin id="757" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1071 "/>
</bind>
</comp>

<comp id="760" class="1005" name="rem_2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="val_load_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="772" class="1005" name="sub_ln1074_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1074 "/>
</bind>
</comp>

<comp id="777" class="1005" name="sub_ln1074_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1074_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="trunc_ln1074_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="1"/>
<pin id="784" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074 "/>
</bind>
</comp>

<comp id="790" class="1005" name="trunc_ln1074_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="1"/>
<pin id="792" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="icmp_ln1066_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="4"/>
<pin id="798" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln1066 "/>
</bind>
</comp>

<comp id="801" class="1005" name="zext_ln1067_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="806" class="1005" name="val_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="lshr_ln1071_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="1"/>
<pin id="814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1071 "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_ln1071_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1071 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln1074_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1074 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sub_ln1074_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="1"/>
<pin id="834" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1074_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="sub_ln1074_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="1"/>
<pin id="839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1074_3 "/>
</bind>
</comp>

<comp id="842" class="1005" name="localbuffer_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="3"/>
<pin id="844" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="localbuffer "/>
</bind>
</comp>

<comp id="847" class="1005" name="and_ln1071_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln1071 "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln1071_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="1"/>
<pin id="854" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1071_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="shl_ln1071_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1071_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="lshr_ln1071_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="1"/>
<pin id="864" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1071_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln1074_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="1"/>
<pin id="869" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1074_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln1074_3_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="3" slack="1"/>
<pin id="874" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1074_3 "/>
</bind>
</comp>

<comp id="877" class="1005" name="lshr_ln1074_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="3"/>
<pin id="879" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln1074_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="zext_ln1071_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1071_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="and_ln1071_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="2"/>
<pin id="889" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="and_ln1071_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln1074_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="1"/>
<pin id="895" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1074_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="shl_ln1071_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="1"/>
<pin id="900" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1071 "/>
</bind>
</comp>

<comp id="904" class="1005" name="lshr_ln1074_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1074 "/>
</bind>
</comp>

<comp id="909" class="1005" name="localbuffer_4_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="2"/>
<pin id="911" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="localbuffer_4 "/>
</bind>
</comp>

<comp id="914" class="1005" name="localbuffer_5_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="1"/>
<pin id="916" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="82" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="191" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="191" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="191" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="282"><net_src comp="266" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="269" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="266" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="269" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="266" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="272" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="295" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="266" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="275" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="330" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="340" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="327" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="376" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="439"><net_src comp="419" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="424" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="429" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="450" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="476"><net_src comp="78" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="76" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="494"><net_src comp="470" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="479" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="484" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="50" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="38" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="32" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="557"><net_src comp="543" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="537" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="552" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="563" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="158" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="590" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="600"><net_src comp="84" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="608"><net_src comp="88" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="615"><net_src comp="92" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="622"><net_src comp="96" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="629"><net_src comp="106" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="634"><net_src comp="112" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="639"><net_src comp="118" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="644"><net_src comp="124" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="649"><net_src comp="130" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="654"><net_src comp="136" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="659"><net_src comp="164" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="664"><net_src comp="198" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="203" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="673"><net_src comp="209" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="682"><net_src comp="214" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="687"><net_src comp="219" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="224" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="696"><net_src comp="230" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="702"><net_src comp="236" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="707"><net_src comp="245" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="712"><net_src comp="266" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="720"><net_src comp="278" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="284" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="729"><net_src comp="289" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="734"><net_src comp="295" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="742"><net_src comp="299" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="747"><net_src comp="305" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="752"><net_src comp="311" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="758"><net_src comp="315" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="763"><net_src comp="321" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="768"><net_src comp="327" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="775"><net_src comp="340" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="780"><net_src comp="345" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="785"><net_src comp="350" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="793"><net_src comp="354" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="799"><net_src comp="362" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="804"><net_src comp="367" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="809"><net_src comp="142" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="815"><net_src comp="388" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="820"><net_src comp="394" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="828"><net_src comp="403" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="835"><net_src comp="407" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="840"><net_src comp="411" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="845"><net_src comp="370" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="850"><net_src comp="415" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="855"><net_src comp="434" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="860"><net_src comp="454" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="865"><net_src comp="460" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="870"><net_src comp="489" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="875"><net_src comp="495" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="880"><net_src comp="511" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="885"><net_src comp="517" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="890"><net_src comp="525" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="896"><net_src comp="529" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="901"><net_src comp="520" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="907"><net_src comp="532" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="912"><net_src comp="574" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="917"><net_src comp="580" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput_data | {11 }
 - Input state : 
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : bound | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : empty | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : cols_bound_per_npc_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : ldata | {5 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub3 | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_cast3 | {1 }
  - Chain level:
	State 1
		store_ln1049 : 1
		store_ln1051 : 1
		store_ln0 : 1
		store_ln1048 : 1
	State 2
		zext_ln1054 : 1
		icmp_ln1054 : 2
		add_ln1054 : 1
		br_ln1054 : 3
		bLast_width : 1
		icmp_ln1084 : 1
		br_ln1084 : 2
		add_ln1086 : 1
	State 3
		lshr_ln1082 : 1
		store_ln1051 : 1
	State 4
		icmp_ln1065 : 1
		br_ln1065 : 2
		rem_3 : 1
		trunc_ln1067 : 1
		sub_ln1067 : 2
		add_ln1071 : 1
		trunc_ln1071 : 2
		sub_ln1071 : 3
		rem_2 : 1
	State 5
		zext_ln1074 : 1
		sub_ln1074 : 2
		trunc_ln1074 : 1
		trunc_ln1074_1 : 3
		localbuffer : 1
		lshr_ln1071 : 1
		icmp_ln1071 : 1
	State 6
		xor_ln1071_2 : 1
		zext_ln1071_2 : 1
		zext_ln1071_3 : 1
		shl_ln1071_1 : 2
		lshr_ln1071_1 : 2
	State 7
		select_ln1074_2 : 1
		xor_ln1074_1 : 1
		zext_ln1074_2 : 1
		lshr_ln1074_1 : 2
		shl_ln1071 : 1
	State 8
		lshr_ln1074 : 1
	State 9
		select_ln1071_3 : 1
		and_ln1071_3 : 2
		localbuffer_4 : 2
	State 10
	State 11
		localbuffer2 : 1
		write_ln1084 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            icmp_ln1054_fu_198            |    0    |    32   |
|          |            bLast_width_fu_209            |    0    |    32   |
|          |            icmp_ln1084_fu_219            |    0    |    32   |
|   icmp   |            icmp_ln1065_fu_278            |    0    |    32   |
|          |            icmp_ln1066_fu_362            |    0    |    32   |
|          |            icmp_ln1071_fu_394            |    0    |    32   |
|          |            icmp_ln1074_fu_403            |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|          |            lshr_ln1082_fu_245            |    0    |    7    |
|          |                grp_fu_370                |    40   |    21   |
|   lshr   |            lshr_ln1071_fu_388            |    0    |    7    |
|          |           lshr_ln1071_1_fu_460           |    0    |    7    |
|          |           lshr_ln1074_1_fu_511           |    0    |    7    |
|          |                grp_fu_532                |    40   |    21   |
|----------|------------------------------------------|---------|---------|
|          |             sub_ln1082_fu_214            |    0    |    4    |
|          |               rem_3_fu_289               |    0    |    32   |
|          |             sub_ln1067_fu_299            |    0    |    4    |
|    sub   |             sub_ln1071_fu_315            |    0    |    4    |
|          |             sub_ln1074_fu_340            |    0    |    32   |
|          |            sub_ln1074_1_fu_345           |    0    |    32   |
|          |            sub_ln1074_2_fu_407           |    0    |    4    |
|          |            sub_ln1074_3_fu_411           |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|          |             add_ln1054_fu_203            |    0    |    31   |
|          |             add_ln1086_fu_224            |    0    |    32   |
|    add   |             add_ln1074_fu_284            |    0    |    6    |
|          |             add_ln1071_fu_305            |    0    |    6    |
|          |               rem_2_fu_321               |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|          |         xf_bits_per_clock_fu_230         |    0    |    4    |
|          |          ptr_width_minus_fu_236          |    0    |    5    |
|          |                j_4_fu_251                |    0    |    32   |
|          |           select_ln1074_fu_330           |    0    |    5    |
|          |           select_ln1071_fu_424           |    0    |    3    |
|          |          select_ln1071_1_fu_429          |    0    |    3    |
|  select  |          select_ln1071_2_fu_434          |    0    |    3    |
|          |          select_ln1074_1_fu_484          |    0    |    3    |
|          |          select_ln1074_2_fu_489          |    0    |    8    |
|          |          select_ln1074_3_fu_495          |    0    |    3    |
|          |           localbuffer_3_fu_537           |    0    |    8    |
|          |          select_ln1071_3_fu_552          |    0    |    8    |
|          |           select_ln1059_fu_584           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|    shl   |            shl_ln1071_1_fu_454           |    0    |    7    |
|          |                grp_fu_520                |    40   |    21   |
|----------|------------------------------------------|---------|---------|
|          |             and_ln1071_fu_415            |    0    |    8    |
|          |            and_ln1071_1_fu_525           |    0    |    8    |
|    and   |            and_ln1071_2_fu_563           |    0    |    8    |
|          |            and_ln1071_3_fu_569           |    0    |    8    |
|          |           localbuffer_5_fu_580           |    0    |    8    |
|          |            localbuffer2_fu_590           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |             xor_ln1071_fu_379            |    0    |    3    |
|          |            xor_ln1071_1_fu_419           |    0    |    3    |
|    xor   |            xor_ln1071_2_fu_440           |    0    |    3    |
|          |             xor_ln1074_fu_479            |    0    |    3    |
|          |            xor_ln1074_1_fu_501           |    0    |    3    |
|          |            xor_ln1071_3_fu_558           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|    or    |           localbuffer_4_fu_574           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |   last_blk_width_cast3_read_read_fu_100  |    0    |    0    |
|          |           sub3_read_read_fu_106          |    0    |    0    |
|          |   last_blk_width_load_read_read_fu_112   |    0    |    0    |
|   read   |           sub_read_read_fu_118           |    0    |    0    |
|          | cols_bound_per_npc_load_read_read_fu_124 |    0    |    0    |
|          |              tmp_read_fu_130             |    0    |    0    |
|          |          bound_read_read_fu_136          |    0    |    0    |
|          |             val_2_read_fu_142            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |         write_ln1084_write_fu_148        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |     last_blk_width_cast3_cast_fu_164     |    0    |    0    |
|          |            zext_ln1054_fu_194            |    0    |    0    |
|          |            zext_ln1082_fu_242            |    0    |    0    |
|          |            zext_ln1060_fu_269            |    0    |    0    |
|          |           zext_ln1060_1_fu_272           |    0    |    0    |
|          |            zext_ln1074_fu_336            |    0    |    0    |
|   zext   |            zext_ln1067_fu_367            |    0    |    0    |
|          |            zext_ln1071_fu_384            |    0    |    0    |
|          |           zext_ln1071_2_fu_446           |    0    |    0    |
|          |           zext_ln1071_3_fu_450           |    0    |    0    |
|          |           zext_ln1074_2_fu_507           |    0    |    0    |
|          |           zext_ln1071_1_fu_517           |    0    |    0    |
|          |           zext_ln1074_1_fu_529           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |            sext_ln1061_fu_275            |    0    |    0    |
|          |            sext_ln1071_fu_376            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            trunc_ln1067_fu_295           |    0    |    0    |
|   trunc  |            trunc_ln1071_fu_311           |    0    |    0    |
|          |            trunc_ln1074_fu_350           |    0    |    0    |
|          |           trunc_ln1074_1_fu_354          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_11_fu_470              |    0    |    0    |
|          |               tmp_10_fu_543              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |   120   |   717   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln1054_reg_665         |   31   |
|         add_ln1071_reg_744         |    5   |
|         add_ln1074_reg_721         |    5   |
|         add_ln1086_reg_688         |   32   |
|        and_ln1071_1_reg_887        |    8   |
|         and_ln1071_reg_847         |    8   |
|         bLast_width_reg_670        |    1   |
|         bound_read_reg_651         |   32   |
|cols_bound_per_npc_load_read_reg_641|   32   |
|              i_reg_605             |   31   |
|         icmp_ln1054_reg_661        |    1   |
|         icmp_ln1065_reg_717        |    1   |
|         icmp_ln1066_reg_796        |    1   |
|         icmp_ln1071_reg_817        |    1   |
|         icmp_ln1074_reg_825        |    1   |
|         icmp_ln1084_reg_684        |    1   |
|              j_reg_612             |   32   |
|  last_blk_width_cast3_cast_reg_656 |    5   |
|  last_blk_width_load_read_reg_631  |    4   |
|        localbuffer_1_reg_155       |    8   |
|        localbuffer_4_reg_909       |    8   |
|        localbuffer_5_reg_914       |    8   |
|         localbuffer_reg_842        |    8   |
|        lshr_ln1071_1_reg_862       |    8   |
|         lshr_ln1071_reg_812        |    8   |
|        lshr_ln1074_1_reg_877       |    8   |
|         lshr_ln1074_reg_904        |    8   |
|         lshr_ln1082_reg_704        |    8   |
|       ptr_width_minus_reg_699      |    5   |
|            rem_1_reg_709           |   32   |
|            rem_2_reg_760           |   32   |
|            rem_3_reg_726           |   32   |
|             rem_reg_597            |   32   |
|       select_ln1071_2_reg_852      |    3   |
|       select_ln1074_2_reg_867      |    8   |
|       select_ln1074_3_reg_872      |    3   |
|        shl_ln1071_1_reg_857        |    8   |
|         shl_ln1071_reg_898         |    8   |
|          sub3_read_reg_626         |    5   |
|         sub_ln1067_reg_739         |    3   |
|         sub_ln1071_reg_755         |    3   |
|        sub_ln1074_1_reg_777        |   32   |
|        sub_ln1074_2_reg_832        |    3   |
|        sub_ln1074_3_reg_837        |    3   |
|         sub_ln1074_reg_772         |   32   |
|         sub_ln1082_reg_679         |    3   |
|          sub_read_reg_636          |   32   |
|             tmp_reg_646            |    3   |
|        trunc_ln1067_reg_731        |    3   |
|        trunc_ln1071_reg_749        |    3   |
|       trunc_ln1074_1_reg_790       |    3   |
|        trunc_ln1074_reg_782        |    3   |
|            val_2_reg_806           |    8   |
|          val_load_reg_765          |    8   |
|             val_reg_619            |    8   |
|      xf_bits_per_clock_reg_693     |    4   |
|         zext_ln1067_reg_801        |    8   |
|        zext_ln1071_1_reg_882       |    8   |
|        zext_ln1074_1_reg_893       |    8   |
+------------------------------------+--------+
|                Total               |   650  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_370 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_370 |  p1  |   2  |   3  |    6   ||    9    |
| grp_fu_520 |  p1  |   2  |   3  |    6   ||    9    |
| grp_fu_532 |  p1  |   2  |   3  |    6   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   34   ||  5.192  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   120  |   717  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   650  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   770  |   753  |
+-----------+--------+--------+--------+
