Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Nexys3v3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys3v3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys3v3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Nexys3v3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : Bram
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/select_out.vhd" into library work
Parsing entity <select_out>.
Parsing architecture <Behavioral> of entity <select_out>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" into library work
Parsing entity <select_in>.
Parsing architecture <Behavioral> of entity <select_in>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/reg32.vhf" into library work
Parsing entity <FD16CE_HXILINX_reg32>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_reg32>.
Parsing entity <reg32>.
Parsing architecture <BEHAVIORAL> of entity <reg32>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/reg1.vhd" into library work
Parsing entity <reg1>.
Parsing architecture <reg1> of entity <reg1>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Ram8.vhd" into library work
Parsing entity <Ram8>.
Parsing architecture <rtl> of entity <ram8>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/qd.vhd" into library work
Parsing entity <qd>.
Parsing architecture <Behavioral> of entity <qd>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/predicat.vhd" into library work
Parsing entity <predicat>.
Parsing architecture <Behavioral> of entity <predicat>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/next_count.vhd" into library work
Parsing entity <next_count>.
Parsing architecture <Behavioral> of entity <next_count>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Mux4.vhd" into library work
Parsing entity <Mux4>.
Parsing architecture <Behavioral> of entity <mux4>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Mux3_32.vhd" into library work
Parsing entity <Mux3_32>.
Parsing architecture <Behavioral> of entity <mux3_32>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Mux32.vhd" into library work
Parsing entity <Mux32>.
Parsing architecture <Behavioral> of entity <mux32>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/homade_opcodes.vhd" into library work
Parsing package <opcodes>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/constant32.vhd" into library work
Parsing entity <constant32>.
Parsing architecture <Behavioral> of entity <constant32>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf" into library work
Parsing entity <FD16CE_HXILINX_stacknew>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_stacknew>.
Parsing entity <FD8CE_HXILINX_stacknew>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_stacknew>.
Parsing entity <M2_1_HXILINX_stacknew>.
Parsing architecture <M2_1_HXILINX_stacknew_V> of entity <m2_1_hxilinx_stacknew>.
Parsing entity <reg32_MUSER_stacknew>.
Parsing architecture <BEHAVIORAL> of entity <reg32_muser_stacknew>.
Parsing entity <stacknew>.
Parsing architecture <BEHAVIORAL> of entity <stacknew>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/returnstack.vhd" into library work
Parsing entity <rstack>.
Parsing architecture <Behavioral> of entity <rstack>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/reg.vhd" into library work
Parsing entity <reg0>.
Parsing architecture <reg0> of entity <reg0>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/mem_bank_1bit.vhd" into library work
Parsing entity <mem_bank_1bit>.
Parsing architecture <Behavioral> of entity <mem_bank_1bit>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPcode.vhd" into library work
Parsing package <IPcodes>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/funit32.vhd" into library work
Parsing entity <funit32>.
Parsing architecture <funit32_arch> of entity <funit32>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/dstack.vhd" into library work
Parsing entity <dstack>.
Parsing architecture <Behavioral> of entity <dstack>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/c_counter_binary_v11_0.vhd" into library work
Parsing entity <Tic_counter>.
Parsing architecture <c_counter> of entity <tic_counter>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/CUnit.vhd" into library work
Parsing entity <CUnit>.
Parsing architecture <Behavioral> of entity <cunit>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Bfibo.vhd" into library work
Parsing entity <fibogen>.
Parsing architecture <Behavioral> of entity <fibogen>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/slavedual_prom.vhd" into library work
Parsing entity <slavedual_prom>.
Parsing architecture <Behavioral> of entity <slavedual_prom>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/random.vhd" into library work
Parsing entity <random>.
Parsing architecture <Behavioral> of entity <random>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/pulse.vhf" into library work
Parsing entity <pulse>.
Parsing architecture <BEHAVIORAL> of entity <pulse>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_Snum.vhd" into library work
Parsing entity <IP_Snum>.
Parsing architecture <Behavioral> of entity <ip_snum>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_Put.vhd" into library work
Parsing entity <IP_Put>.
Parsing architecture <Behavioral> of entity <ip_put>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_datastack.vhd" into library work
Parsing entity <IP_datastack>.
Parsing architecture <Behavioral> of entity <ip_datastack>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPTic.vhd" into library work
Parsing entity <IP_Tic>.
Parsing architecture <Behavioral> of entity <ip_tic>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPstack.vhd" into library work
Parsing entity <IP_stack>.
Parsing architecture <Behavioral> of entity <ip_stack>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPpushpop.vhd" into library work
Parsing entity <IP_pushpop>.
Parsing architecture <Behavioral> of entity <ip_pushpop>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPidentity.vhd" into library work
Parsing entity <IP_identity>.
Parsing architecture <Behavioral> of entity <ip_identity>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPget.vhd" into library work
Parsing entity <IP_get>.
Parsing architecture <Behavioral> of entity <ip_get>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPFunit.vhd" into library work
Parsing entity <IP_Funit>.
Parsing architecture <Behavioral> of entity <ip_funit>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPfibo.vhd" into library work
Parsing entity <IP_fibo>.
Parsing architecture <FSM_fibo> of entity <ip_fibo>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/HSUcore.vhd" into library work
Parsing entity <HSUcore>.
Parsing architecture <Behavioral> of entity <hsucore>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Hmemory64.vhd" into library work
Parsing entity <Hmemory64>.
Parsing architecture <Behavioral> of entity <hmemory64>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/netring.vhf" into library work
Parsing entity <FD16CE_HXILINX_netring>.
Parsing architecture <Behavioral> of entity <fd16ce_hxilinx_netring>.
Parsing entity <reg32_MUSER_netring>.
Parsing architecture <BEHAVIORAL> of entity <reg32_muser_netring>.
Parsing entity <netring>.
Parsing architecture <BEHAVIORAL> of entity <netring>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_switch.vhd" into library work
Parsing entity <IP_switch>.
Parsing architecture <Behavioral> of entity <ip_switch>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_MEcom.vhd" into library work
Parsing entity <IP_MEcom>.
Parsing architecture <Behavioral> of entity <ip_mecom>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_Led.vhd" into library work
Parsing entity <IP_Led>.
Parsing architecture <Behavioral> of entity <ip_led>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_com32.vhd" into library work
Parsing entity <IP_com32>.
Parsing architecture <FSM> of entity <ip_com32>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_Com.vhd" into library work
Parsing entity <IP_Com>.
Parsing architecture <Behavioral> of entity <ip_com>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IP_Actif.vhd" into library work
Parsing entity <IP_Actif>.
Parsing architecture <Behavioral> of entity <ip_actif>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPwaitBT1.vhd" into library work
Parsing entity <IP_waitbt>.
Parsing architecture <FSM> of entity <ip_waitbt>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPWait.vhd" into library work
Parsing entity <IP_Wait>.
Parsing architecture <FSM> of entity <ip_wait>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPrdm.vhd" into library work
Parsing entity <IPrdm>.
Parsing architecture <Behavioral> of entity <iprdm>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/IPBufO.vhd" into library work
Parsing entity <IP_BufO>.
Parsing architecture <Behavioral> of entity <ip_bufo>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" into library work
Parsing entity <HSlave>.
Parsing architecture <Behavioral> of entity <hslave>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/BaudClk_adept.vhd" into library work
Parsing entity <uart_baudClock>.
Parsing architecture <Behavioral> of entity <uart_baudclock>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/x7segb.vhd" into library work
Parsing entity <x7segb>.
Parsing architecture <arch_x7segb> of entity <x7segb>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd" into library work
Parsing entity <Wrapper_RAM>.
Parsing architecture <rom_io> of entity <wrapper_ram>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/HSP.vhd" into library work
Parsing entity <HMaster>.
Parsing architecture <Behavioral> of entity <hmaster>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/debounce4.vhd" into library work
Parsing entity <debounce4>.
Parsing architecture <debounce4> of entity <debounce4>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/clkdiv.vhd" into library work
Parsing entity <clkdiv2>.
Parsing architecture <clkdiv2> of entity <clkdiv2>.
Parsing VHDL file "/home/m1/douylliez/Bureau/V4M1_new/Nexys3v3.vhd" into library work
Parsing entity <Nexys3v3>.
Parsing architecture <Behavioral> of entity <nexys3v3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Nexys3v3> (architecture <Behavioral>) from library <work>.

Elaborating entity <Wrapper_RAM> (architecture <rom_io>) from library <work>.

Elaborating entity <uart_baudClock> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd" Line 222: next_data_add should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd" Line 409. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd" Line 628. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd" Line 664. Case statement is complete. others clause is never selected

Elaborating entity <HMaster> (architecture <Behavioral>) from library <work>.

Elaborating entity <slavedual_prom> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_bank_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Hmemory64> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <rstack> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/Hmemory64.vhd" Line 223. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/Hmemory64.vhd" Line 392. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/m1/douylliez/Bureau/V4M1_new/Hmemory64.vhd" Line 407: prog_instr should be on the sensitivity list of the process

Elaborating entity <HSlave> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" Line 90: Using initial value '0' for ipdwt since it is never assigned
WARNING:HDLCompiler:92 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" Line 403: w_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" Line 408: w_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" Line 371: Assignment to count ignored, since the identifier is never used

Elaborating entity <HSUcore> (architecture <Behavioral>) from library <work>.

Elaborating entity <CUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.

Elaborating entity <qd> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/m1/douylliez/Bureau/V4M1_new/CUnit.vhd" Line 192: Assignment to control ignored, since the identifier is never used

Elaborating entity <stacknew> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Mux3_32> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram8> (architecture <rtl>) from library <work>.

Elaborating entity <reg32_MUSER_stacknew> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD16CE_HXILINX_stacknew> (architecture <Behavioral>) from library <work>.

Elaborating entity <select_in> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 102. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 110. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 118. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 126. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 134. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 142. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 150. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 158. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 166. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 174. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 182. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 190. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 206. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd" Line 208. Case statement is complete. others clause is never selected

Elaborating entity <select_out> (architecture <Behavioral>) from library <work>.

Elaborating entity <next_count> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux32> (architecture <Behavioral>) from library <work>.

Elaborating entity <constant32> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD8CE_HXILINX_stacknew> (architecture <Behavioral>) from library <work>.

Elaborating entity <predicat> (architecture <Behavioral>) from library <work>.

Elaborating entity <M2_1_HXILINX_stacknew> (architecture <M2_1_HXILINX_stacknew_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf" Line 114. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/m1/douylliez/Bureau/V4M1_new/HSUcore.vhd" Line 85: Net <bool_T> does not have a driver.

Elaborating entity <IP_fibo> (architecture <FSM_fibo>) with generics from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.

Elaborating entity <fibogen> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/douylliez/Bureau/V4M1_new/IPfibo.vhd" Line 169: current_state should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/IPfibo.vhd" Line 185. Case statement is complete. others clause is never selected

Elaborating entity <IP_Funit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <funit32> (architecture <funit32_arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/m1/douylliez/Bureau/V4M1_new/funit32.vhd" Line 70: Assignment to avector ignored, since the identifier is never used

Elaborating entity <IP_stack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_identity> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_datastack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <dstack> (architecture <Behavioral>) from library <work>.

Elaborating entity <IP_pushpop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Tic> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Tic_counter> (architecture <c_counter>) from library <work>.

Elaborating entity <IP_get> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Put> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Snum> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" Line 320: Net <count[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" Line 321: Net <count_supp[5]> does not have a driver.

Elaborating entity <netring> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <reg32_MUSER_netring> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD16CE_HXILINX_netring> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <IP_Led> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_switch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_BufO> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Actif> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_waitbt> (architecture <FSM>) with generics from library <work>.

Elaborating entity <pulse> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/douylliez/Bureau/V4M1_new/IPwaitBT1.vhd" Line 156: current_state should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/IPwaitBT1.vhd" Line 176. Case statement is complete. others clause is never selected

Elaborating entity <IP_Wait> (architecture <FSM>) with generics from library <work>.

Elaborating entity <IP_Com> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_com32> (architecture <FSM>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/IP_com32.vhd" Line 158. Case statement is complete. others clause is never selected

Elaborating entity <IP_MEcom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IPrdm> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <random> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <debounce4> (architecture <debounce4>) from library <work>.

Elaborating entity <clkdiv2> (architecture <clkdiv2>) from library <work>.

Elaborating entity <x7segb> (architecture <arch_x7segb>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douylliez/Bureau/V4M1_new/Nexys3v3.vhd" Line 304. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Nexys3v3>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Nexys3v3.vhd".
    Set property "clock_signal = yes" for signal <mclk>.
    Found 1-bit register for signal <next_state>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Nexys3v3> synthesized.

Synthesizing Unit <Wrapper_RAM>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd".
    Set property "clock_signal = yes" for signal <rxclk>.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/uart_driver.vhd" line 200: Output port <clk> of the instance <uart_baudClock_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_d2>.
    Found 1-bit register for signal <end_prog>.
    Found 1-bit register for signal <rx_d1>.
    Found 4-bit register for signal <rx_cnt>.
    Found 4-bit register for signal <j>.
    Found 4-bit register for signal <var>.
    Found 4-bit register for signal <var0>.
    Found 4-bit register for signal <j1>.
    Found 4-bit register for signal <rx_sample_cnt>.
    Found 3-bit register for signal <instruction>.
    Found 3-bit register for signal <prom_state>.
    Found 3-bit register for signal <prom_state1>.
    Found 6-bit register for signal <k>.
    Found 12-bit register for signal <next_data_add>.
    Found 32-bit register for signal <var1>.
    Found 32-bit register for signal <var11>.
    Found 32-bit register for signal <data_buff1>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <S_M>.
    Found 1-bit register for signal <data_M>.
    Found 1-bit register for signal <wphase_M>.
    Found 1-bit register for signal <wphase_S>.
    Found 1-bit register for signal <data_S>.
    Found 1-bit register for signal <rx_ok>.
    Found 8-bit register for signal <reg>.
    Found 8-bit register for signal <rx_reg>.
    Found 32-bit register for signal <data_buff>.
    Found 1-bit register for signal <reload>.
    Found 1-bit register for signal <validate>.
    Found 1-bit register for signal <rx_sig>.
    Found 1-bit register for signal <addr_M<11>>.
    Found 1-bit register for signal <addr_M<10>>.
    Found 1-bit register for signal <addr_M<9>>.
    Found 1-bit register for signal <addr_M<8>>.
    Found 1-bit register for signal <addr_M<7>>.
    Found 1-bit register for signal <addr_M<6>>.
    Found 1-bit register for signal <addr_M<5>>.
    Found 1-bit register for signal <addr_M<4>>.
    Found 1-bit register for signal <addr_M<3>>.
    Found 1-bit register for signal <addr_M<2>>.
    Found 1-bit register for signal <addr_M<1>>.
    Found 1-bit register for signal <addr_M<0>>.
    Found finite state machine <FSM_0> for signal <prom_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Hclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_00                                       |
    | Power Up State     | state_00                                       |
    | Recovery State     | state_00                                       |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <prom_state1>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | Hclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_s00                                      |
    | Power Up State     | state_s00                                      |
    | Recovery State     | state_s00                                      |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <rx_sample_cnt[3]_GND_6_o_add_2_OUT> created at line 167.
    Found 4-bit adder for signal <rx_cnt[3]_GND_6_o_add_5_OUT> created at line 173.
    Found 4-bit adder for signal <j[3]_GND_6_o_add_52_OUT> created at line 350.
    Found 4-bit adder for signal <var[3]_GND_6_o_add_53_OUT> created at line 351.
    Found 32-bit adder for signal <var1[31]_GND_6_o_add_55_OUT> created at line 355.
    Found 6-bit adder for signal <k[5]_GND_6_o_add_57_OUT> created at line 359.
    Found 3-bit adder for signal <instruction[2]_GND_6_o_add_58_OUT> created at line 363.
    Found 4-bit adder for signal <var0[3]_GND_6_o_add_121_OUT> created at line 561.
    Found 4-bit adder for signal <j1[3]_GND_6_o_add_122_OUT> created at line 562.
    Found 32-bit adder for signal <var11[31]_GND_6_o_add_124_OUT> created at line 566.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_9_OUT<2:0>> created at line 176.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_45_OUT<2:0>> created at line 324.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_69_OUT<2:0>> created at line 370.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_72_OUT<11:0>> created at line 372.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_116_OUT<2:0>> created at line 538.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_136_OUT<2:0>> created at line 582.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_45_o> created at line 324.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_69_o> created at line 370.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_116_o> created at line 538.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_136_o> created at line 582.
    Found 4-bit comparator greater for signal <GND_6_o_rx_cnt[3]_LessThan_7_o> created at line 175
    Found 4-bit comparator greater for signal <rx_cnt[3]_PWR_6_o_LessThan_8_o> created at line 175
    Found 32-bit comparator equal for signal <data_buff[31]_var1[31]_equal_50_o> created at line 334
    Found 32-bit comparator greater for signal <var1[31]_data_buff[31]_LessThan_52_o> created at line 349
    Found 4-bit comparator greater for signal <j[3]_PWR_6_o_LessThan_68_o> created at line 368
    Found 32-bit comparator equal for signal <data_buff1[31]_var11[31]_equal_119_o> created at line 548
    Found 32-bit comparator greater for signal <var11[31]_data_buff1[31]_LessThan_121_o> created at line 559
    Found 4-bit comparator greater for signal <j1[3]_PWR_6_o_LessThan_135_o> created at line 580
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 151 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Wrapper_RAM> synthesized.

Synthesizing Unit <uart_baudClock>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/BaudClk_adept.vhd".
        clock_rate = 100000000
        baud_rate = 9600
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <baud_clk>.
    Found 11-bit register for signal <baudRate_process.count>.
    Found 11-bit adder for signal <baudRate_process.count[10]_GND_7_o_add_0_OUT> created at line 107.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <uart_baudClock> synthesized.

Synthesizing Unit <HMaster>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/HSP.vhd".
    Set property "clock_signal = yes" for signal <clock>.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/HSP.vhd" line 495: Output port <ortree> of the instance <Inst_Hmemory64> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/HSP.vhd" line 495: Output port <write_en> of the instance <Inst_Hmemory64> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/HSP.vhd" line 654: Output port <oversized> of the instance <Inst_HSUcore> is unconnected or connected to loadless signal.
    Summary:
	inferred   7 Multiplexer(s).
Unit <HMaster> synthesized.

Synthesizing Unit <slavedual_prom>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/slavedual_prom.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <slavedual_prom> synthesized.

Synthesizing Unit <mem_bank_1bit>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/mem_bank_1bit.vhd".
    Found 64x1-bit dual-port RAM <Mram_RAM64bit> for signal <RAM64bit>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_bank_1bit> synthesized.

Synthesizing Unit <Hmemory64>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Hmemory64.vhd".
    Set property "KEEP = YES" for signal <PC>.
    Set property "KEEP = YES" for signal <PCret>.
    Set property "KEEP = YES" for signal <wr_adr>.
    Set property "KEEP = YES" for signal <wr_data>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <etat>.
    Found 1-bit register for signal <Iready>.
    Found 1-bit register for signal <stpush>.
    Found 1-bit register for signal <W48>.
    Found 1-bit register for signal <stpop>.
    Found 1-bit register for signal <wr_en>.
    Found 32-bit register for signal <wr_adr>.
    Found 48-bit register for signal <wr_data>.
    Found 1-bit register for signal <orlocal>.
    Found 16-bit register for signal <inslocal>.
    Found 32-bit register for signal <PCret>.
    Found 1-bit register for signal <PC<31>>.
    Found 1-bit register for signal <PC<30>>.
    Found 1-bit register for signal <PC<29>>.
    Found 1-bit register for signal <PC<28>>.
    Found 1-bit register for signal <PC<27>>.
    Found 1-bit register for signal <PC<26>>.
    Found 1-bit register for signal <PC<25>>.
    Found 1-bit register for signal <PC<24>>.
    Found 1-bit register for signal <PC<23>>.
    Found 1-bit register for signal <PC<22>>.
    Found 1-bit register for signal <PC<21>>.
    Found 1-bit register for signal <PC<20>>.
    Found 1-bit register for signal <PC<19>>.
    Found 1-bit register for signal <PC<18>>.
    Found 1-bit register for signal <PC<17>>.
    Found 1-bit register for signal <PC<16>>.
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Found finite state machine <FSM_2> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 10                                             |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | StartHomade_clr_OR_125_o (positive)            |
    | Reset type         | asynchronous                                   |
    | Reset State        | short_instr                                    |
    | Power Up State     | short_instr                                    |
    | Recovery State     | short_instr                                    |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_9_OUT> created at line 243.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_11_OUT> created at line 250.
    Found 32-bit adder for signal <PC[31]_PC_adr[1]_add_16_OUT> created at line 265.
    Found 32-bit adder for signal <PC[31]_inslocal[9]_add_100_OUT> created at line 361.
    Found 32-bit adder for signal <n0408> created at line 363.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_103_OUT> created at line 367.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_106_OUT> created at line 371.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_109_OUT> created at line 375.
    Found 16-bit 4-to-1 multiplexer for signal <PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT> created at line 218.
    Found 32-bit 4-to-1 multiplexer for signal <PC[31]_PC[31]_wide_mux_111_OUT> created at line 364.
    Found 32-bit 4-to-1 multiplexer for signal <etat[1]_PC[31]_wide_mux_117_OUT> created at line 215.
    Found 32-bit 4-to-1 multiplexer for signal <_n0453> created at line 230.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal PC may hinder XST clustering optimizations.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 166 D-type flip-flop(s).
	inferred  85 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Hmemory64> synthesized.

Synthesizing Unit <reg0_1>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg.vhd".
        N = 1
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg0_1> synthesized.

Synthesizing Unit <rstack>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/returnstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Set property "KEEP = YES" for signal <dout>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 4-bit adder for signal <stack_ptr[3]_GND_19_o_add_12_OUT> created at line 135.
    Found 4-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT<3:0>> created at line 117.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <rstack> synthesized.

Synthesizing Unit <HSlave>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd".
    Set property "clock_signal = yes" for signal <clock>.
    Set property "KEEP = YES" for signal <Ird>.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" line 421: Output port <write_en> of the instance <Inst_Hmemory64> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" line 442: Output port <SPMDcode> of the instance <Slave_HSUcore> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" line 442: Output port <oversized> of the instance <Slave_HSUcore> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/Hsalve.vhd" line 442: Output port <SPMDtrig> of the instance <Slave_HSUcore> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'count', unconnected in block 'HSlave', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'count_supp', unconnected in block 'HSlave', is tied to its initial value (000001).
    Found 12-bit register for signal <addr_a1>.
    Found 7-bit register for signal <count1>.
    Found 6-bit register for signal <count_supp1>.
    Found 7-bit adder for signal <count1[6]_GND_53_o_add_1_OUT> created at line 383.
    Found 6-bit adder for signal <count_supp1[5]_GND_53_o_add_3_OUT> created at line 386.
    Found 12-bit subtractor for signal <GND_53_o_GND_53_o_sub_7_OUT<11:0>> created at line 390.
    Found 12-bit subtractor for signal <GND_53_o_GND_53_o_sub_10_OUT<11:0>> created at line 396.
    Found 7-bit comparator lessequal for signal <count1[6]_PWR_23_o_LessThan_6_o> created at line 389
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <HSlave> synthesized.

Synthesizing Unit <HSUcore>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/HSUcore.vhd".
    Set property "KEEP = YES" for signal <SPMDcode>.
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <SPMDtrig>.
WARNING:Xst:37 - Detected unknown constraint/property "keep1". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3010 - "/home/m1/douylliez/Bureau/V4M1_new/HSUcore.vhd" line 160: Output port <offset> of the instance <HSU_CUnit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bool_T> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <HSUcore> synthesized.

Synthesizing Unit <CUnit>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/CUnit.vhd".
    Set property "KEEP = YES" for signal <val>.
    Set property "KEEP = YES" for signal <instrr_ready>.
    Set property "KEEP = YES" for signal <ins>.
    Set property "KEEP = YES" for signal <ins_in>.
    Set property "KEEP = YES" for signal <Iready>.
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <next1>.
    Set property "KEEP = YES" for signal <dwait>.
    Set property "KEEP = YES" for signal <qwait>.
WARNING:Xst:647 - Input <pop_predicat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <offset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit register for signal <Ipcode>.
    Found 4-bit register for signal <val>.
    Found 1-bit register for signal <LITload>.
    Found 1-bit register for signal <endwait>.
    Found 12-bit register for signal <Tlit>.
    Found 13-bit register for signal <SPMDcode>.
    Found 1-bit register for signal <SPMDtrig>.
    Found 1-bit register for signal <dwait>.
    Found 1-bit register for signal <shortIP>.
    Found 2-bit register for signal <X>.
    Found 2-bit register for signal <Y>.
    Found 1-bit register for signal <next1>.
    Found 4x2-bit Read Only RAM for signal <_n0123>
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <CUnit> synthesized.

Synthesizing Unit <reg1_1>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg1.vhd".
        N = 16
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 16-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg1_1> synthesized.

Synthesizing Unit <qd>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/qd.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <output>.
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <qd> synthesized.

Synthesizing Unit <reg1_2>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg1.vhd".
        N = 1
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg1_2> synthesized.

Synthesizing Unit <stacknew>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf".
    Set property "HU_SET = XLXI_93_2" for instance <XLXI_93>.
    Set property "HU_SET = XLXI_100_3" for instance <XLXI_100>.
    Summary:
	no macro.
Unit <stacknew> synthesized.

Synthesizing Unit <Mux3_32>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Mux3_32.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Y> created at line 66.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux3_32> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Mux4.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Y> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4> synthesized.

Synthesizing Unit <Ram8>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Ram8.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 16x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <Ram8> synthesized.

Synthesizing Unit <reg32_MUSER_stacknew>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <reg32_MUSER_stacknew> synthesized.

Synthesizing Unit <FD16CE_HXILINX_stacknew>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_stacknew> synthesized.

Synthesizing Unit <select_in>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/select_in0_save.vhd".
WARNING:Xst:647 - Input <count<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <count[5]_GND_67_o_add_132_OUT> created at line 157.
    Found 4-bit subtractor for signal <count[5]_GND_67_o_sub_32_OUT<3:0>> created at line 106.
    Found 4-bit subtractor for signal <count[5]_GND_67_o_sub_240_OUT<3:0>> created at line 195.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_24_OUT> created at line 97.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_44_OUT> created at line 105.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_46_OUT> created at line 105.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_68_OUT> created at line 121.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_85_OUT> created at line 129.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_139_OUT> created at line 153.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_GND_67_o_wide_mux_160_OUT> created at line 161.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_GND_67_o_wide_mux_164_OUT> created at line 161.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_168_OUT> created at line 161.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_176_OUT> created at line 169.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_GND_67_o_wide_mux_225_OUT> created at line 185.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_229_OUT> created at line 185.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_245_OUT> created at line 193.
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_GND_67_o_wide_mux_251_OUT> created at line 193.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_255_OUT> created at line 193.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_269_OUT> created at line 201.
    Found 4-bit 3-to-1 multiplexer for signal <count[1]_count[5]_wide_mux_273_OUT> created at line 201.
    Found 2-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_279_OUT> created at line 86.
    Found 4-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_280_OUT> created at line 86.
    Found 2-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_281_OUT> created at line 86.
    Found 4-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_282_OUT> created at line 86.
    Found 2-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_283_OUT> created at line 86.
    Found 4-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_284_OUT> created at line 86.
    Found 2-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_285_OUT> created at line 86.
    Found 4-bit 16-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_286_OUT> created at line 86.
    Found 1-bit 16-to-1 multiplexer for signal <X[1]_count[1]_Mux_287_o> created at line 86.
    Found 2-bit 12-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_288_OUT> created at line 86.
    Found 1-bit 16-to-1 multiplexer for signal <X[1]_count[1]_Mux_289_o> created at line 86.
    Found 2-bit 12-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_290_OUT> created at line 86.
    Found 1-bit 16-to-1 multiplexer for signal <X[1]_count[1]_Mux_291_o> created at line 86.
    Found 2-bit 12-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_292_OUT> created at line 86.
    Found 1-bit 16-to-1 multiplexer for signal <X[1]_count[1]_Mux_293_o> created at line 86.
    Found 2-bit 12-to-1 multiplexer for signal <X[1]_count[1]_wide_mux_294_OUT> created at line 86.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  82 Multiplexer(s).
Unit <select_in> synthesized.

Synthesizing Unit <select_out>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/select_out.vhd".
    Found 4x8-bit Read Only RAM for signal <_n0037>
    Summary:
	inferred   1 RAM(s).
Unit <select_out> synthesized.

Synthesizing Unit <next_count>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/next_count.vhd".
    Found 8-bit adder for signal <count_in[7]_GND_69_o_add_24_OUT> created at line 51.
    Found 8-bit adder for signal <count_in[7]_GND_69_o_add_26_OUT> created at line 50.
    Found 8-bit adder for signal <count_in[7]_GND_69_o_add_28_OUT> created at line 49.
    Found 8-bit subtractor for signal <count_in[7]_GND_69_o_sub_31_OUT<7:0>> created at line 48.
    Found 8-bit subtractor for signal <count_in[7]_GND_69_o_sub_33_OUT<7:0>> created at line 47.
    Found 8-bit subtractor for signal <count_in[7]_GND_69_o_sub_35_OUT<7:0>> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <next_count> synthesized.

Synthesizing Unit <Mux32>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Mux32.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux32> synthesized.

Synthesizing Unit <constant32>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/constant32.vhd".
    Summary:
	no macro.
Unit <constant32> synthesized.

Synthesizing Unit <FD8CE_HXILINX_stacknew>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_stacknew> synthesized.

Synthesizing Unit <predicat>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/predicat.vhd".
    Summary:
	no macro.
Unit <predicat> synthesized.

Synthesizing Unit <M2_1_HXILINX_stacknew>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/stacknew.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_stacknew> synthesized.

Synthesizing Unit <IP_fibo>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPfibo.vhd".
        Mycode = "10000000011"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <IPdone>.
    Found 32-bit register for signal <Z_39_o_dff_6_OUT>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_194>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_195>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_196>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_197>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_198>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_199>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_200>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_201>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_202>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_203>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_204>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_205>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_206>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_207>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_208>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_209>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_210>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_211>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_212>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_213>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_214>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_215>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_216>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_217>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_218>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_219>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_220>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_221>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_222>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_223>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_224>.
    Found 1-bit register for signal <IPdone_i_clk_DFF_225>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_76_o_GND_76_o_sub_1_OUT<31:0>> created at line 131.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 133
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <IP_fibo> synthesized.

Synthesizing Unit <reg1_3>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg1.vhd".
        N = 32
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg1_3> synthesized.

Synthesizing Unit <fibogen>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/Bfibo.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <fib2>.
    Found 32-bit register for signal <fib>.
    Found 32-bit adder for signal <fib2[31]_fib[31]_add_0_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fibogen> synthesized.

Synthesizing Unit <IP_Funit>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPFunit.vhd".
        Mycode = "000001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 97
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 98
    Summary:
	inferred  64 Tristate(s).
Unit <IP_Funit> synthesized.

Synthesizing Unit <funit32>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/funit32.vhd".
WARNING:Xst:647 - Input <c<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <b[31]_a[31]_add_0_OUT> created at line 100.
    Found 32-bit adder for signal <a[31]_GND_144_o_add_2_OUT> created at line 106.
    Found 32-bit adder for signal <b[31]_a[15]_add_11_OUT> created at line 140.
    Found 32-bit adder for signal <a[31]_GND_144_o_add_13_OUT> created at line 154.
    Found 32-bit subtractor for signal <GND_144_o_GND_144_o_sub_2_OUT<31:0>> created at line 103.
    Found 32-bit subtractor for signal <GND_144_o_GND_144_o_sub_4_OUT<31:0>> created at line 109.
    Found 32-bit shifter logical right for signal <b[31]_a[31]_shift_right_8_OUT> created at line 330
    Found 32-bit shifter logical left for signal <b[31]_a[31]_shift_left_9_OUT> created at line 325
    Found 16x16-bit multiplier for signal <n0095> created at line 140.
    Found 32-bit 32-to-1 multiplexer for signal <y> created at line 98.
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_18_o> created at line 177
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_20_o> created at line 184
    Found 32-bit comparator equal for signal <b[31]_a[31]_equal_22_o> created at line 191
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_30_o> created at line 219
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_32_o> created at line 226
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <funit32> synthesized.

Synthesizing Unit <IP_stack>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPstack.vhd".
        Mycode = "00000001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 70
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 74
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 78
    Summary:
	inferred 160 Multiplexer(s).
	inferred  96 Tristate(s).
Unit <IP_stack> synthesized.

Synthesizing Unit <IP_identity>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPidentity.vhd".
        Mycode = "00000000101"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 40
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 41
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 42
    Summary:
	inferred  96 Tristate(s).
Unit <IP_identity> synthesized.

Synthesizing Unit <IP_datastack>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_datastack.vhd".
        Mycode = "0000000011"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 111
    Summary:
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <IP_datastack> synthesized.

Synthesizing Unit <reg0_2>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg.vhd".
        N = 32
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg0_2> synthesized.

Synthesizing Unit <dstack>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/dstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 4-bit adder for signal <stack_ptr[3]_GND_408_o_add_11_OUT> created at line 100.
    Found 4-bit subtractor for signal <GND_408_o_GND_408_o_sub_3_OUT<3:0>> created at line 86.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <dstack> synthesized.

Synthesizing Unit <IP_pushpop>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPpushpop.vhd".
        Mycode = "00000000000"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 66
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 67
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 68
    Summary:
	inferred  96 Tristate(s).
Unit <IP_pushpop> synthesized.

Synthesizing Unit <IP_Tic>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPTic.vhd".
        Mycode = "00000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit adder for signal <qbus[31]_GND_539_o_add_1_OUT> created at line 91.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 92
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <IP_Tic> synthesized.

Synthesizing Unit <Tic_counter>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/c_counter_binary_v11_0.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Tic_counter> synthesized.

Synthesizing Unit <IP_get>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPget.vhd".
        Mycode = "01000000000"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 43
    Summary:
	inferred  32 Tristate(s).
Unit <IP_get> synthesized.

Synthesizing Unit <IP_Put>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_Put.vhd".
        Mycode = "01000000001"
    Summary:
	no macro.
Unit <IP_Put> synthesized.

Synthesizing Unit <IP_Snum>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_Snum.vhd".
        Mycode = "01000000011"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 44
    Summary:
	inferred  32 Tristate(s).
Unit <IP_Snum> synthesized.

Synthesizing Unit <netring>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/netring.vhf".
    Summary:
	no macro.
Unit <netring> synthesized.

Synthesizing Unit <reg32_MUSER_netring>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/netring.vhf".
    Set property "HU_SET = XLXI_1_6" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_7" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <reg32_MUSER_netring> synthesized.

Synthesizing Unit <FD16CE_HXILINX_netring>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/netring.vhf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_netring> synthesized.

Synthesizing Unit <reg0_3>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg.vhd".
        N = 16
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 16-bit register for signal <output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg0_3> synthesized.

Synthesizing Unit <reg0_4>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg.vhd".
        N = 8
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 8-bit register for signal <output>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg0_4> synthesized.

Synthesizing Unit <IP_Led>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_Led.vhd".
        Mycode = "00000000011"
    Summary:
	no macro.
Unit <IP_Led> synthesized.

Synthesizing Unit <IP_switch>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_switch.vhd".
        Mycode = "00000000100"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 65
    Summary:
	inferred  32 Tristate(s).
Unit <IP_switch> synthesized.

Synthesizing Unit <IP_BufO>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPBufO.vhd".
        Mycode = "00000000010"
    Summary:
	no macro.
Unit <IP_BufO> synthesized.

Synthesizing Unit <IP_Actif>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_Actif.vhd".
        Mycode = "00111111110"
    Summary:
	no macro.
Unit <IP_Actif> synthesized.

Synthesizing Unit <IP_waitbt>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPwaitBT1.vhd".
        Mycode = "10000000010"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <IPdone>.
    Found 32-bit register for signal <Z_64_o_dff_5_OUT>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_232>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_233>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_234>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_235>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_236>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_237>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_238>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_239>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_240>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_241>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_242>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_243>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_244>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_245>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_246>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_247>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_248>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_249>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_250>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_251>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_252>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_253>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_254>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_255>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_256>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_257>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_258>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_259>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_260>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_261>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_262>.
    Found 1-bit register for signal <IPDone_i_clk_DFF_263>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_4> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 116
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 116
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <IP_waitbt> synthesized.

Synthesizing Unit <pulse>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/pulse.vhf".
    Summary:
	no macro.
Unit <pulse> synthesized.

Synthesizing Unit <reg1_4>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg1.vhd".
        N = 5
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 5-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg1_4> synthesized.

Synthesizing Unit <IP_Wait>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPWait.vhd".
        Mycode = "10000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <IPdone>.
    Found 3-bit register for signal <current_statew>.
INFO:Xst:1799 - State fetch_next is never reached in FSM <current_statew>.
INFO:Xst:1799 - State decode_next is never reached in FSM <current_statew>.
    Found finite state machine <FSM_5> for signal <current_statew>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_825_o_GND_825_o_sub_1_OUT<31:0>> created at line 108.
    Found 32-bit subtractor for signal <GND_825_o_GND_825_o_sub_2_OUT<31:0>> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IP_Wait> synthesized.

Synthesizing Unit <IP_Com>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_Com.vhd".
        Mycode = "00111111111"
    Summary:
	no macro.
Unit <IP_Com> synthesized.

Synthesizing Unit <IP_com32>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_com32.vhd".
        Mycode = "10111111111"
    Found 3-bit register for signal <current_statew>.
    Found finite state machine <FSM_6> for signal <current_statew>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cptr_d> created at line 88.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IP_com32> synthesized.

Synthesizing Unit <reg0_5>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/reg.vhd".
        N = 5
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 5-bit register for signal <output>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg0_5> synthesized.

Synthesizing Unit <IP_MEcom>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IP_MEcom.vhd".
        Mycode = "0000001001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 45
    Summary:
	inferred  32 Tristate(s).
Unit <IP_MEcom> synthesized.

Synthesizing Unit <IPrdm>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/IPrdm.vhd".
        Mycode = "00000010000"
    Found 1-bit tristate buffer for signal <en> created at line 67
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 68
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 68
    Summary:
	inferred  33 Tristate(s).
Unit <IPrdm> synthesized.

Synthesizing Unit <random>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/random.vhd".
        width = 32
    Found 32-bit register for signal <rand_temp>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <random> synthesized.

Synthesizing Unit <debounce4>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/debounce4.vhd".
    Set property "clock_signal = yes" for signal <cclk>.
    Found 5-bit register for signal <delay2>.
    Found 5-bit register for signal <delay3>.
    Found 5-bit register for signal <delay1>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <debounce4> synthesized.

Synthesizing Unit <clkdiv2>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/clkdiv.vhd".
    Set property "clock_signal = yes" for signal <mclk>.
    Found 12-bit register for signal <q>.
    Found 12-bit adder for signal <q[11]_GND_898_o_add_0_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <clkdiv2> synthesized.

Synthesizing Unit <x7segb>.
    Related source file is "/home/m1/douylliez/Bureau/V4M1_new/x7segb.vhd".
    Set property "clock_signal = yes" for signal <cclk>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_899_o_add_0_OUT> created at line 83.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 4-to-1 multiplexer for signal <count[1]_aen[3]_Mux_4_o> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 96.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <x7segb> synthesized.
RTL-Simplification CPUSTAT: 0.23 
RTL-BasicInf CPUSTAT: 0.85 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.07 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 223
 0x0-bit quad-port RAM                                 : 6
 16x32-bit dual-port RAM                               : 6
 16x32-bit single-port RAM                             : 12
 16x7-bit single-port Read Only RAM                    : 1
 4x2-bit single-port Read Only RAM                     : 3
 4x8-bit single-port Read Only RAM                     : 3
 64x1-bit dual-port RAM                                : 192
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 87
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 3
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 5
 32-bit adder                                          : 32
 32-bit addsub                                         : 3
 32-bit subtractor                                     : 4
 4-bit adder                                           : 15
 4-bit subtractor                                      : 12
 5-bit adder                                           : 1
 6-bit adder                                           : 3
 7-bit adder                                           : 2
 8-bit addsub                                          : 3
# Registers                                            : 428
 1-bit register                                        : 305
 11-bit register                                       : 4
 12-bit register                                       : 7
 13-bit register                                       : 3
 16-bit register                                       : 35
 2-bit register                                        : 7
 3-bit register                                        : 1
 32-bit register                                       : 31
 4-bit register                                        : 15
 48-bit register                                       : 3
 5-bit register                                        : 5
 6-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 7
# Comparators                                          : 25
 32-bit comparator equal                               : 5
 32-bit comparator greater                             : 14
 4-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 2
# Multiplexers                                         : 1486
 1-bit 16-to-1 multiplexer                             : 12
 1-bit 2-to-1 multiplexer                              : 812
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 19
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 12-to-1 multiplexer                             : 12
 2-bit 16-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 50
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 216
 32-bit 4-to-1 multiplexer                             : 47
 4-bit 16-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 153
 4-bit 3-to-1 multiplexer                              : 30
 4-bit 4-to-1 multiplexer                              : 21
 48-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 8
 64-bit 2-to-1 multiplexer                             : 9
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 6
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 3
# Tristates                                            : 1601
 1-bit tristate buffer                                 : 1601
# FSMs                                                 : 11
# Xors                                                 : 6
 1-bit xor2                                            : 3
 32-bit xor2                                           : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <execution_stack>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <execution_stack>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <execution_stack>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <IPdone> in Unit <Inst_IPwaitBt> is equivalent to the following 32 FFs/Latches, which will be removed : <IPDone_i_clk_DFF_232> <IPDone_i_clk_DFF_233> <IPDone_i_clk_DFF_234> <IPDone_i_clk_DFF_235> <IPDone_i_clk_DFF_236> <IPDone_i_clk_DFF_237> <IPDone_i_clk_DFF_238> <IPDone_i_clk_DFF_239> <IPDone_i_clk_DFF_240> <IPDone_i_clk_DFF_241> <IPDone_i_clk_DFF_242> <IPDone_i_clk_DFF_243> <IPDone_i_clk_DFF_244> <IPDone_i_clk_DFF_245> <IPDone_i_clk_DFF_248> <IPDone_i_clk_DFF_246> <IPDone_i_clk_DFF_247> <IPDone_i_clk_DFF_249> <IPDone_i_clk_DFF_250> <IPDone_i_clk_DFF_251> <IPDone_i_clk_DFF_252> <IPDone_i_clk_DFF_253> <IPDone_i_clk_DFF_254> <IPDone_i_clk_DFF_255> <IPDone_i_clk_DFF_256> <IPDone_i_clk_DFF_257> <IPDone_i_clk_DFF_258> <IPDone_i_clk_DFF_259> <IPDone_i_clk_DFF_260> <IPDone_i_clk_DFF_261> <IPDone_i_clk_DFF_262> <IPDone_i_clk_DFF_263> 
INFO:Xst:2261 - The FF/Latch <val_0> in Unit <HSU_CUnit> is equivalent to the following 3 FFs/Latches, which will be removed : <val_1> <val_2> <val_3> 
WARNING:Xst:638 - in unit my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<1> val<1> signal will be lost.
WARNING:Xst:638 - in unit my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<2> val<2> signal will be lost.
WARNING:Xst:638 - in unit my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<3> val<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <IPdone> in Unit <Inst_IPfibo> is equivalent to the following 32 FFs/Latches, which will be removed : <IPdone_i_clk_DFF_194> <IPdone_i_clk_DFF_195> <IPdone_i_clk_DFF_196> <IPdone_i_clk_DFF_197> <IPdone_i_clk_DFF_198> <IPdone_i_clk_DFF_201> <IPdone_i_clk_DFF_199> <IPdone_i_clk_DFF_200> <IPdone_i_clk_DFF_202> <IPdone_i_clk_DFF_203> <IPdone_i_clk_DFF_204> <IPdone_i_clk_DFF_205> <IPdone_i_clk_DFF_206> <IPdone_i_clk_DFF_207> <IPdone_i_clk_DFF_210> <IPdone_i_clk_DFF_208> <IPdone_i_clk_DFF_209> <IPdone_i_clk_DFF_211> <IPdone_i_clk_DFF_212> <IPdone_i_clk_DFF_213> <IPdone_i_clk_DFF_214> <IPdone_i_clk_DFF_215> <IPdone_i_clk_DFF_216> <IPdone_i_clk_DFF_219> <IPdone_i_clk_DFF_217> <IPdone_i_clk_DFF_218> <IPdone_i_clk_DFF_220> <IPdone_i_clk_DFF_221> <IPdone_i_clk_DFF_222> <IPdone_i_clk_DFF_223> <IPdone_i_clk_DFF_224> <IPdone_i_clk_DFF_225> 
INFO:Xst:2261 - The FF/Latch <val_0> in Unit <HSU_CUnit> is equivalent to the following 3 FFs/Latches, which will be removed : <val_1> <val_2> <val_3> 
WARNING:Xst:638 - in unit my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<1> val<1> signal will be lost.
WARNING:Xst:638 - in unit my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<2> val<2> signal will be lost.
WARNING:Xst:638 - in unit my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<3> val<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <IPdone> in Unit <Inst_IPfibo> is equivalent to the following 32 FFs/Latches, which will be removed : <IPdone_i_clk_DFF_194> <IPdone_i_clk_DFF_195> <IPdone_i_clk_DFF_196> <IPdone_i_clk_DFF_197> <IPdone_i_clk_DFF_198> <IPdone_i_clk_DFF_201> <IPdone_i_clk_DFF_199> <IPdone_i_clk_DFF_200> <IPdone_i_clk_DFF_202> <IPdone_i_clk_DFF_203> <IPdone_i_clk_DFF_204> <IPdone_i_clk_DFF_205> <IPdone_i_clk_DFF_206> <IPdone_i_clk_DFF_207> <IPdone_i_clk_DFF_210> <IPdone_i_clk_DFF_208> <IPdone_i_clk_DFF_209> <IPdone_i_clk_DFF_211> <IPdone_i_clk_DFF_212> <IPdone_i_clk_DFF_213> <IPdone_i_clk_DFF_214> <IPdone_i_clk_DFF_215> <IPdone_i_clk_DFF_216> <IPdone_i_clk_DFF_219> <IPdone_i_clk_DFF_217> <IPdone_i_clk_DFF_218> <IPdone_i_clk_DFF_220> <IPdone_i_clk_DFF_221> <IPdone_i_clk_DFF_222> <IPdone_i_clk_DFF_223> <IPdone_i_clk_DFF_224> <IPdone_i_clk_DFF_225> 
INFO:Xst:2261 - The FF/Latch <val_0> in Unit <HSU_CUnit> is equivalent to the following 3 FFs/Latches, which will be removed : <val_1> <val_2> <val_3> 
WARNING:Xst:638 - in unit my_Master/Inst_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<1> val<1> signal will be lost.
WARNING:Xst:638 - in unit my_Master/Inst_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<2> val<2> signal will be lost.
WARNING:Xst:638 - in unit my_Master/Inst_HSUcore/HSU_CUnit Conflict on KEEP property on signal val<0> and val<3> val<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <IPdone> in Unit <Inst_IPfibo> is equivalent to the following 32 FFs/Latches, which will be removed : <IPdone_i_clk_DFF_194> <IPdone_i_clk_DFF_195> <IPdone_i_clk_DFF_196> <IPdone_i_clk_DFF_197> <IPdone_i_clk_DFF_198> <IPdone_i_clk_DFF_201> <IPdone_i_clk_DFF_199> <IPdone_i_clk_DFF_200> <IPdone_i_clk_DFF_202> <IPdone_i_clk_DFF_203> <IPdone_i_clk_DFF_204> <IPdone_i_clk_DFF_205> <IPdone_i_clk_DFF_206> <IPdone_i_clk_DFF_207> <IPdone_i_clk_DFF_210> <IPdone_i_clk_DFF_208> <IPdone_i_clk_DFF_209> <IPdone_i_clk_DFF_211> <IPdone_i_clk_DFF_212> <IPdone_i_clk_DFF_213> <IPdone_i_clk_DFF_214> <IPdone_i_clk_DFF_215> <IPdone_i_clk_DFF_216> <IPdone_i_clk_DFF_219> <IPdone_i_clk_DFF_217> <IPdone_i_clk_DFF_218> <IPdone_i_clk_DFF_220> <IPdone_i_clk_DFF_221> <IPdone_i_clk_DFF_222> <IPdone_i_clk_DFF_223> <IPdone_i_clk_DFF_224> <IPdone_i_clk_DFF_225> 

Synthesizing (advanced) Unit <CUnit>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0123> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ins<11:10>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CUnit> synthesized (advanced).

Synthesizing (advanced) Unit <HSlave>.
The following registers are absorbed into counter <count_supp1>: 1 register on signal <count_supp1>.
Unit <HSlave> synthesized (advanced).

Synthesizing (advanced) Unit <Hmemory64>.
Unit <Hmemory64> synthesized (advanced).

Synthesizing (advanced) Unit <Ram8>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ram8> synthesized (advanced).

Synthesizing (advanced) Unit <Wrapper_RAM>.
The following registers are absorbed into counter <rx_sample_cnt>: 1 register on signal <rx_sample_cnt>.
Unit <Wrapper_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv2>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clkdiv2> synthesized (advanced).

Synthesizing (advanced) Unit <dstack>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <_n0036>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dstack> synthesized (advanced).

Synthesizing (advanced) Unit <fibogen>.
The following registers are absorbed into accumulator <fib2>: 1 register on signal <fib2>.
Unit <fibogen> synthesized (advanced).

Synthesizing (advanced) Unit <mem_bank_1bit>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM64bit> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     addrB          | connected to signal <addr_lect>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem_bank_1bit> synthesized (advanced).

Synthesizing (advanced) Unit <rstack>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <_n0034>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rstack> synthesized (advanced).

Synthesizing (advanced) Unit <select_out>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0037> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selTout>       |          |
    -----------------------------------------------------------------------
Unit <select_out> synthesized (advanced).

Synthesizing (advanced) Unit <uart_baudClock>.
The following registers are absorbed into counter <baudRate_process.count>: 1 register on signal <baudRate_process.count>.
Unit <uart_baudClock> synthesized (advanced).

Synthesizing (advanced) Unit <x7segb>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <x7segb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 217
 16x32-bit dual-port distributed RAM                   : 6
 16x32-bit single-port distributed RAM                 : 12
 16x7-bit single-port distributed Read Only RAM        : 1
 4x2-bit single-port distributed Read Only RAM         : 3
 4x8-bit single-port distributed Read Only RAM         : 3
 64x1-bit dual-port distributed RAM                    : 192
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 79
 11-bit adder                                          : 1
 12-bit subtractor                                     : 3
 3-bit adder                                           : 1
 3-bit subtractor                                      : 5
 32-bit adder                                          : 29
 32-bit addsub                                         : 3
 32-bit subtractor                                     : 4
 4-bit adder                                           : 14
 4-bit subtractor                                      : 12
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit addsub                                          : 3
# Counters                                             : 6
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 3
 32-bit up loadable accumulator                        : 3
# Registers                                            : 2236
 Flip-Flops                                            : 2236
# Comparators                                          : 25
 32-bit comparator equal                               : 5
 32-bit comparator greater                             : 14
 4-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 2
# Multiplexers                                         : 1476
 1-bit 16-to-1 multiplexer                             : 12
 1-bit 2-to-1 multiplexer                              : 806
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 19
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 12-to-1 multiplexer                             : 12
 2-bit 16-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 50
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 213
 32-bit 4-to-1 multiplexer                             : 47
 4-bit 16-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 152
 4-bit 3-to-1 multiplexer                              : 30
 4-bit 4-to-1 multiplexer                              : 21
 48-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 8
 64-bit 2-to-1 multiplexer                             : 9
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 6
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 3
# FSMs                                                 : 11
# Xors                                                 : 6
 1-bit xor2                                            : 3
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <IPdone> in Unit <IP_waitbt> is equivalent to the following 32 FFs/Latches, which will be removed : <IPDone_i_clk_DFF_232> <IPDone_i_clk_DFF_235> <IPDone_i_clk_DFF_233> <IPDone_i_clk_DFF_234> <IPDone_i_clk_DFF_236> <IPDone_i_clk_DFF_237> <IPDone_i_clk_DFF_238> <IPDone_i_clk_DFF_239> <IPDone_i_clk_DFF_240> <IPDone_i_clk_DFF_241> <IPDone_i_clk_DFF_244> <IPDone_i_clk_DFF_242> <IPDone_i_clk_DFF_243> <IPDone_i_clk_DFF_245> <IPDone_i_clk_DFF_246> <IPDone_i_clk_DFF_247> <IPDone_i_clk_DFF_248> <IPDone_i_clk_DFF_249> <IPDone_i_clk_DFF_250> <IPDone_i_clk_DFF_253> <IPDone_i_clk_DFF_251> <IPDone_i_clk_DFF_252> <IPDone_i_clk_DFF_254> <IPDone_i_clk_DFF_255> <IPDone_i_clk_DFF_256> <IPDone_i_clk_DFF_257> <IPDone_i_clk_DFF_258> <IPDone_i_clk_DFF_259> <IPDone_i_clk_DFF_262> <IPDone_i_clk_DFF_260> <IPDone_i_clk_DFF_261> <IPDone_i_clk_DFF_263> 
INFO:Xst:2261 - The FF/Latch <wr_en> in Unit <Hmemory64> is equivalent to the following FF/Latch, which will be removed : <W48> 
INFO:Xst:2261 - The FF/Latch <val_0> in Unit <CUnit> is equivalent to the following 3 FFs/Latches, which will be removed : <val_1> <val_2> <val_3> 
WARNING:Xst:638 - in unit CUnit Conflict on KEEP property on signal val<0> and val<1> val<1> signal will be lost.
WARNING:Xst:638 - in unit CUnit Conflict on KEEP property on signal val<0> and val<2> val<2> signal will be lost.
WARNING:Xst:638 - in unit CUnit Conflict on KEEP property on signal val<0> and val<3> val<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <IPdone_i_clk_DFF_195> in Unit <IP_fibo> is equivalent to the following 32 FFs/Latches, which will be removed : <IPdone> <IPdone_i_clk_DFF_194> <IPdone_i_clk_DFF_196> <IPdone_i_clk_DFF_197> <IPdone_i_clk_DFF_200> <IPdone_i_clk_DFF_198> <IPdone_i_clk_DFF_199> <IPdone_i_clk_DFF_201> <IPdone_i_clk_DFF_202> <IPdone_i_clk_DFF_203> <IPdone_i_clk_DFF_204> <IPdone_i_clk_DFF_205> <IPdone_i_clk_DFF_206> <IPdone_i_clk_DFF_209> <IPdone_i_clk_DFF_207> <IPdone_i_clk_DFF_208> <IPdone_i_clk_DFF_210> <IPdone_i_clk_DFF_211> <IPdone_i_clk_DFF_212> <IPdone_i_clk_DFF_213> <IPdone_i_clk_DFF_214> <IPdone_i_clk_DFF_215> <IPdone_i_clk_DFF_218> <IPdone_i_clk_DFF_216> <IPdone_i_clk_DFF_217> <IPdone_i_clk_DFF_219> <IPdone_i_clk_DFF_220> <IPdone_i_clk_DFF_221> <IPdone_i_clk_DFF_222> <IPdone_i_clk_DFF_223> <IPdone_i_clk_DFF_224> <IPdone_i_clk_DFF_225> 
Implementing FSM <MFsm> on signal <current_state> on BRAM.
WARNING:Xst:1809 - Unable to fit FSM <etat> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_Master/Inst_Hmemory64/FSM_2> on signal <etat[1:2]> with sequential encoding.
Optimizing FSM <my_Master/slaves[0].One_salve/Inst_Hmemory64/FSM_2> on signal <etat[1:2]> with sequential encoding.
Optimizing FSM <my_Master/slaves[1].One_salve/Inst_Hmemory64/FSM_2> on signal <etat[1:2]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 short_instr | 00
 bzbnz       | 01
 bzbnz2      | 11
 long_instr  | 10
-------------------------
Implementing FSM <MFsm> on signal <current_state> on BRAM.
Implementing FSM <MFsm> on signal <current_statew> on BRAM.
Implementing FSM <MFsm> on signal <current_statew> on BRAM.
WARNING:Xst:1809 - Unable to fit FSM <prom_state> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Wrapper/FSM_0> on signal <prom_state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 state_00     | 000
 state_01     | 001
 state_02     | 010
 state_03     | 011
 wait_state   | 100
 state_m      | 101
 state_wslave | 110
--------------------------
WARNING:Xst:1809 - Unable to fit FSM <prom_state1> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Wrapper/FSM_1> on signal <prom_state1[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 state_s00 | 000
 state_s01 | 001
 state_s02 | 010
 state_s03 | 011
 state_s1  | 100
 state_s2  | 101
 fin       | 110
 load_file | 111
-----------------------
INFO:Xst:2261 - The FF/Latch <wr_adr_12> in Unit <Hmemory64> is equivalent to the following 19 FFs/Latches, which will be removed : <wr_adr_13> <wr_adr_14> <wr_adr_15> <wr_adr_16> <wr_adr_17> <wr_adr_18> <wr_adr_19> <wr_adr_20> <wr_adr_21> <wr_adr_22> <wr_adr_23> <wr_adr_24> <wr_adr_25> <wr_adr_26> <wr_adr_27> <wr_adr_28> <wr_adr_29> <wr_adr_30> <wr_adr_31> 
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<13> wr_adr<13> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<14> wr_adr<14> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<15> wr_adr<15> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<16> wr_adr<16> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<17> wr_adr<17> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<18> wr_adr<18> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<19> wr_adr<19> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<20> wr_adr<20> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<21> wr_adr<21> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<22> wr_adr<22> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<23> wr_adr<23> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<24> wr_adr<24> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<25> wr_adr<25> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<26> wr_adr<26> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<27> wr_adr<27> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<28> wr_adr<28> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<29> wr_adr<29> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<30> wr_adr<30> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<31> wr_adr<31> signal will be lost.
WARNING:Xst:1293 - FF/Latch <j_3> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j1_3> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    addr_M_11 in unit <Wrapper_RAM>
    addr_M_0 in unit <Wrapper_RAM>
    addr_M_1 in unit <Wrapper_RAM>
    addr_M_2 in unit <Wrapper_RAM>
    addr_M_4 in unit <Wrapper_RAM>
    addr_M_5 in unit <Wrapper_RAM>
    addr_M_3 in unit <Wrapper_RAM>
    addr_M_6 in unit <Wrapper_RAM>
    addr_M_7 in unit <Wrapper_RAM>
    addr_M_8 in unit <Wrapper_RAM>
    addr_M_9 in unit <Wrapper_RAM>
    addr_M_10 in unit <Wrapper_RAM>
    PC_1 in unit <Hmemory64>
    PC_0 in unit <Hmemory64>
    PC_2 in unit <Hmemory64>
    PC_3 in unit <Hmemory64>
    PC_4 in unit <Hmemory64>
    PC_5 in unit <Hmemory64>
    PC_6 in unit <Hmemory64>
    PC_7 in unit <Hmemory64>
    PC_8 in unit <Hmemory64>
    PC_9 in unit <Hmemory64>
    PC_10 in unit <Hmemory64>
    PC_11 in unit <Hmemory64>
    PC_13 in unit <Hmemory64>
    PC_14 in unit <Hmemory64>
    PC_12 in unit <Hmemory64>
    PC_15 in unit <Hmemory64>
    PC_16 in unit <Hmemory64>
    PC_17 in unit <Hmemory64>
    PC_18 in unit <Hmemory64>
    PC_19 in unit <Hmemory64>
    PC_20 in unit <Hmemory64>
    PC_21 in unit <Hmemory64>
    PC_22 in unit <Hmemory64>
    PC_23 in unit <Hmemory64>
    PC_24 in unit <Hmemory64>
    PC_25 in unit <Hmemory64>
    PC_26 in unit <Hmemory64>
    PC_27 in unit <Hmemory64>
    PC_28 in unit <Hmemory64>
    PC_30 in unit <Hmemory64>
    PC_31 in unit <Hmemory64>
    PC_29 in unit <Hmemory64>


  List of register instances with asynchronous set or reset and opposite initialization value:
    rx_d2 in unit <Wrapper_RAM>
    rx_d1 in unit <Wrapper_RAM>

WARNING:Xst:2042 - Unit IP_waitbt: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IPrdm: 33 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>, en.
WARNING:Xst:2042 - Unit IP_MEcom: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_switch: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Snum: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_get: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_fibo: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_datastack: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_pushpop: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_identity: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_stack: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Tic: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Funit: 64 internal tristates are replaced by logic (pull-up yes): Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:1906 - Unit IP_waitbt is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_fibo is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_datastack is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Tic is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IPrdm is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_switch is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_MEcom is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Funit is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_stack is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_identity is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_pushpop is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Snum is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_get is merged (output ports from interface drive multi-sources)

Optimizing unit <Nexys3v3> ...

Optimizing unit <debounce4> ...

Optimizing unit <HMaster> ...

Optimizing unit <reg0_4> ...

Optimizing unit <pulse> ...

Optimizing unit <reg1_4> ...

Optimizing unit <slavedual_prom> ...

Optimizing unit <mem_bank_1bit> ...

Optimizing unit <Hmemory64> ...

Optimizing unit <reg0_1> ...

Optimizing unit <rstack> ...

Optimizing unit <HSlave> ...

Optimizing unit <HSUcore> ...

Optimizing unit <CUnit> ...

Optimizing unit <reg1_2> ...

Optimizing unit <reg1_1> ...

Optimizing unit <qd> ...

Optimizing unit <muxr3> ...

Optimizing unit <muxr2> ...

Optimizing unit <muxR1> ...

Optimizing unit <muxr0> ...

Optimizing unit <muxi3> ...

Optimizing unit <muxi2> ...

Optimizing unit <muxi1> ...

Optimizing unit <muxi0> ...

Optimizing unit <XLXI_87> ...

Optimizing unit <XLXI_94> ...

Optimizing unit <muxoutT> ...

Optimizing unit <muxoutN2> ...

Optimizing unit <muxoutN> ...

Optimizing unit <stacknew> ...

Optimizing unit <constant32> ...

Optimizing unit <select_in> ...

Optimizing unit <next_count> ...

Optimizing unit <Ram8> ...

Optimizing unit <reg32_MUSER_stacknew> ...

Optimizing unit <FD16CE_HXILINX_stacknew> ...

Optimizing unit <FD8CE_HXILINX_stacknew> ...

Optimizing unit <predicat> ...

Optimizing unit <M2_1_HXILINX_stacknew> ...

Optimizing unit <select_out> ...

Optimizing unit <reg1_3> ...

Optimizing unit <fibogen> ...

Optimizing unit <dstack> ...

Optimizing unit <reg0_2> ...

Optimizing unit <Tic_counter> ...

Optimizing unit <funit32> ...

Optimizing unit <IP_Put> ...

Optimizing unit <muxin> ...

Optimizing unit <netring> ...

Optimizing unit <reg32_MUSER_netring> ...

Optimizing unit <FD16CE_HXILINX_netring> ...

Optimizing unit <reg0_3> ...

Optimizing unit <IP_Wait> ...

Optimizing unit <IP_com32> ...

Optimizing unit <reg0_5> ...

Optimizing unit <random> ...

Optimizing unit <IP_Led> ...

Optimizing unit <IP_BufO> ...

Optimizing unit <IP_Actif> ...

Optimizing unit <IP_Com> ...

Optimizing unit <Wrapper_RAM> ...
WARNING:Xst:1293 - FF/Latch <instruction_2> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instruction_2> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_baudClock> ...

Optimizing unit <clkdiv2> ...

Optimizing unit <x7segb> ...
WARNING:Xst:1293 - FF/Latch <endwait> has a constant value of 0 in block <HSU_CUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <endwait> has a constant value of 0 in block <HSU_CUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <execution_stack>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_93>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_93>.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <execution_stack>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_93>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_93>.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <execution_stack>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_93>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_93>.
WARNING:Xst:2677 - Node <clk> of sequential type is unconnected in block <uart_baudClock_inst>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys3v3, actual ratio is 25.
WARNING:Xst:1426 - The value init of the FF/Latch rx_d1_LD hinder the constant cleaning in the block UART_Wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <PC_29_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_31_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_30_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_28_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_27_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_26_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_25_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_24_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_23_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_22_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_21_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_20_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_19_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_18_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_17_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_16_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_15_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_12_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_14_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_13_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_11_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_10_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_9_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_8_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_7_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_6_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_5_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_4_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_3_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_2_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_0_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_1_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_29_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_31_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_30_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_28_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_27_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_26_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_25_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_24_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_23_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_22_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_21_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_20_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_19_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_18_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_17_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_16_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_15_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_0_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_1_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_29_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_31_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_30_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_28_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_27_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_26_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_25_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_24_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_23_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_22_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_21_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_20_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_19_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_18_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_17_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_16_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_15_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_0_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_1_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <addr_M_10_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_9_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_8_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_7_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_6_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_3_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_5_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_4_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_2_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_1_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_0_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_11_dummy0> of sequential type is unconnected in block <UART_Wrapper>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2204
 Flip-Flops                                            : 2204

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Nexys3v3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12152
#      AND3                        : 5
#      GND                         : 27
#      INV                         : 219
#      LUT1                        : 632
#      LUT2                        : 1033
#      LUT3                        : 1099
#      LUT4                        : 810
#      LUT5                        : 2200
#      LUT6                        : 2994
#      MUXCY                       : 1519
#      MUXF7                       : 243
#      MUXF8                       : 48
#      OR3                         : 3
#      VCC                         : 22
#      XORCY                       : 1298
# FlipFlops/Latches                : 2231
#      FD                          : 270
#      FDC                         : 138
#      FDCE                        : 595
#      FDE                         : 257
#      FDE_1                       : 12
#      FDP                         : 29
#      FDPE                        : 2
#      FDPE_1                      : 12
#      FDR                         : 270
#      FDR_1                       : 3
#      FDRE                        : 407
#      FDRE_1                      : 138
#      FDS                         : 69
#      FDSE                        : 2
#      LD                          : 1
#      LDC                         : 26
# RAMS                             : 624
#      RAM16X1D                    : 12
#      RAM16X1S                    : 384
#      RAM32M                      : 30
#      RAM64X1D                    : 192
#      RAMB8BWER                   : 6
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 14
#      OBUF                        : 19
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2231  out of  18224    12%  
 Number of Slice LUTs:                 9899  out of   9112   108% (*) 
    Number used as Logic:              8987  out of   9112    98%  
    Number used as Memory:              912  out of   2176    41%  
       Number used as RAM:              912

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11060
   Number with an unused Flip Flop:    8829  out of  11060    79%  
   Number with an unused LUT:          1161  out of  11060    10%  
   Number of fully used LUT-FF pairs:  1070  out of  11060     9%  
   Number of unique control sets:       277

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      3  out of     32     9%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                           | Clock buffer(FF name)                                                           | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
mclk                                                                                                                                                                   | BUFGP                                                                           | 2     |
Inst_debounce4/cclk                                                                                                                                                    | NONE(Inst_debounce4/delay1_0)                                                   | 15    |
my_Master/clock                                                                                                                                                        | NONE(my_Master/Inst_IPwaitBt/IPdone)                                            | 244   |
my_Master/BufLed_reg/clk                                                                                                                                               | NONE(my_Master/BufLed_reg/output_0)                                             | 8     |
my_Master/BufSwitch_reg/clk                                                                                                                                            | NONE(my_Master/BufSwitch_reg/output_0)                                          | 8     |
my_Master/Inst_IPwaitBt/BufO_reg/clk                                                                                                                                   | NONE(my_Master/Inst_IPwaitBt/BufO_reg/output_0)                                 | 5     |
my_Master/Inst_Hmemory64/clk                                                                                                                                           | NONE(my_Master/Inst_Hmemory64/orlocal_0)                                        | 148   |
my_Master/Inst_Hmemory64/flag_ortree/clk                                                                                                                               | NONE(my_Master/Inst_Hmemory64/flag_ortree/output_0)                             | 1     |
my_Master/Inst_Hmemory64/Inst_returnstack/clk                                                                                                                          | NONE(my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_0)                     | 11    |
my_Master/slaves[1].One_salve/clock                                                                                                                                    | NONE(my_Master/slaves[1].One_salve/count1_0)                                    | 123   |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                                                                                                                       | NONE(my_Master/slaves[1].One_salve/Inst_Hmemory64/orlocal_0)                    | 161   |
my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/clk                                                                                                           | NONE(my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/output_0)         | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk                                                                                                      | NONE(my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0) | 11    |
my_Master/slaves[1].One_salve/Actiity_reg/clk                                                                                                                          | NONE(my_Master/slaves[1].One_salve/Actiity_reg/output_0)                        | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                                                                                                                        | NONE                                                                            | 134   |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                                                                                              | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/val_0)               | 46    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk                                                                                                     | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/output_0)   | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk                                                                                                           | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_0)         | 16    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk                                                                                                        | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/output)        | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram3/clk                                                                                                   | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram3/Mram_ram1)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram2/clk                                                                                                   | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram2/Mram_ram1)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram1/clk                                                                                                   | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram1/Mram_ram1)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram0/clk                                                                                                   | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram0/Mram_ram1)| 32    |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk                                                                                                                 | NONE(my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_0)               | 32    |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                                                                                                 | NONE(my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib_0)                  | 64    |
my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk                                                                                                      | NONE(my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0) | 11    |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                                                                                                    | NONE(my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/output_0)  | 32    |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                                                                                         | NONE(my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0)            | 32    |
my_Master/slaves[0].One_salve/clock                                                                                                                                    | NONE(my_Master/slaves[0].One_salve/count1_0)                                    | 123   |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                                                                                                                       | NONE(my_Master/slaves[0].One_salve/Inst_Hmemory64/orlocal_0)                    | 161   |
my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/clk                                                                                                           | NONE(my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/output_0)         | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk                                                                                                      | NONE(my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0) | 11    |
my_Master/slaves[0].One_salve/Actiity_reg/clk                                                                                                                          | NONE(my_Master/slaves[0].One_salve/Actiity_reg/output_0)                        | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                                                                                                                        | NONE                                                                            | 134   |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                                                                                              | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/val_0)               | 46    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk                                                                                                     | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/output_0)   | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk                                                                                                           | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_0)         | 16    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk                                                                                                        | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/output)        | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram3/clk                                                                                                   | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram3/Mram_ram1)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram2/clk                                                                                                   | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram2/Mram_ram1)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram1/clk                                                                                                   | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram1/Mram_ram1)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram0/clk                                                                                                   | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram0/Mram_ram1)| 32    |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk                                                                                                                 | NONE(my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_0)               | 32    |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                                                                                                 | NONE(my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib_0)                  | 64    |
my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk                                                                                                      | NONE(my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0) | 11    |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                                                                                                    | NONE(my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/output_0)  | 32    |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                                                                                         | NONE(my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0)            | 32    |
my_Master/Inst_HSUcore/clk                                                                                                                                             | NONE                                                                            | 134   |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                                                                                                                   | NONE(my_Master/Inst_HSUcore/HSU_CUnit/val_0)                                    | 47    |
my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/clk                                                                                                                          | NONE(my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/output_0)                        | 1     |
my_Master/Inst_HSUcore/HSU_CUnit/RI/clk                                                                                                                                | NONE(my_Master/Inst_HSUcore/HSU_CUnit/RI/output_0)                              | 16    |
my_Master/Inst_HSUcore/HSU_CUnit/Rwait/clk                                                                                                                             | NONE(my_Master/Inst_HSUcore/HSU_CUnit/Rwait/output)                             | 1     |
my_Master/Inst_HSUcore/execution_stack/ram3/clk                                                                                                                        | NONE(my_Master/Inst_HSUcore/execution_stack/ram3/Mram_ram1)                     | 32    |
my_Master/Inst_HSUcore/execution_stack/ram2/clk                                                                                                                        | NONE(my_Master/Inst_HSUcore/execution_stack/ram2/Mram_ram1)                     | 32    |
my_Master/Inst_HSUcore/execution_stack/ram1/clk                                                                                                                        | NONE(my_Master/Inst_HSUcore/execution_stack/ram1/Mram_ram1)                     | 32    |
my_Master/Inst_HSUcore/execution_stack/ram0/clk                                                                                                                        | NONE(my_Master/Inst_HSUcore/execution_stack/ram0/Mram_ram1)                     | 32    |
my_Master/Inst_IPfibo/Fibo_reg/clk                                                                                                                                     | NONE(my_Master/Inst_IPfibo/Fibo_reg/output_0)                                   | 32    |
my_Master/Inst_IPfibo/Fibo_gen/clk                                                                                                                                     | NONE(my_Master/Inst_IPfibo/Fibo_gen/fib_0)                                      | 64    |
my_Master/Inst_IPdataStack/Inst_datastack/clk                                                                                                                          | NONE(my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0)                     | 11    |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                                                                                                                        | NONE(my_Master/Inst_IPdataStack/DatastackTop_reg/output_0)                      | 32    |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                                                                                                                             | NONE(my_Master/Inst_IP_Tic/Inst_Tic_counter/q_0)                                | 32    |
my_Master/BufO_reg/clk                                                                                                                                                 | NONE(my_Master/BufO_reg/output_0)                                               | 16    |
my_Master/Inst_IP_Wait/clk                                                                                                                                             | NONE(my_Master/Inst_IP_Wait/IPdone)                                             | 2     |
my_Master/Inst_IP_Wait/Wait_reg/clk                                                                                                                                    | NONE(my_Master/Inst_IP_Wait/Wait_reg/output_0)                                  | 32    |
my_Master/Inst_IP_Com32/Wait_reg/clk                                                                                                                                   | NONE(my_Master/Inst_IP_Com32/Wait_reg/output_0)                                 | 5     |
UART_Wrapper/rxclk                                                                                                                                                     | NONE(UART_Wrapper/uart_baudClock_inst/baud_clk)                                 | 12    |
Inst_clkdiv2/mclk                                                                                                                                                      | NONE(Inst_clkdiv2/q_0)                                                          | 12    |
D7seg_display/cclk                                                                                                                                                     | NONE(D7seg_display/count_0)                                                     | 2     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_12_LDC)                 | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_14_LDC)                 | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_13_LDC)                 | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_11_LDC)                 | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_10_LDC)                 | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_9_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_8_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_7_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_6_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_5_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_4_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_3_LDC)                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_2_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_12_LDC)                 | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_14_LDC)                 | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_13_LDC)                 | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_11_LDC)                 | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_10_LDC)                 | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_9_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_8_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_7_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_6_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_5_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_4_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_3_LDC)                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_2_LDC)                  | 1     |
Inst_clkdiv2/q_0                                                                                                                                                       | BUFG                                                                            | 189   |
UART_Wrapper/uart_baudClock_inst/baud_clk                                                                                                                              | BUFG                                                                            | 30    |
N1                                                                                                                                                                     | NONE(UART_Wrapper/rx_d1_LD)                                                     | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
(*) These 26 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.215ns (Maximum Frequency: 61.673MHz)
   Minimum input arrival time before clock: 1.940ns
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_debounce4/cclk'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            Inst_debounce4/delay1_0 (FF)
  Destination:       Inst_debounce4/delay2_0 (FF)
  Source Clock:      Inst_debounce4/cclk rising
  Destination Clock: Inst_debounce4/cclk rising

  Data Path: Inst_debounce4/delay1_0 to Inst_debounce4/delay2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  delay1_0 (delay1_0)
     FDC:D                     0.102          delay2_0
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/clock'
  Clock period: 7.052ns (frequency: 141.801MHz)
  Total number of paths / destination ports: 1095 / 181
-------------------------------------------------------------------------
Delay:               7.052ns (Levels of Logic = 5)
  Source:            my_Master/Inst_IPwaitBt/IPdone (FF)
  Destination:       my_Master/Inst_IPfibo/Tout_31 (FF)
  Source Clock:      my_Master/clock rising
  Destination Clock: my_Master/clock rising

  Data Path: my_Master/Inst_IPwaitBt/IPdone to my_Master/Inst_IPfibo/Tout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             34   0.447   1.665  Inst_IPwaitBt/IPdone (Inst_IPwaitBt/IPdone)
     LUT6:I1->O            1   0.203   0.827  Inst_IPfibo/Mmux_n015611115 (Inst_IPfibo/Mmux_n015611113)
     LUT5:I1->O           32   0.203   1.656  Inst_IPfibo/Mmux_n015611116 (N47)
     LUT6:I0->O            2   0.203   0.721  Tbusst<17>LogicTrst4 (Tbusst<17>LogicTrst3)
     LUT5:I3->O            2   0.203   0.617  Tbusst<17>LogicTrst5 (Tbusst<17>)
     LUT3:I2->O            1   0.205   0.000  Inst_IPfibo/Mmux_n015691 (Inst_IPfibo/n0156<17>)
     FD:D                      0.102          Inst_IPfibo/Tout_17
    ----------------------------------------
    Total                      7.052ns (1.566ns logic, 5.486ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_Hmemory64/clk'
  Clock period: 12.090ns (frequency: 82.710MHz)
  Total number of paths / destination ports: 399043 / 260
-------------------------------------------------------------------------
Delay:               12.090ns (Levels of Logic = 11)
  Source:            my_Master/Inst_Hmemory64/PC_7 (FF)
  Destination:       my_Master/Inst_Hmemory64/PC_29 (FF)
  Source Clock:      my_Master/Inst_Hmemory64/clk rising
  Destination Clock: my_Master/Inst_Hmemory64/clk rising

  Data Path: my_Master/Inst_Hmemory64/PC_7 to my_Master/Inst_Hmemory64/PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             71   0.447   1.686  PC_7 (PC<7>)
     end scope: 'Inst_Hmemory64'
     begin scope: 'Inst_sync_prom'
     begin scope: 'multi_bank[41].bank'
     RAM64X1D:DPRA5->DPO    4   0.205   0.931  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[41].bank'
     end scope: 'Inst_sync_prom'
     begin scope: 'Inst_Hmemory64'
     LUT6:I2->O           27   0.203   1.449  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT161 (PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT<9>)
     LUT6:I3->O            7   0.205   0.878  PC_adr[1]_GND_17_o_equal_15_o<15>12 (PC_adr[1]_GND_17_o_equal_15_o<15>11)
     LUT3:I1->O            7   0.203   0.774  PC_adr[1]_GND_17_o_equal_15_o<15>13 (N80)
     LUT6:I5->O           94   0.205   2.182  N821 (N82)
     LUT5:I0->O            1   0.203   0.924  Mmux_etat[1]_PC[31]_wide_mux_117_OUT106 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT104)
     LUT6:I1->O            1   0.203   0.808  Mmux_etat[1]_PC[31]_wide_mux_117_OUT107 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT105)
     LUT5:I2->O            1   0.205   0.000  Mmux_etat[1]_PC[31]_wide_mux_117_OUT108 (etat[1]_PC[31]_wide_mux_117_OUT<13>)
     FDC:D                     0.102          PC_13
    ----------------------------------------
    Total                     12.090ns (2.460ns logic, 9.630ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_Hmemory64/Inst_returnstack/clk'
  Clock period: 3.897ns (frequency: 256.604MHz)
  Total number of paths / destination ports: 108 / 44
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 2)
  Source:            my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 (FF)
  Destination:       my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/Inst_Hmemory64/Inst_returnstack/clk falling
  Destination Clock: my_Master/Inst_Hmemory64/Inst_returnstack/clk falling

  Data Path: my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 to my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           21   0.447   1.458  stack_ptr_2 (stack_ptr_2)
     LUT6:I1->O            1   0.203   0.580  _n0053_inv1 (_n0053_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0053_inv2 (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.897ns (1.177ns logic, 2.720ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/clock'
  Clock period: 6.611ns (frequency: 151.271MHz)
  Total number of paths / destination ports: 1276 / 534
-------------------------------------------------------------------------
Delay:               6.611ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Inst_IPfibo/current_state_FSMROM (RAM)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPfibo/current_state_FSMROM (RAM)
  Source Clock:      my_Master/slaves[1].One_salve/clock rising
  Destination Clock: my_Master/slaves[1].One_salve/clock rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IPfibo/current_state_FSMROM to my_Master/slaves[1].One_salve/Inst_IPfibo/current_state_FSMROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO1   33   1.650   1.410  Inst_IPfibo/current_state_FSMROM (Inst_IPfibo/current_state<0>)
     LUT3:I1->O           96   0.203   2.215  Inst_IPfibo/Mmux_rst11 (Inst_IPfibo/rst)
     LUT6:I0->O            1   0.203   0.579  Inst_IPfibo/cptr_d[31]_GND_76_o_equal_11_o<31>15 (Inst_IPfibo/cptr_d[31]_GND_76_o_equal_11_o)
     RAMB8BWER:ADDRAWRADDR4        0.350          Inst_IPfibo/current_state_FSMROM
    ----------------------------------------
    Total                      6.611ns (2.406ns logic, 4.205ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_Hmemory64/clk'
  Clock period: 12.472ns (frequency: 80.178MHz)
  Total number of paths / destination ports: 860703 / 273
-------------------------------------------------------------------------
Delay:               12.472ns (Levels of Logic = 13)
  Source:            my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_7_C_7 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_29 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_Hmemory64/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_Hmemory64/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_7_C_7 to my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  PC_7_C_7 (PC_7_C_7)
     LUT3:I1->O           72   0.203   1.692  PC_71 (PC<7>)
     end scope: 'Inst_Hmemory64'
     begin scope: 'Slave_prom'
     begin scope: 'multi_bank[41].bank'
     RAM64X1D:DPRA5->DPO    4   0.205   0.931  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[41].bank'
     end scope: 'Slave_prom'
     begin scope: 'Inst_Hmemory64'
     LUT6:I2->O           27   0.203   1.221  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT161 (PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT<9>)
     LUT6:I5->O            7   0.205   0.774  PC_adr[1]_GND_17_o_equal_15_o<15>12 (PC_adr[1]_GND_17_o_equal_15_o<15>11)
     LUT3:I2->O            2   0.205   0.617  PC_adr[1]_GND_17_o_equal_15_o<15>13 (N80)
     LUT6:I5->O           94   0.205   1.838  N821 (N82)
     LUT5:I4->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT106 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT104)
     LUT6:I5->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT107_SW0 (N16)
     LUT6:I5->O            1   0.205   0.684  Mmux_etat[1]_PC[31]_wide_mux_117_OUT107 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT105)
     LUT5:I3->O            2   0.203   0.000  Mmux_etat[1]_PC[31]_wide_mux_117_OUT108 (etat[1]_PC[31]_wide_mux_117_OUT<13>)
     FDC:D                     0.102          PC_13_C_13
    ----------------------------------------
    Total                     12.472ns (2.872ns logic, 9.600ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk'
  Clock period: 3.897ns (frequency: 256.604MHz)
  Total number of paths / destination ports: 108 / 44
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling

  Data Path: my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 to my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           21   0.447   1.458  stack_ptr_2 (stack_ptr_2)
     LUT6:I1->O            1   0.203   0.580  _n0053_inv1 (_n0053_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0053_inv2 (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.897ns (1.177ns logic, 2.720ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk'
  Clock period: 2.376ns (frequency: 420.951MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            48   0.447   1.624  output_15 (output<15>)
     end scope: 'RI'
     LUT3:I1->O            1   0.203   0.000  Mmux_ins_in71 (ins_in<15>)
     begin scope: 'RI'
     FDRE:D                    0.102          output_15
    ----------------------------------------
    Total                      2.376ns (0.752ns logic, 1.624ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.684  next1 (next1)
     LUT2:I0->O            1   0.203   0.000  next1_glue_set (next1_glue_set)
     FDR_1:D                   0.102          next1
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/clk'
  Clock period: 16.164ns (frequency: 61.865MHz)
  Total number of paths / destination ports: 4931546 / 134
-------------------------------------------------------------------------
Delay:               16.164ns (Levels of Logic = 55)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/XLXI_93/Q_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/r3/XLXI_1/Q_15 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/clk rising

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/XLXI_93/Q_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/r3/XLXI_1/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           162   0.447   2.019  Q_0 (Q_0)
     end scope: 'XLXI_93'
     begin scope: 'sel_out'
     INV:I->O             64   0.206   1.640  selN2out<0>1_INV_0 (selN2out<0>)
     end scope: 'sel_out'
     begin scope: 'muxoutT'
     LUT6:I5->O          123   0.205   2.042  Mmux_Y110 (Y<0>)
     end scope: 'muxoutT'
     end scope: 'execution_stack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I4->O            2   0.203   0.864  Sh1121 (Sh112)
     LUT6:I2->O            2   0.203   0.617  Sh1441 (Sh144)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A313 (Mmux_y15_A311)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A314 (Mmux_y15_A312)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A315 (Mmux_y15_rs_A<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<0> (Mmux_y15_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<0> (Mmux_y15_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<15> (Mmux_y15_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<16> (Mmux_y15_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<17> (Mmux_y15_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<18> (Mmux_y15_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<19> (Mmux_y15_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<20> (Mmux_y15_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<21> (Mmux_y15_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<22> (Mmux_y15_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<23> (Mmux_y15_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<24> (Mmux_y15_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<25> (Mmux_y15_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<26> (Mmux_y15_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<27> (Mmux_y15_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<28> (Mmux_y15_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<29> (Mmux_y15_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_y15_rs_cy<30> (Mmux_y15_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<31> (Mmux_y15_split<31>)
     LUT5:I4->O            2   0.205   0.617  Mmux_y31501 (y<31>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<31>LogicTrst4 (Tbusst<31>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'execution_stack'
     begin scope: 'XLXI_87'
     LUT2:I1->O            5   0.205   0.715  Mmux_s251 (s<31>)
     end scope: 'XLXI_87'
     begin scope: 'muxi3'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y251 (Y<31>)
     end scope: 'muxi3'
     begin scope: 'muxr3'
     LUT5:I4->O            1   0.205   0.000  Mmux_Y251 (Y<31>)
     end scope: 'muxr3'
     begin scope: 'r3'
     begin scope: 'XLXI_1'
     FDCE:D                    0.102          Q_15
    ----------------------------------------
    Total                     16.164ns (4.133ns logic, 12.031ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk'
  Clock period: 3.420ns (frequency: 292.389MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.420ns (Levels of Logic = 35)
  Source:            my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_31 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_0 to my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.580  output_0 (output<0>)
     end scope: 'Inst_IPfibo/Fibo_reg'
     LUT1:I0->O            1   0.205   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30>)
     XORCY:CI->O           2   0.180   0.961  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_xor<31> (Inst_IPfibo/GND_76_o_GND_76_o_sub_1_OUT<31>)
     LUT5:I0->O            1   0.203   0.000  Inst_IPfibo/Mmux_cptr_d251 (Inst_IPfibo/cptr_d<31>)
     begin scope: 'Inst_IPfibo/Fibo_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      3.420ns (1.879ns logic, 1.541ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk'
  Clock period: 2.462ns (frequency: 406.248MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 33)
  Source:            my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_31 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 to my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  fib2_0 (fib2_0)
     LUT3:I1->O            1   0.203   0.000  Maccum_fib2_lut<0> (Maccum_fib2_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_fib2_cy<0> (Maccum_fib2_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<1> (Maccum_fib2_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<2> (Maccum_fib2_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<3> (Maccum_fib2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<4> (Maccum_fib2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<5> (Maccum_fib2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<6> (Maccum_fib2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<7> (Maccum_fib2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<8> (Maccum_fib2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<9> (Maccum_fib2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<10> (Maccum_fib2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<11> (Maccum_fib2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<12> (Maccum_fib2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<13> (Maccum_fib2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<14> (Maccum_fib2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<15> (Maccum_fib2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<16> (Maccum_fib2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<17> (Maccum_fib2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<18> (Maccum_fib2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<19> (Maccum_fib2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<20> (Maccum_fib2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<21> (Maccum_fib2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<22> (Maccum_fib2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<23> (Maccum_fib2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<24> (Maccum_fib2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<25> (Maccum_fib2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<26> (Maccum_fib2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<27> (Maccum_fib2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<28> (Maccum_fib2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<29> (Maccum_fib2_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_fib2_cy<30> (Maccum_fib2_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_fib2_xor<31> (Result<31>)
     FD:D                      0.102          fib2_31
    ----------------------------------------
    Total                      2.462ns (1.674ns logic, 0.788ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 3.092ns (frequency: 323.436MHz)
  Total number of paths / destination ports: 89 / 44
-------------------------------------------------------------------------
Delay:               3.092ns (Levels of Logic = 1)
  Source:            my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q          20   0.447   1.437  stack_ptr_0 (stack_ptr_0)
     LUT6:I1->O            4   0.203   0.683  _n0053_inv1 (_n0053_inv)
     FDPE_1:CE                 0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.092ns (0.972ns logic, 2.120ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk'
  Clock period: 3.078ns (frequency: 324.876MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.078ns (Levels of Logic = 35)
  Source:            my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 to my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  q_0 (q_0)
     end scope: 'Inst_IP_Tic/Inst_Tic_counter'
     INV:I->O              1   0.206   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_lut<0>_INV_0 (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<0> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<1> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<2> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<3> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<4> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<5> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<6> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<7> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<8> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<9> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<10> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<11> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<12> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<13> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<14> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<15> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<16> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<17> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<18> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<19> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<20> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<21> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<22> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<23> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<24> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<25> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<26> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<27> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<28> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<29> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<30> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_xor<31> (Inst_IP_Tic/qbus[31]_GND_539_o_add_1_OUT<31>)
     LUT2:I1->O            1   0.205   0.000  Inst_IP_Tic/Mmux_busreg251 (Inst_IP_Tic/busreg<31>)
     begin scope: 'Inst_IP_Tic/Inst_Tic_counter'
     FDR:D                     0.102          q_31
    ----------------------------------------
    Total                      3.078ns (1.882ns logic, 1.196ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/clock'
  Clock period: 6.611ns (frequency: 151.271MHz)
  Total number of paths / destination ports: 1276 / 534
-------------------------------------------------------------------------
Delay:               6.611ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Inst_IPfibo/current_state_FSMROM (RAM)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPfibo/current_state_FSMROM (RAM)
  Source Clock:      my_Master/slaves[0].One_salve/clock rising
  Destination Clock: my_Master/slaves[0].One_salve/clock rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IPfibo/current_state_FSMROM to my_Master/slaves[0].One_salve/Inst_IPfibo/current_state_FSMROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO1   33   1.650   1.410  Inst_IPfibo/current_state_FSMROM (Inst_IPfibo/current_state<0>)
     LUT3:I1->O           96   0.203   2.215  Inst_IPfibo/Mmux_rst11 (Inst_IPfibo/rst)
     LUT6:I0->O            1   0.203   0.579  Inst_IPfibo/cptr_d[31]_GND_76_o_equal_11_o<31>15 (Inst_IPfibo/cptr_d[31]_GND_76_o_equal_11_o)
     RAMB8BWER:ADDRAWRADDR4        0.350          Inst_IPfibo/current_state_FSMROM
    ----------------------------------------
    Total                      6.611ns (2.406ns logic, 4.205ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_Hmemory64/clk'
  Clock period: 12.472ns (frequency: 80.178MHz)
  Total number of paths / destination ports: 860703 / 273
-------------------------------------------------------------------------
Delay:               12.472ns (Levels of Logic = 13)
  Source:            my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_7_C_7 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_29 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_Hmemory64/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_Hmemory64/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_7_C_7 to my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  PC_7_C_7 (PC_7_C_7)
     LUT3:I1->O           72   0.203   1.692  PC_71 (PC<7>)
     end scope: 'Inst_Hmemory64'
     begin scope: 'Slave_prom'
     begin scope: 'multi_bank[41].bank'
     RAM64X1D:DPRA5->DPO    4   0.205   0.931  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[41].bank'
     end scope: 'Slave_prom'
     begin scope: 'Inst_Hmemory64'
     LUT6:I2->O           27   0.203   1.221  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT161 (PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT<9>)
     LUT6:I5->O            7   0.205   0.774  PC_adr[1]_GND_17_o_equal_15_o<15>12 (PC_adr[1]_GND_17_o_equal_15_o<15>11)
     LUT3:I2->O            2   0.205   0.617  PC_adr[1]_GND_17_o_equal_15_o<15>13 (N80)
     LUT6:I5->O           94   0.205   1.838  N821 (N82)
     LUT5:I4->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT106 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT104)
     LUT6:I5->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT107_SW0 (N16)
     LUT6:I5->O            1   0.205   0.684  Mmux_etat[1]_PC[31]_wide_mux_117_OUT107 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT105)
     LUT5:I3->O            2   0.203   0.000  Mmux_etat[1]_PC[31]_wide_mux_117_OUT108 (etat[1]_PC[31]_wide_mux_117_OUT<13>)
     FDC:D                     0.102          PC_13_C_13
    ----------------------------------------
    Total                     12.472ns (2.872ns logic, 9.600ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk'
  Clock period: 3.897ns (frequency: 256.604MHz)
  Total number of paths / destination ports: 108 / 44
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling

  Data Path: my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 to my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           21   0.447   1.458  stack_ptr_2 (stack_ptr_2)
     LUT6:I1->O            1   0.203   0.580  _n0053_inv1 (_n0053_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0053_inv2 (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.897ns (1.177ns logic, 2.720ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk'
  Clock period: 2.376ns (frequency: 420.951MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            48   0.447   1.624  output_15 (output<15>)
     end scope: 'RI'
     LUT3:I1->O            1   0.203   0.000  Mmux_ins_in71 (ins_in<15>)
     begin scope: 'RI'
     FDRE:D                    0.102          output_15
    ----------------------------------------
    Total                      2.376ns (0.752ns logic, 1.624ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.684  next1 (next1)
     LUT2:I0->O            1   0.203   0.000  next1_glue_set (next1_glue_set)
     FDR_1:D                   0.102          next1
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/clk'
  Clock period: 16.164ns (frequency: 61.865MHz)
  Total number of paths / destination ports: 4931546 / 134
-------------------------------------------------------------------------
Delay:               16.164ns (Levels of Logic = 55)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/XLXI_93/Q_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/r3/XLXI_1/Q_15 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/clk rising

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/XLXI_93/Q_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/r3/XLXI_1/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           162   0.447   2.019  Q_0 (Q_0)
     end scope: 'XLXI_93'
     begin scope: 'sel_out'
     INV:I->O             64   0.206   1.640  selN2out<0>1_INV_0 (selN2out<0>)
     end scope: 'sel_out'
     begin scope: 'muxoutT'
     LUT6:I5->O          123   0.205   2.042  Mmux_Y110 (Y<0>)
     end scope: 'muxoutT'
     end scope: 'execution_stack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I4->O            2   0.203   0.864  Sh1121 (Sh112)
     LUT6:I2->O            2   0.203   0.617  Sh1441 (Sh144)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A313 (Mmux_y15_A311)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A314 (Mmux_y15_A312)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A315 (Mmux_y15_rs_A<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<0> (Mmux_y15_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<0> (Mmux_y15_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<15> (Mmux_y15_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<16> (Mmux_y15_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<17> (Mmux_y15_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<18> (Mmux_y15_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<19> (Mmux_y15_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<20> (Mmux_y15_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<21> (Mmux_y15_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<22> (Mmux_y15_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<23> (Mmux_y15_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<24> (Mmux_y15_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<25> (Mmux_y15_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<26> (Mmux_y15_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<27> (Mmux_y15_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<28> (Mmux_y15_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<29> (Mmux_y15_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_y15_rs_cy<30> (Mmux_y15_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<31> (Mmux_y15_split<31>)
     LUT5:I4->O            2   0.205   0.617  Mmux_y31501 (y<31>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<31>LogicTrst4 (Tbusst<31>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'execution_stack'
     begin scope: 'XLXI_87'
     LUT2:I1->O            5   0.205   0.715  Mmux_s251 (s<31>)
     end scope: 'XLXI_87'
     begin scope: 'muxi3'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y251 (Y<31>)
     end scope: 'muxi3'
     begin scope: 'muxr3'
     LUT5:I4->O            1   0.205   0.000  Mmux_Y251 (Y<31>)
     end scope: 'muxr3'
     begin scope: 'r3'
     begin scope: 'XLXI_1'
     FDCE:D                    0.102          Q_15
    ----------------------------------------
    Total                     16.164ns (4.133ns logic, 12.031ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk'
  Clock period: 3.420ns (frequency: 292.389MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.420ns (Levels of Logic = 35)
  Source:            my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_31 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_0 to my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.580  output_0 (output<0>)
     end scope: 'Inst_IPfibo/Fibo_reg'
     LUT1:I0->O            1   0.205   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30>)
     XORCY:CI->O           2   0.180   0.961  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_xor<31> (Inst_IPfibo/GND_76_o_GND_76_o_sub_1_OUT<31>)
     LUT5:I0->O            1   0.203   0.000  Inst_IPfibo/Mmux_cptr_d251 (Inst_IPfibo/cptr_d<31>)
     begin scope: 'Inst_IPfibo/Fibo_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      3.420ns (1.879ns logic, 1.541ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk'
  Clock period: 2.462ns (frequency: 406.248MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 33)
  Source:            my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_31 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 to my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  fib2_0 (fib2_0)
     LUT3:I1->O            1   0.203   0.000  Maccum_fib2_lut<0> (Maccum_fib2_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_fib2_cy<0> (Maccum_fib2_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<1> (Maccum_fib2_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<2> (Maccum_fib2_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<3> (Maccum_fib2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<4> (Maccum_fib2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<5> (Maccum_fib2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<6> (Maccum_fib2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<7> (Maccum_fib2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<8> (Maccum_fib2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<9> (Maccum_fib2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<10> (Maccum_fib2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<11> (Maccum_fib2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<12> (Maccum_fib2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<13> (Maccum_fib2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<14> (Maccum_fib2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<15> (Maccum_fib2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<16> (Maccum_fib2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<17> (Maccum_fib2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<18> (Maccum_fib2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<19> (Maccum_fib2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<20> (Maccum_fib2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<21> (Maccum_fib2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<22> (Maccum_fib2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<23> (Maccum_fib2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<24> (Maccum_fib2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<25> (Maccum_fib2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<26> (Maccum_fib2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<27> (Maccum_fib2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<28> (Maccum_fib2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<29> (Maccum_fib2_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_fib2_cy<30> (Maccum_fib2_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_fib2_xor<31> (Result<31>)
     FD:D                      0.102          fib2_31
    ----------------------------------------
    Total                      2.462ns (1.674ns logic, 0.788ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 3.092ns (frequency: 323.436MHz)
  Total number of paths / destination ports: 89 / 44
-------------------------------------------------------------------------
Delay:               3.092ns (Levels of Logic = 1)
  Source:            my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q          20   0.447   1.437  stack_ptr_0 (stack_ptr_0)
     LUT6:I1->O            4   0.203   0.683  _n0053_inv1 (_n0053_inv)
     FDPE_1:CE                 0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.092ns (0.972ns logic, 2.120ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk'
  Clock period: 3.078ns (frequency: 324.876MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.078ns (Levels of Logic = 35)
  Source:            my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 to my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  q_0 (q_0)
     end scope: 'Inst_IP_Tic/Inst_Tic_counter'
     INV:I->O              1   0.206   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_lut<0>_INV_0 (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<0> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<1> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<2> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<3> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<4> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<5> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<6> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<7> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<8> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<9> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<10> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<11> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<12> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<13> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<14> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<15> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<16> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<17> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<18> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<19> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<20> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<21> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<22> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<23> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<24> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<25> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<26> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<27> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<28> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<29> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<30> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_xor<31> (Inst_IP_Tic/qbus[31]_GND_539_o_add_1_OUT<31>)
     LUT2:I1->O            1   0.205   0.000  Inst_IP_Tic/Mmux_busreg251 (Inst_IP_Tic/busreg<31>)
     begin scope: 'Inst_IP_Tic/Inst_Tic_counter'
     FDR:D                     0.102          q_31
    ----------------------------------------
    Total                      3.078ns (1.882ns logic, 1.196ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_CUnit/clk'
  Clock period: 6.087ns (frequency: 164.285MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               6.087ns (Levels of Logic = 9)
  Source:            my_Master/Inst_HSUcore/HSU_CUnit/SPMDtrig (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_CUnit/endwait (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_CUnit/clk rising
  Destination Clock: my_Master/Inst_HSUcore/HSU_CUnit/clk rising

  Data Path: my_Master/Inst_HSUcore/HSU_CUnit/SPMDtrig to my_Master/Inst_HSUcore/HSU_CUnit/endwait
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  SPMDtrig (SPMDtrig)
     end scope: 'HSU_CUnit'
     end scope: 'Inst_HSUcore'
     begin scope: 'slaves[0].One_salve'
     LUT2:I0->O           53   0.203   1.672  start_signal1 (start_signal)
     begin scope: 'Inst_Hmemory64'
     LUT2:I0->O            1   0.203   0.580  ortree1 (ortree)
     end scope: 'Inst_Hmemory64'
     LUT2:I1->O            1   0.205   0.684  Mmux_ortree11 (ortree)
     end scope: 'slaves[0].One_salve'
     LUT2:I0->O            2   0.203   0.864  ortbus<1>1 (ortbus<1>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_CUnit'
     LUT5:I1->O            1   0.203   0.000  Mmux_GND_56_o_GND_56_o_MUX_502_o11 (GND_56_o_GND_56_o_MUX_502_o)
     FDR:D                     0.102          endwait
    ----------------------------------------
    Total                      6.087ns (1.566ns logic, 4.521ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_CUnit/RI/clk'
  Clock period: 2.390ns (frequency: 418.447MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.390ns (Levels of Logic = 2)
  Source:            my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_CUnit/RI/clk rising
  Destination Clock: my_Master/Inst_HSUcore/HSU_CUnit/RI/clk rising

  Data Path: my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15 to my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            49   0.447   1.638  output_15 (output<15>)
     end scope: 'RI'
     LUT3:I1->O            1   0.203   0.000  Mmux_ins_in71 (ins_in<15>)
     begin scope: 'RI'
     FDRE:D                    0.102          output_15
    ----------------------------------------
    Total                      2.390ns (0.752ns logic, 1.638ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/clk'
  Clock period: 16.215ns (frequency: 61.673MHz)
  Total number of paths / destination ports: 4931546 / 134
-------------------------------------------------------------------------
Delay:               16.215ns (Levels of Logic = 55)
  Source:            my_Master/Inst_HSUcore/execution_stack/XLXI_93/Q_0 (FF)
  Destination:       my_Master/Inst_HSUcore/execution_stack/r3/XLXI_1/Q_15 (FF)
  Source Clock:      my_Master/Inst_HSUcore/clk rising
  Destination Clock: my_Master/Inst_HSUcore/clk rising

  Data Path: my_Master/Inst_HSUcore/execution_stack/XLXI_93/Q_0 to my_Master/Inst_HSUcore/execution_stack/r3/XLXI_1/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           162   0.447   2.019  Q_0 (Q_0)
     end scope: 'XLXI_93'
     begin scope: 'sel_out'
     INV:I->O             64   0.206   1.640  selN2out<0>1_INV_0 (selN2out<0>)
     end scope: 'sel_out'
     begin scope: 'muxoutT'
     LUT6:I5->O          128   0.205   2.055  Mmux_Y110 (Y<0>)
     end scope: 'muxoutT'
     end scope: 'execution_stack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I4->O            2   0.203   0.864  Sh1121 (Sh112)
     LUT6:I2->O            2   0.203   0.617  Sh1441 (Sh144)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A313 (Mmux_y15_A311)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A314 (Mmux_y15_A312)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A315 (Mmux_y15_rs_A<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<0> (Mmux_y15_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<0> (Mmux_y15_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<15> (Mmux_y15_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<16> (Mmux_y15_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<17> (Mmux_y15_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<18> (Mmux_y15_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<19> (Mmux_y15_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<20> (Mmux_y15_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<21> (Mmux_y15_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<22> (Mmux_y15_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<23> (Mmux_y15_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<24> (Mmux_y15_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<25> (Mmux_y15_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<26> (Mmux_y15_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<27> (Mmux_y15_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<28> (Mmux_y15_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<29> (Mmux_y15_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_y15_rs_cy<30> (Mmux_y15_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<31> (Mmux_y15_split<31>)
     LUT5:I4->O            2   0.205   0.617  Mmux_y31501 (y<31>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I4->O            2   0.205   0.617  Tbusst<31>LogicTrst5 (Tbusst<31>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'execution_stack'
     begin scope: 'XLXI_87'
     LUT2:I1->O            5   0.205   0.715  Mmux_s251 (s<31>)
     end scope: 'XLXI_87'
     begin scope: 'muxi3'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y251 (Y<31>)
     end scope: 'muxi3'
     begin scope: 'muxr3'
     LUT5:I4->O            1   0.205   0.000  Mmux_Y251 (Y<31>)
     end scope: 'muxr3'
     begin scope: 'r3'
     begin scope: 'XLXI_1'
     FDCE:D                    0.102          Q_15
    ----------------------------------------
    Total                     16.215ns (4.133ns logic, 12.082ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IPfibo/Fibo_reg/clk'
  Clock period: 3.180ns (frequency: 314.455MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.180ns (Levels of Logic = 35)
  Source:            my_Master/Inst_IPfibo/Fibo_reg/output_0 (FF)
  Destination:       my_Master/Inst_IPfibo/Fibo_reg/output_31 (FF)
  Source Clock:      my_Master/Inst_IPfibo/Fibo_reg/clk rising
  Destination Clock: my_Master/Inst_IPfibo/Fibo_reg/clk rising

  Data Path: my_Master/Inst_IPfibo/Fibo_reg/output_0 to my_Master/Inst_IPfibo/Fibo_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.580  output_0 (output<0>)
     end scope: 'Inst_IPfibo/Fibo_reg'
     LUT1:I0->O            1   0.205   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30>)
     XORCY:CI->O           2   0.180   0.721  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_xor<31> (Inst_IPfibo/GND_76_o_GND_76_o_sub_1_OUT<31>)
     LUT3:I1->O            1   0.203   0.000  Inst_IPfibo/Mmux_cptr_d251 (Inst_IPfibo/cptr_d<31>)
     begin scope: 'Inst_IPfibo/Fibo_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      3.180ns (1.879ns logic, 1.301ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IPfibo/Fibo_gen/clk'
  Clock period: 2.462ns (frequency: 406.248MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 33)
  Source:            my_Master/Inst_IPfibo/Fibo_gen/fib2_0 (FF)
  Destination:       my_Master/Inst_IPfibo/Fibo_gen/fib2_31 (FF)
  Source Clock:      my_Master/Inst_IPfibo/Fibo_gen/clk rising
  Destination Clock: my_Master/Inst_IPfibo/Fibo_gen/clk rising

  Data Path: my_Master/Inst_IPfibo/Fibo_gen/fib2_0 to my_Master/Inst_IPfibo/Fibo_gen/fib2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  fib2_0 (fib2_0)
     LUT3:I1->O            1   0.203   0.000  Maccum_fib2_lut<0> (Maccum_fib2_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_fib2_cy<0> (Maccum_fib2_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<1> (Maccum_fib2_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<2> (Maccum_fib2_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<3> (Maccum_fib2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<4> (Maccum_fib2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<5> (Maccum_fib2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<6> (Maccum_fib2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<7> (Maccum_fib2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<8> (Maccum_fib2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<9> (Maccum_fib2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<10> (Maccum_fib2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<11> (Maccum_fib2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<12> (Maccum_fib2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<13> (Maccum_fib2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<14> (Maccum_fib2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<15> (Maccum_fib2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<16> (Maccum_fib2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<17> (Maccum_fib2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<18> (Maccum_fib2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<19> (Maccum_fib2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<20> (Maccum_fib2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<21> (Maccum_fib2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<22> (Maccum_fib2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<23> (Maccum_fib2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<24> (Maccum_fib2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<25> (Maccum_fib2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<26> (Maccum_fib2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<27> (Maccum_fib2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<28> (Maccum_fib2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<29> (Maccum_fib2_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_fib2_cy<30> (Maccum_fib2_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_fib2_xor<31> (Result<31>)
     FD:D                      0.102          fib2_31
    ----------------------------------------
    Total                      2.462ns (1.674ns logic, 0.788ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 3.092ns (frequency: 323.436MHz)
  Total number of paths / destination ports: 89 / 44
-------------------------------------------------------------------------
Delay:               3.092ns (Levels of Logic = 1)
  Source:            my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Source Clock:      my_Master/Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q          20   0.447   1.437  stack_ptr_0 (stack_ptr_0)
     LUT6:I1->O            4   0.203   0.683  _n0053_inv1 (_n0053_inv)
     FDPE_1:CE                 0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.092ns (0.972ns logic, 2.120ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Tic/Inst_Tic_counter/clk'
  Clock period: 3.078ns (frequency: 324.876MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.078ns (Levels of Logic = 35)
  Source:            my_Master/Inst_IP_Tic/Inst_Tic_counter/q_0 (FF)
  Destination:       my_Master/Inst_IP_Tic/Inst_Tic_counter/q_31 (FF)
  Source Clock:      my_Master/Inst_IP_Tic/Inst_Tic_counter/clk rising
  Destination Clock: my_Master/Inst_IP_Tic/Inst_Tic_counter/clk rising

  Data Path: my_Master/Inst_IP_Tic/Inst_Tic_counter/q_0 to my_Master/Inst_IP_Tic/Inst_Tic_counter/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  q_0 (q_0)
     end scope: 'Inst_IP_Tic/Inst_Tic_counter'
     INV:I->O              1   0.206   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_lut<0>_INV_0 (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<0> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<1> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<2> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<3> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<4> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<5> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<6> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<7> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<8> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<9> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<10> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<11> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<12> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<13> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<14> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<15> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<16> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<17> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<18> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<19> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<20> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<21> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<22> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<23> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<24> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<25> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<26> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<27> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<28> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<29> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<30> (Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Inst_IP_Tic/Madd_qbus[31]_GND_539_o_add_1_OUT_xor<31> (Inst_IP_Tic/qbus[31]_GND_539_o_add_1_OUT<31>)
     LUT2:I1->O            1   0.205   0.000  Inst_IP_Tic/Mmux_busreg251 (Inst_IP_Tic/busreg<31>)
     begin scope: 'Inst_IP_Tic/Inst_Tic_counter'
     FDR:D                     0.102          q_31
    ----------------------------------------
    Total                      3.078ns (1.882ns logic, 1.196ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Wait/clk'
  Clock period: 8.048ns (frequency: 124.251MHz)
  Total number of paths / destination ports: 1119 / 4
-------------------------------------------------------------------------
Delay:               8.048ns (Levels of Logic = 6)
  Source:            my_Master/Inst_IP_Wait/current_statew_FSMROM (RAM)
  Destination:       my_Master/Inst_IP_Wait/current_statew_FSMROM (RAM)
  Source Clock:      my_Master/Inst_IP_Wait/clk rising
  Destination Clock: my_Master/Inst_IP_Wait/clk rising

  Data Path: my_Master/Inst_IP_Wait/current_statew_FSMROM to my_Master/Inst_IP_Wait/current_statew_FSMROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO1   33   1.650   1.553  current_statew_FSMROM (current_statew<0>)
     LUT5:I1->O            1   0.203   0.000  Mmux_cptr_d_A11 (Mmux_cptr_d_rs_A<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_cptr_d_rs_cy<0> (Mmux_cptr_d_rs_cy<0>)
     XORCY:CI->O           2   0.180   0.981  Mmux_cptr_d_rs_xor<1> (cptr_d<1>)
     LUT6:I0->O            1   0.203   0.944  cptr_d[31]_GND_825_o_equal_8_o<31>5 (cptr_d[31]_GND_825_o_equal_8_o<31>4)
     LUT6:I0->O            1   0.203   0.827  cptr_d[31]_GND_825_o_equal_8_o<31>6 (cptr_d[31]_GND_825_o_equal_8_o<31>5)
     LUT4:I0->O            1   0.203   0.579  cptr_d[31]_GND_825_o_equal_8_o<31>8 (cptr_d[31]_GND_825_o_equal_8_o)
     RAMB8BWER:ADDRAWRADDR4        0.350          current_statew_FSMROM
    ----------------------------------------
    Total                      8.048ns (3.164ns logic, 4.884ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Wait/Wait_reg/clk'
  Clock period: 2.616ns (frequency: 382.226MHz)
  Total number of paths / destination ports: 558 / 32
-------------------------------------------------------------------------
Delay:               2.616ns (Levels of Logic = 33)
  Source:            my_Master/Inst_IP_Wait/Wait_reg/output_1 (FF)
  Destination:       my_Master/Inst_IP_Wait/Wait_reg/output_31 (FF)
  Source Clock:      my_Master/Inst_IP_Wait/Wait_reg/clk rising
  Destination Clock: my_Master/Inst_IP_Wait/Wait_reg/clk rising

  Data Path: my_Master/Inst_IP_Wait/Wait_reg/output_1 to my_Master/Inst_IP_Wait/Wait_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.961  output_1 (output<1>)
     end scope: 'Wait_reg'
     LUT5:I0->O            1   0.203   0.000  Mmux_cptr_d_rs_lut<1> (Mmux_cptr_d_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_cptr_d_rs_cy<1> (Mmux_cptr_d_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<2> (Mmux_cptr_d_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<3> (Mmux_cptr_d_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<4> (Mmux_cptr_d_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<5> (Mmux_cptr_d_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<6> (Mmux_cptr_d_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<7> (Mmux_cptr_d_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<8> (Mmux_cptr_d_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<9> (Mmux_cptr_d_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<10> (Mmux_cptr_d_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<11> (Mmux_cptr_d_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<12> (Mmux_cptr_d_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<13> (Mmux_cptr_d_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<14> (Mmux_cptr_d_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<15> (Mmux_cptr_d_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<16> (Mmux_cptr_d_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<17> (Mmux_cptr_d_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<18> (Mmux_cptr_d_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<19> (Mmux_cptr_d_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<20> (Mmux_cptr_d_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<21> (Mmux_cptr_d_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<22> (Mmux_cptr_d_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<23> (Mmux_cptr_d_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<24> (Mmux_cptr_d_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<25> (Mmux_cptr_d_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<26> (Mmux_cptr_d_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<27> (Mmux_cptr_d_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<28> (Mmux_cptr_d_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<29> (Mmux_cptr_d_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_cptr_d_rs_cy<30> (Mmux_cptr_d_rs_cy<30>)
     XORCY:CI->O           2   0.180   0.000  Mmux_cptr_d_rs_xor<31> (cptr_d<31>)
     begin scope: 'Wait_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      2.616ns (1.655ns logic, 0.961ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Com32/Wait_reg/clk'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 2)
  Source:            my_Master/Inst_IP_Com32/Wait_reg/output_0 (FF)
  Destination:       my_Master/Inst_IP_Com32/Wait_reg/output_0 (FF)
  Source Clock:      my_Master/Inst_IP_Com32/Wait_reg/clk falling
  Destination Clock: my_Master/Inst_IP_Com32/Wait_reg/clk falling

  Data Path: my_Master/Inst_IP_Com32/Wait_reg/output_0 to my_Master/Inst_IP_Com32/Wait_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           6   0.447   0.744  output_0 (output<0>)
     end scope: 'Wait_reg'
     INV:I->O              1   0.206   0.579  Madd_cptr_d_xor<0>11_INV_0 (cptr_d<0>)
     begin scope: 'Wait_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clkdiv2/q_0'
  Clock period: 6.799ns (frequency: 147.074MHz)
  Total number of paths / destination ports: 20779 / 346
-------------------------------------------------------------------------
Delay:               6.799ns (Levels of Logic = 19)
  Source:            UART_Wrapper/data_buff_0 (FF)
  Destination:       UART_Wrapper/var1_0 (FF)
  Source Clock:      Inst_clkdiv2/q_0 rising
  Destination Clock: Inst_clkdiv2/q_0 rising

  Data Path: UART_Wrapper/data_buff_0 to UART_Wrapper/var1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.931  data_buff_0 (data_buff_0)
     LUT4:I0->O            1   0.203   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_lut<0> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<0> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<1> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<2> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<3> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<4> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<5> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<6> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<7> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<8> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<9> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<10> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<11> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<12> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<13> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<14> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<14>)
     LUT5:I4->O           13   0.205   1.161  Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<15> (Mcompar_var1[31]_data_buff[31]_LessThan_52_o_cy<15>)
     LUT6:I3->O            2   0.205   0.617  _n0693_inv11 (N48)
     LUT6:I5->O           32   0.205   1.291  _n0746_inv1 (_n0746_inv)
     FDCE:CE                   0.322          var1_0
    ----------------------------------------
    Total                      6.799ns (2.219ns logic, 4.580ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/uart_baudClock_inst/baud_clk'
  Clock period: 4.743ns (frequency: 210.833MHz)
  Total number of paths / destination ports: 351 / 54
-------------------------------------------------------------------------
Delay:               4.743ns (Levels of Logic = 3)
  Source:            UART_Wrapper/rx_d2_C (FF)
  Destination:       UART_Wrapper/rx_cnt_0 (FF)
  Source Clock:      UART_Wrapper/uart_baudClock_inst/baud_clk rising
  Destination Clock: UART_Wrapper/uart_baudClock_inst/baud_clk rising

  Data Path: UART_Wrapper/rx_d2_C to UART_Wrapper/rx_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  rx_d2_C (rx_d2_C)
     LUT3:I1->O           13   0.203   1.277  rx_d21 (rx_d2)
     LUT6:I1->O            1   0.203   0.684  _n0567_inv3_SW0 (N116)
     LUT6:I4->O            4   0.203   0.683  _n0567_inv3 (_n0567_inv)
     FDCE:CE                   0.322          rx_cnt_0
    ----------------------------------------
    Total                      4.743ns (1.378ns logic, 3.365ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/rxclk'
  Clock period: 3.788ns (frequency: 263.999MHz)
  Total number of paths / destination ports: 209 / 24
-------------------------------------------------------------------------
Delay:               3.788ns (Levels of Logic = 2)
  Source:            UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Destination:       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Source Clock:      UART_Wrapper/rxclk rising
  Destination Clock: UART_Wrapper/rxclk rising

  Data Path: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   1.015  baudRate_process.count_0 (baudRate_process.count_0)
     LUT6:I0->O            1   0.203   0.580  N01_SW0 (N2)
     LUT6:I5->O           12   0.205   0.908  N01 (N01)
     FDR:R                     0.430          baudRate_process.count_0
    ----------------------------------------
    Total                      3.788ns (1.285ns logic, 2.503ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clkdiv2/mclk'
  Clock period: 1.876ns (frequency: 533.091MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               1.876ns (Levels of Logic = 13)
  Source:            Inst_clkdiv2/q_0 (FF)
  Destination:       Inst_clkdiv2/q_11 (FF)
  Source Clock:      Inst_clkdiv2/mclk rising
  Destination Clock: Inst_clkdiv2/mclk rising

  Data Path: Inst_clkdiv2/q_0 to Inst_clkdiv2/q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  q_0 (q_0)
     INV:I->O              1   0.206   0.000  Mcount_q_lut<0>_INV_0 (Mcount_q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_q_cy<0> (Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<1> (Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<2> (Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<3> (Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<4> (Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<5> (Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<6> (Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<7> (Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<8> (Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<9> (Mcount_q_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_q_cy<10> (Mcount_q_cy<10>)
     XORCY:CI->O           1   0.180   0.000  Mcount_q_xor<11> (Result<11>)
     FD:D                      0.102          q_11
    ----------------------------------------
    Total                      1.876ns (1.297ns logic, 0.579ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'D7seg_display/cclk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            D7seg_display/count_0 (FF)
  Destination:       D7seg_display/count_0 (FF)
  Source Clock:      D7seg_display/cclk rising
  Destination Clock: D7seg_display/cclk rising

  Data Path: D7seg_display/count_0 to D7seg_display/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  count_0 (count_0)
     INV:I->O              1   0.206   0.579  Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          count_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            next_state (FF)
  Destination:       reset (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: next_state to reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  next_state (next_state)
     LUT2:I0->O            1   0.203   0.000  reset_glue_rst (reset_glue_rst)
     FD:D                      0.102          reset
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_debounce4/cclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       Inst_debounce4/delay1_0 (FF)
  Destination Clock: Inst_debounce4/cclk rising

  Data Path: btn<0> to Inst_debounce4/delay1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_0_IBUF (btn_0_IBUF)
     begin scope: 'Inst_debounce4'
     FDC:D                     0.102          delay1_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_Master/BufSwitch_reg/clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       my_Master/BufSwitch_reg/output_0 (FF)
  Destination Clock: my_Master/BufSwitch_reg/clk falling

  Data Path: sw<0> to my_Master/BufSwitch_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_0_IBUF (sw_0_IBUF)
     begin scope: 'my_Master'
     begin scope: 'BufSwitch_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_Wrapper/uart_baudClock_inst/baud_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 2)
  Source:            rx_in (PAD)
  Destination:       UART_Wrapper/rx_d1_C (FF)
  Destination Clock: UART_Wrapper/uart_baudClock_inst/baud_clk rising

  Data Path: rx_in to UART_Wrapper/rx_d1_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rx_in_IBUF (rx_in_IBUF)
     begin scope: 'UART_Wrapper'
     FD:D                      0.102          rx_d1_C
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_Master/BufO_reg/clk'
  Total number of paths / destination ports: 136 / 10
-------------------------------------------------------------------------
Offset:              5.937ns (Levels of Logic = 5)
  Source:            my_Master/BufO_reg/output_13 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      my_Master/BufO_reg/clk falling

  Data Path: my_Master/BufO_reg/output_13 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.912  output_13 (output<13>)
     end scope: 'BufO_reg'
     end scope: 'my_Master'
     begin scope: 'D7seg_display'
     LUT6:I3->O            7   0.205   1.021  Mmux_digit<1>11 (digit<1>)
     LUT4:I0->O            1   0.203   0.579  Mram_a_to_g31 (a_to_g<3>)
     end scope: 'D7seg_display'
     OBUF:I->O                 2.571          a_to_g_3_OBUF (a_to_g<3>)
    ----------------------------------------
    Total                      5.937ns (3.426ns logic, 2.511ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'D7seg_display/cclk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 4)
  Source:            D7seg_display/count_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      D7seg_display/cclk rising

  Data Path: D7seg_display/count_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.221  count_0 (count_0)
     LUT6:I0->O            7   0.203   1.021  Mmux_digit<2>11 (digit<2>)
     LUT4:I0->O            1   0.203   0.579  Mram_a_to_g111 (a_to_g<1>)
     end scope: 'D7seg_display'
     OBUF:I->O                 2.571          a_to_g_1_OBUF (a_to_g<1>)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_Master/BufLed_reg/clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            my_Master/BufLed_reg/output_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      my_Master/BufLed_reg/clk falling

  Data Path: my_Master/BufLed_reg/output_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.579  output_7 (output<7>)
     end scope: 'BufLed_reg'
     end scope: 'my_Master'
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock D7seg_display/cclk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
D7seg_display/cclk|    2.190|         |         |         |
mclk              |    3.148|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_clkdiv2/mclk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
Inst_clkdiv2/mclk|    1.876|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_clkdiv2/q_0
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_0                         |    6.799|         |         |         |
N1                                       |         |    2.905|         |         |
UART_Wrapper/uart_baudClock_inst/baud_clk|    3.845|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_debounce4/cclk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Inst_debounce4/cclk|    1.165|         |         |         |
mclk               |    3.148|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_Wrapper/rxclk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
UART_Wrapper/rxclk|    3.788|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_Wrapper/uart_baudClock_inst/baud_clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
N1                                       |         |    5.076|         |         |
UART_Wrapper/uart_baudClock_inst/baud_clk|    4.743|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Inst_clkdiv2/q_0|    1.950|         |         |         |
mclk            |    1.436|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufLed_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |         |         |    4.150|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|         |         |    5.747|         |
my_Master/Inst_HSUcore/clk          |         |         |    4.619|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufO_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |         |         |    4.352|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|         |         |    5.969|         |
my_Master/Inst_HSUcore/clk          |         |         |    4.619|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufSwitch_reg/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |         |         |    4.048|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/RI/clk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
mclk                                   |    4.250|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/RI/clk|    2.390|         |         |         |
my_Master/Inst_Hmemory64/clk           |    2.032|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
mclk                        |    3.825|         |         |         |
my_Master/Inst_Hmemory64/clk|    1.598|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/Rwait/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |    3.148|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|    1.128|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                        |         |         |    4.035|         |
my_Master/Inst_HSUcore/HSU_CUnit/RI/clk                     |    4.217|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/clk               |    3.057|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/Rwait/clk                  |    1.713|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                        |    6.087|         |    1.436|         |
my_Master/Inst_Hmemory64/clk                                |         |         |    2.711|         |
my_Master/Inst_IP_Wait/clk                                  |    3.443|         |         |         |
my_Master/clock                                             |    4.891|         |         |         |
my_Master/slaves[0].One_salve/Actiity_reg/clk               |         |    5.985|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/clk|         |    4.073|         |         |
my_Master/slaves[1].One_salve/Actiity_reg/clk               |         |    5.883|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/clk|         |    3.971|         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
mclk                                           |    3.148|         |         |         |
my_Master/BufSwitch_reg/clk                    |         |    4.945|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk           |   12.627|         |         |         |
my_Master/Inst_HSUcore/clk                     |   16.215|         |         |         |
my_Master/Inst_HSUcore/execution_stack/ram0/clk|    1.979|         |         |         |
my_Master/Inst_HSUcore/execution_stack/ram1/clk|    1.979|         |         |         |
my_Master/Inst_HSUcore/execution_stack/ram2/clk|    1.979|         |         |         |
my_Master/Inst_HSUcore/execution_stack/ram3/clk|    1.979|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk     |    6.870|         |         |         |
my_Master/Inst_IP_Wait/clk                     |    7.372|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.921|         |         |
my_Master/clock                                |    8.820|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/execution_stack/ram0/clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                    |         |    4.074|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk           |   11.756|         |         |         |
my_Master/Inst_HSUcore/clk                     |   15.343|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.999|         |         |         |
my_Master/Inst_IP_Wait/clk                     |    6.501|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.050|         |         |
my_Master/clock                                |    7.949|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/execution_stack/ram1/clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                    |         |    4.074|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk           |   11.756|         |         |         |
my_Master/Inst_HSUcore/clk                     |   15.343|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.999|         |         |         |
my_Master/Inst_IP_Wait/clk                     |    6.501|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.050|         |         |
my_Master/clock                                |    7.949|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/execution_stack/ram2/clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                    |         |    4.074|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk           |   11.756|         |         |         |
my_Master/Inst_HSUcore/clk                     |   15.343|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.999|         |         |         |
my_Master/Inst_IP_Wait/clk                     |    6.501|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.050|         |         |
my_Master/clock                                |    7.949|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/execution_stack/ram3/clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                    |         |    4.074|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk           |   11.756|         |         |         |
my_Master/Inst_HSUcore/clk                     |   15.343|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.999|         |         |         |
my_Master/Inst_IP_Wait/clk                     |    6.501|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.050|         |         |
my_Master/clock                                |    7.949|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_Hmemory64/Inst_returnstack/clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.713|         |
my_Master/Inst_Hmemory64/Inst_returnstack/clk|         |         |    3.897|         |
my_Master/Inst_Hmemory64/clk                 |         |         |    3.421|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_Hmemory64/clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
mclk                                           |    5.335|         |         |         |
my_Master/BufSwitch_reg/clk                    |         |   10.067|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk           |   17.745|         |         |         |
my_Master/Inst_HSUcore/clk                     |   21.086|         |         |         |
my_Master/Inst_Hmemory64/Inst_returnstack/clk  |         |    5.256|         |         |
my_Master/Inst_Hmemory64/clk                   |   12.090|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk     |   11.992|         |         |         |
my_Master/Inst_IP_Wait/clk                     |    3.141|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk|         |   10.043|         |         |
my_Master/clock                                |   13.913|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_Hmemory64/flag_ortree/clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
mclk                        |         |         |    3.825|         |
my_Master/Inst_Hmemory64/clk|         |         |    1.128|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Com32/Wait_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |         |         |    5.354|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|         |         |    6.934|         |
my_Master/Inst_IP_Com32/Wait_reg/clk|         |         |    2.078|         |
my_Master/clock                     |         |         |    4.788|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Tic/Inst_Tic_counter/clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
mclk                                      |    3.148|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk      |    5.807|         |         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk|    3.078|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Wait/Wait_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |    4.537|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|    6.396|         |         |         |
my_Master/Inst_HSUcore/clk          |    7.697|         |         |         |
my_Master/Inst_IP_Wait/Wait_reg/clk |    2.616|         |         |         |
my_Master/Inst_IP_Wait/clk          |    4.430|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Wait/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |    3.825|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|   10.014|         |         |         |
my_Master/Inst_HSUcore/clk          |   11.315|         |         |         |
my_Master/Inst_IP_Wait/Wait_reg/clk |    6.216|         |         |         |
my_Master/Inst_IP_Wait/clk          |    8.048|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPdataStack/DatastackTop_reg/clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.537|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    5.852|         |
my_Master/Inst_HSUcore/clk                   |         |         |    6.791|         |
my_Master/Inst_IPdataStack/Inst_datastack/clk|         |         |    4.211|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPdataStack/Inst_datastack/clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.103|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    7.189|         |
my_Master/Inst_HSUcore/clk                   |         |         |    6.770|         |
my_Master/Inst_IPdataStack/Inst_datastack/clk|         |         |    3.092|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPfibo/Fibo_gen/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
my_Master/Inst_HSUcore/HSU_CUnit/clk|    7.522|         |         |         |
my_Master/Inst_IPfibo/Fibo_gen/clk  |    2.462|         |         |         |
my_Master/clock                     |    6.185|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPfibo/Fibo_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |    4.537|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|    6.600|         |         |         |
my_Master/Inst_HSUcore/clk          |    6.791|         |         |         |
my_Master/Inst_IPfibo/Fibo_reg/clk  |    3.180|         |         |         |
my_Master/clock                     |    5.263|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPwaitBt/BufO_reg/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.960|         |         |         |
my_Master/clock|    3.097|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/clock
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_0                                         |    6.329|         |         |         |
Inst_debounce4/cclk                                      |    1.599|         |         |         |
mclk                                                     |    3.862|         |         |         |
my_Master/BufSwitch_reg/clk                              |         |    3.203|         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                     |   10.885|         |         |         |
my_Master/Inst_HSUcore/clk                               |   14.472|         |         |         |
my_Master/Inst_Hmemory64/clk                             |    6.523|         |         |         |
my_Master/Inst_IP_Com32/Wait_reg/clk                     |         |    2.574|         |         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk               |    5.128|         |         |         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk          |         |    3.179|         |         |
my_Master/Inst_IPfibo/Fibo_gen/clk                       |    1.540|         |         |         |
my_Master/Inst_IPfibo/Fibo_reg/clk                       |    5.971|         |         |         |
my_Master/Inst_IPwaitBt/BufO_reg/clk                     |    1.436|         |         |         |
my_Master/clock                                          |    7.052|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk|    6.743|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk          |    6.882|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk|    6.811|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk          |    6.882|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Actiity_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |         |         |    4.749|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|         |         |    6.253|         |
my_Master/Inst_HSUcore/clk          |         |         |    7.560|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.713|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk|         |         |    3.897|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                 |         |         |    3.421|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/clk
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                             |    5.550|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                             |    5.787|         |         |         |
my_Master/clock                                                                  |   12.496|         |         |         |
my_Master/slaves[0].One_salve/Actiity_reg/clk                                    |         |    5.685|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk                |         |    5.358|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o|         |    7.601|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o|         |    7.582|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o|         |    7.563|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o|         |    7.544|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o|         |    7.525|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o |         |   12.370|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o |         |   12.370|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o |         |   12.370|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o |         |   12.404|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o |         |   12.417|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o |         |   12.649|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o |         |    7.639|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o |         |    7.620|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                                 |   12.472|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                   |   12.185|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk              |         |   10.680|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                        |   17.327|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                                  |   21.938|         |         |         |
my_Master/slaves[0].One_salve/clock                                              |   13.463|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |         |         |    3.825|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk            |         |         |    3.348|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk   |         |         |    3.246|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk|         |         |    1.334|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                          |    3.148|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk|    3.078|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk     |    5.147|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.537|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk|         |         |    4.211|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |    5.289|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                  |         |         |    6.780|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.103|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk|         |         |    3.092|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |    6.271|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                  |         |         |    6.757|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk   |    2.462|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk|    8.495|         |         |         |
my_Master/slaves[0].One_salve/clock                      |    6.572|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
mclk                                                     |    4.537|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk   |    3.420|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk|    5.163|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk          |    6.780|         |         |         |
my_Master/slaves[0].One_salve/clock                      |    3.508|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                        |    4.250|         |         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk            |    2.032|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk|    2.376|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |    3.825|         |         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk|    1.598|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
mclk                                                     |    3.148|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk|    1.128|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                              |         |         |    4.035|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                  |         |         |    2.711|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk      |    4.202|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk|    3.057|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk         |         |         |    1.436|         |
my_Master/slaves[0].One_salve/clock                               |    3.321|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/clk
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                |    3.148|         |         |         |
my_Master/clock                                                     |    6.932|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk      |    6.620|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk |         |    4.887|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk           |   11.553|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                     |   16.164|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram0/clk|    1.979|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram1/clk|    1.979|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram2/clk|    1.979|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram3/clk|    1.979|         |         |         |
my_Master/slaves[0].One_salve/clock                                 |    7.723|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram0/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.060|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[0].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram1/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.060|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[0].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram2/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.060|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[0].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/execution_stack/ram3/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.060|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[0].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/clock
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_0                                                                |    6.752|         |         |         |
mclk                                                                            |    5.251|         |         |         |
my_Master/clock                                                                 |    4.405|         |         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o|         |    5.293|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o|         |    5.293|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o|         |    5.293|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o|         |    5.327|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o|         |    5.340|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o|         |    5.572|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                                |    6.523|         |         |         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                  |    4.093|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk             |         |    2.360|         |         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                          |    1.438|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk                          |    6.886|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                       |    9.271|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                                 |   13.882|         |         |         |
my_Master/slaves[0].One_salve/clock                                             |    6.611|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Actiity_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |         |         |    4.749|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|         |         |    6.253|         |
my_Master/Inst_HSUcore/clk          |         |         |    7.552|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.713|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk|         |         |    3.897|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                 |         |         |    3.421|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    3.970|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.418|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.316|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/clk
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                             |    5.550|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                             |    5.787|         |         |         |
my_Master/clock                                                                  |   12.464|         |         |         |
my_Master/slaves[1].One_salve/Actiity_reg/clk                                    |         |    5.685|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk                |         |    5.358|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_169_o|         |    7.601|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_167_o|         |    7.582|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_165_o|         |    7.563|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_163_o|         |    7.544|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_161_o|         |    7.525|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o |         |   12.370|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o |         |   12.370|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o |         |   12.370|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o |         |   12.404|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o |         |   12.417|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o |         |   12.649|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_173_o |         |    7.639|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_171_o |         |    7.620|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                                 |   12.472|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                   |   12.185|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk              |         |   10.563|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                        |   17.067|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                                  |   21.678|         |         |         |
my_Master/slaves[1].One_salve/clock                                              |   13.287|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |         |         |    3.825|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk            |         |         |    3.348|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk   |         |         |    3.246|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk|         |         |    1.334|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                          |    3.148|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk|    3.078|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk     |    5.147|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.537|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk|         |         |    4.211|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |    5.289|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                  |         |         |    6.780|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.103|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk|         |         |    3.092|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |    6.271|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                  |         |         |    6.757|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk   |    2.462|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk|    8.495|         |         |         |
my_Master/slaves[1].One_salve/clock                      |    6.572|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
mclk                                                     |    4.537|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk   |    3.420|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk|    5.163|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk          |    6.780|         |         |         |
my_Master/slaves[1].One_salve/clock                      |    3.508|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                        |    4.250|         |         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk            |    2.032|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk|    2.376|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |    3.825|         |         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk|    1.598|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
mclk                                                     |    3.148|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk|    1.128|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                              |         |         |    4.035|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                  |         |         |    2.711|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk      |    4.202|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk|    3.057|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk         |         |         |    1.436|         |
my_Master/slaves[1].One_salve/clock                               |    3.321|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/clk
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                |    3.148|         |         |         |
my_Master/clock                                                     |    6.899|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk      |    6.620|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk |         |    4.887|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk           |   11.553|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                     |   16.164|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram0/clk|    1.979|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram1/clk|    1.979|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram2/clk|    1.979|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram3/clk|    1.979|         |         |         |
my_Master/slaves[1].One_salve/clock                                 |    7.723|         |         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram0/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.028|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[1].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram1/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.028|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[1].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram2/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.028|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[1].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/execution_stack/ram3/clk
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
my_Master/clock                                                    |    6.028|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk     |    5.749|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk|         |    4.016|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk          |   10.682|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                    |   15.293|         |         |         |
my_Master/slaves[1].One_salve/clock                                |    6.851|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/clock
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_0                                                                |    6.752|         |         |         |
mclk                                                                            |    5.251|         |         |         |
my_Master/clock                                                                 |    4.372|         |         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_185_o|         |    5.293|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_183_o|         |    5.293|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_181_o|         |    5.293|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_179_o|         |    5.327|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_177_o|         |    5.340|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_175_o|         |    5.572|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                                |    6.523|         |         |         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                  |    4.093|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk             |         |    2.360|         |         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                          |    1.438|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk                          |    6.886|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                       |    9.271|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                                 |   13.882|         |         |         |
my_Master/slaves[1].One_salve/clock                                             |    6.611|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 59.93 secs
 
--> 


Total memory usage is 255160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  185 (   0 filtered)
Number of infos    :   38 (   0 filtered)

