// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module RocketTile(
  input          clock,
                 reset,
                 auto_buffer_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]   auto_buffer_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]   auto_buffer_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]   auto_buffer_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0]  auto_buffer_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]   auto_buffer_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0]  auto_buffer_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_buffer_out_b_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]   auto_buffer_out_b_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]   auto_buffer_out_b_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]   auto_buffer_out_b_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0]  auto_buffer_out_b_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]   auto_buffer_out_b_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_b_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_c_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_c_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]   auto_buffer_out_c_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_c_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]   auto_buffer_out_c_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]   auto_buffer_out_c_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0]  auto_buffer_out_c_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0]  auto_buffer_out_c_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_buffer_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]   auto_buffer_out_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]   auto_buffer_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]   auto_buffer_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]   auto_buffer_out_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0]  auto_buffer_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_buffer_out_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_buffer_out_e_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_buffer_out_e_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]   auto_buffer_out_e_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_wfi_out_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_int_local_in_3_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_2_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_1_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_1_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_int_local_in_0_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_hartid_in,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_7,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_6,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_5,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_4,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_3,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_2,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_ready_in_nodes_in_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_data_valid_out_nodes_out_7,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_6,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_5,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_4,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_3,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_2,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_valid_out_nodes_out_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [159:0] auto_data_bits_out_nodes_out_7,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_6,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_5,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_4,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_3,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_2,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_1,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                 auto_data_bits_out_nodes_out_0,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input          auto_rocc_ready_in_in,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output         auto_rocc_valid_out_out,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [54:0]  auto_rocc_bits_out_out	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [39:0]  zzguard_io_pc;
  wire         zzguard_io_exception;
  wire         zzguard_io_resp_ready;
  wire [63:0]  zzguard_io_mem_resp_bits_store_data;
  wire [63:0]  zzguard_io_mem_resp_bits_data_raw;
  wire [63:0]  zzguard_io_mem_resp_bits_data_word_bypass;
  wire         zzguard_io_mem_resp_bits_has_data;
  wire         zzguard_io_mem_resp_bits_replay;
  wire [7:0]   zzguard_io_mem_resp_bits_mask;
  wire [63:0]  zzguard_io_mem_resp_bits_data;
  wire         zzguard_io_mem_resp_bits_dv;
  wire [1:0]   zzguard_io_mem_resp_bits_dprv;
  wire         zzguard_io_mem_resp_bits_signed;
  wire [1:0]   zzguard_io_mem_resp_bits_size;
  wire [4:0]   zzguard_io_mem_resp_bits_cmd;
  wire [7:0]   zzguard_io_mem_resp_bits_tag;
  wire [39:0]  zzguard_io_mem_resp_bits_addr;
  wire         zzguard_io_mem_resp_valid;
  wire         zzguard_io_mem_req_ready;
  wire         zzguard_io_cmd_bits_status_uie;
  wire         zzguard_io_cmd_bits_status_sie;
  wire         zzguard_io_cmd_bits_status_hie;
  wire         zzguard_io_cmd_bits_status_mie;
  wire         zzguard_io_cmd_bits_status_upie;
  wire         zzguard_io_cmd_bits_status_spie;
  wire         zzguard_io_cmd_bits_status_ube;
  wire         zzguard_io_cmd_bits_status_mpie;
  wire         zzguard_io_cmd_bits_status_spp;
  wire [1:0]   zzguard_io_cmd_bits_status_vs;
  wire [1:0]   zzguard_io_cmd_bits_status_mpp;
  wire [1:0]   zzguard_io_cmd_bits_status_fs;
  wire [1:0]   zzguard_io_cmd_bits_status_xs;
  wire         zzguard_io_cmd_bits_status_mprv;
  wire         zzguard_io_cmd_bits_status_sum;
  wire         zzguard_io_cmd_bits_status_mxr;
  wire         zzguard_io_cmd_bits_status_tvm;
  wire         zzguard_io_cmd_bits_status_tw;
  wire         zzguard_io_cmd_bits_status_tsr;
  wire [7:0]   zzguard_io_cmd_bits_status_zero1;
  wire         zzguard_io_cmd_bits_status_sd_rv32;
  wire [1:0]   zzguard_io_cmd_bits_status_uxl;
  wire [1:0]   zzguard_io_cmd_bits_status_sxl;
  wire         zzguard_io_cmd_bits_status_sbe;
  wire         zzguard_io_cmd_bits_status_mbe;
  wire         zzguard_io_cmd_bits_status_gva;
  wire         zzguard_io_cmd_bits_status_mpv;
  wire [22:0]  zzguard_io_cmd_bits_status_zero2;
  wire         zzguard_io_cmd_bits_status_sd;
  wire         zzguard_io_cmd_bits_status_v;
  wire [1:0]   zzguard_io_cmd_bits_status_prv;
  wire         zzguard_io_cmd_bits_status_dv;
  wire [1:0]   zzguard_io_cmd_bits_status_dprv;
  wire [31:0]  zzguard_io_cmd_bits_status_isa;
  wire         zzguard_io_cmd_bits_status_wfi;
  wire         zzguard_io_cmd_bits_status_cease;
  wire         zzguard_io_cmd_bits_status_debug;
  wire [6:0]   zzguard_io_cmd_bits_inst_opcode;
  wire         zzguard_io_cmd_bits_inst_xs2;
  wire         zzguard_io_cmd_bits_inst_xs1;
  wire         zzguard_io_cmd_bits_inst_xd;
  wire [4:0]   zzguard_io_cmd_bits_inst_rs1;
  wire [4:0]   zzguard_io_cmd_bits_inst_rs2;
  wire [7:0]   zzguard_q_7_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [7:0]   zzguard_q_6_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [7:0]   zzguard_q_5_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [7:0]   zzguard_q_4_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [7:0]   zzguard_q_3_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_3_bits;
  wire         zzguard_io_fifo_io_3_valid;
  wire [7:0]   zzguard_q_2_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_2_bits;
  wire         zzguard_io_fifo_io_2_valid;
  wire [159:0] zzguard_io_fifo_io_1_bits;
  wire         zzguard_io_fifo_io_1_valid;
  wire [7:0]   zzguard_q_0_count;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_0_bits;
  wire         zzguard_io_fifo_io_0_valid;
  wire [54:0]  zzguard_io_asan_io_bits;
  wire         zzguard_io_asan_io_valid;
  wire [4:0]   zzguard_io_cmd_bits_inst_rd;
  wire         zzguard_io_cmd_valid;
  wire         _core_io_imem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [39:0]  _core_io_imem_req_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_req_bits_speculative;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_sfence_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_sfence_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_sfence_bits_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_sfence_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_resp_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_btb_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_imem_btb_update_bits_prediction_entry;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_btb_update_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_btb_update_bits_isValid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_btb_update_bits_br_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_imem_btb_update_bits_cfiType;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [7:0]   _core_io_imem_bht_update_bits_prediction_history;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [38:0]  _core_io_imem_bht_update_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_bits_branch;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_bits_taken;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_bht_update_bits_mispredict;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_flush_icache;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_imem_progress;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [39:0]  _core_io_dmem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [7:0]   _core_io_dmem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_dmem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_dmem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_dmem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_dmem_s1_kill;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_dmem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [3:0]   _core_io_ptw_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [43:0]  _core_io_ptw_ptbr_ppn;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_sfence_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_sfence_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_status_prv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_status_mxr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_status_sum;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_ptw_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_ptw_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [29:0]  _core_io_ptw_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_ptw_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_ptw_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_fpu_inst;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_fpu_fromint_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [2:0]   _core_io_fpu_fcsr_rm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_dmem_resp_val;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [2:0]   _core_io_fpu_dmem_resp_type;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_fpu_dmem_resp_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_fpu_dmem_resp_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_killx;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_fpu_killm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [6:0]   _core_io_rocc_cmd_bits_inst_funct;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_rocc_cmd_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_rocc_cmd_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_inst_xd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_inst_xs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_inst_xs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [4:0]   _core_io_rocc_cmd_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [6:0]   _core_io_rocc_cmd_bits_inst_opcode;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_rocc_cmd_bits_rs1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [63:0]  _core_io_rocc_cmd_bits_rs2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_cease;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_wfi;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  _core_io_rocc_cmd_bits_status_isa;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_rocc_cmd_bits_status_dprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_dv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_rocc_cmd_bits_status_prv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_v;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_mpv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_gva;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_tsr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_tw;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_tvm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_mxr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_sum;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_mprv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_rocc_cmd_bits_status_fs;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [1:0]   _core_io_rocc_cmd_bits_status_mpp;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_spp;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_mpie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_spie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_mie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_cmd_bits_status_sie;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_rocc_resp_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         _respArb_io_in_0_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [4:0]   _respArb_io_in_0_q_io_deq_bits_rd;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [63:0]  _respArb_io_in_0_q_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire         _dcIF_io_cache_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [39:0]  _dcIF_io_cache_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [7:0]   _dcIF_io_cache_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [4:0]   _dcIF_io_cache_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [1:0]   _dcIF_io_cache_req_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire         _dcIF_io_cache_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [1:0]   _dcIF_io_cache_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire         _dcIF_io_cache_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [63:0]  _dcIF_io_cache_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire [7:0]   _dcIF_io_cache_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
  wire         _cmdRouter_io_in_ready;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27]
  wire         _cmdRouter_io_busy;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27]
  wire         _respArb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
  wire         _respArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
  wire [4:0]   _respArb_io_out_bits_rd;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
  wire [63:0]  _respArb_io_out_bits_data;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
  wire         _ptw_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [43:0]  _ptw_io_requestor_0_resp_bits_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [3:0]   _ptw_io_requestor_0_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_status_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_status_sum;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_0_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_0_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_0_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_0_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [43:0]  _ptw_io_requestor_1_resp_bits_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [3:0]   _ptw_io_requestor_1_ptbr_mode;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [1:0]   _ptw_io_requestor_1_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_requestor_1_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [29:0]  _ptw_io_requestor_1_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [31:0]  _ptw_io_requestor_1_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [63:0]  _ptw_io_requestor_1_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire [39:0]  _ptw_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _ptw_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  wire         _dcacheArb_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_0_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_0_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [39:0]  _dcacheArb_io_requestor_1_resp_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_requestor_1_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [4:0]   _dcacheArb_io_requestor_1_resp_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_requestor_1_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_requestor_1_resp_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_requestor_1_resp_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data_raw;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_store_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_requestor_2_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_requestor_2_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_2_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_requestor_2_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_requestor_2_perf_release;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [39:0]  _dcacheArb_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_mem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [4:0]   _dcacheArb_io_mem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_mem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [1:0]   _dcacheArb_io_mem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _dcacheArb_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [63:0]  _dcacheArb_io_mem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire [7:0]   _dcacheArb_io_mem_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  wire         _fpuOpt_io_fcsr_flags_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [4:0]   _fpuOpt_io_fcsr_flags_bits;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [63:0]  _fpuOpt_io_store_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [63:0]  _fpuOpt_io_toint_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_fcsr_rdy;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_nack_mem;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_illegal_rm;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_wen;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_ren1;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_ren2;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_dec_ren3;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_sboard_set;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _fpuOpt_io_sboard_clr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire [4:0]   _fpuOpt_io_sboard_clra;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
  wire         _frontend_auto_icache_master_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [31:0]  _frontend_auto_icache_master_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_btb_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_btb_bridx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [4:0]   _frontend_io_cpu_resp_bits_btb_entry;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [7:0]   _frontend_io_cpu_resp_bits_btb_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [39:0]  _frontend_io_cpu_resp_bits_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [31:0]  _frontend_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_xcpt_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_xcpt_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_xcpt_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_ptw_req_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [26:0]  _frontend_io_ptw_req_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire         _frontend_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
  wire [2:0]   _zzguard_rr_counter_io_num;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:196:25]
  wire [2:0]   _zzguard_rr_asan_io_num;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:195:23]
  wire         _zzguard_fifox_3_io_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
  wire         _zzguard_fifox_2_io_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
  wire         _zzguard_fifox_1_io_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
  wire         _zzguard_fifox_io_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
  wire [159:0] _zzguard_cat_io_out;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19]
  wire [3:0]   _zzguard_table_io_sel;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:80:21]
  wire [3:0]   _zzguard_table_io_bitmap;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:80:21]
  wire         _dcache_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [3:0]   _dcache_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [4:0]   _dcache_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [31:0]  _dcache_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [7:0]   _dcache_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [3:0]   _dcache_auto_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [4:0]   _dcache_auto_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [31:0]  _dcache_auto_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_auto_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_auto_out_e_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [2:0]   _dcache_auto_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [39:0]  _dcache_io_cpu_resp_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [7:0]   _dcache_io_cpu_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [4:0]   _dcache_io_cpu_resp_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [1:0]   _dcache_io_cpu_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [1:0]   _dcache_io_cpu_resp_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [7:0]   _dcache_io_cpu_resp_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_data_raw;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [63:0]  _dcache_io_cpu_resp_bits_store_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_cpu_perf_release;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_ptw_req_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire [26:0]  _dcache_io_ptw_req_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _dcache_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  wire         _intXbar_auto_int_out_0;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_1;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_2;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_3;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _intXbar_auto_int_out_4;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
  wire         _tlMasterXbar_auto_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [2:0]   _tlMasterXbar_auto_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [3:0]   _tlMasterXbar_auto_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [63:0]  _tlMasterXbar_auto_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [1:0]   _tlMasterXbar_auto_in_0_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [3:0]   _tlMasterXbar_auto_in_0_b_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [4:0]   _tlMasterXbar_auto_in_0_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [31:0]  _tlMasterXbar_auto_in_0_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [2:0]   _tlMasterXbar_auto_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [1:0]   _tlMasterXbar_auto_in_0_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [3:0]   _tlMasterXbar_auto_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [4:0]   _tlMasterXbar_auto_in_0_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [2:0]   _tlMasterXbar_auto_in_0_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire [63:0]  _tlMasterXbar_auto_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         _tlMasterXbar_auto_in_0_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
  wire         zzguard_io_asan_io_ready = auto_rocc_ready_in_in;
  wire         zzguard_io_fifo_io_0_ready = auto_data_ready_in_nodes_in_0;
  wire         zzguard_io_fifo_io_1_ready = auto_data_ready_in_nodes_in_1;
  wire         zzguard_io_fifo_io_2_ready = auto_data_ready_in_nodes_in_2;
  wire         zzguard_io_fifo_io_3_ready = auto_data_ready_in_nodes_in_3;
  wire         zzguard_io_fifo_io_4_ready = auto_data_ready_in_nodes_in_4;
  wire         zzguard_io_fifo_io_5_ready = auto_data_ready_in_nodes_in_5;
  wire         zzguard_io_fifo_io_6_ready = auto_data_ready_in_nodes_in_6;
  wire         zzguard_io_fifo_io_7_ready = auto_data_ready_in_nodes_in_7;
  wire [2:0]   zzguard_io_fpu_req_bits_rm = 3'h0;
  wire         zzguard_io_cmd_ready = 1'h1;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:55:30]
  wire [64:0]  zzguard_io_fpu_req_bits_in1 = 65'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [64:0]  zzguard_io_fpu_req_bits_in2 = 65'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [64:0]  zzguard_io_fpu_req_bits_in3 = 65'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [64:0]  zzguard_io_fpu_resp_bits_data = 65'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [4:0]   zzguard_io_mem_req_bits_cmd = 5'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [4:0]   zzguard_io_fpu_resp_bits_exc = 5'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [63:0]  zzguard_io_resp_bits_data = 64'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [63:0]  zzguard_io_mem_req_bits_data = 64'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [63:0]  zzguard_io_mem_s1_data_data = 64'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [7:0]   zzguard_io_mem_req_bits_tag = 8'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [7:0]   zzguard_io_mem_req_bits_mask = 8'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [7:0]   zzguard_io_mem_s1_data_mask = 8'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_mem_req_bits_size = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_mem_req_bits_dprv = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_fpu_req_bits_typeTagIn = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_fpu_req_bits_typeTagOut = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_fpu_req_bits_fmaCmd = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_fpu_req_bits_typ = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [1:0]   zzguard_io_fpu_req_bits_fmt = 2'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6]
  wire [39:0]  zzguard_io_mem_req_bits_addr = 40'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [39:0]  zzguard_io_mem_s2_gpa = 40'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire [31:0]  zzguard_io_mem_s2_paddr = 32'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  wire         zzguard_io_mem_req_valid = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_req_bits_signed = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_req_bits_dv = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_req_bits_phys = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_req_bits_no_alloc = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_req_bits_no_xcpt = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s1_kill = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_nack = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_nack_cause_raw = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_kill = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_uncached = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_replay_next = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_ma_ld = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_ma_st = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_pf_ld = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_pf_st = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_gf_ld = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_gf_st = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_ae_ld = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_xcpt_ae_st = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_s2_gpa_is_pte = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_ordered = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_acquire = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_release = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_grant = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_tlbMiss = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_blocked = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_canAcceptStoreThenLoad = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_canAcceptStoreThenRMW = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_canAcceptLoadThenLoad = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_storeBufferEmptyAfterLoad = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_perf_storeBufferEmptyAfterStore = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_keep_clock_enabled = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_mem_clock_enabled = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_interrupt = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_ready = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_valid = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_ldst = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_wen = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_ren1 = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_ren2 = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_ren3 = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_swap12 = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_swap23 = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_fromint = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_toint = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_fastpipe = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_fma = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_div = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_sqrt = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_req_bits_wflags = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_resp_ready = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_fpu_resp_valid = 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
  wire         zzguard_io_resp_valid = zzguard_io_cmd_valid;
  wire         zzguard_io_busy = zzguard_io_cmd_valid;
  wire [4:0]   zzguard_io_resp_bits_rd = zzguard_io_cmd_bits_inst_rd;
  wire         zzguard_q_4_out_ready = zzguard_io_fifo_io_4_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_4_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_q_4_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_5_out_ready = zzguard_io_fifo_io_5_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_5_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_q_5_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_6_out_ready = zzguard_io_fifo_io_6_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_6_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_q_6_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_7_out_ready = zzguard_io_fifo_io_7_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_7_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_q_7_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [63:0]  zzguard_io_cmd_bits_rs1;
  wire [63:0]  zzguard_io_cmd_bits_rs2;
  wire [6:0]   zzguard_io_cmd_bits_inst_funct;
  reg          zzguard_cfg_mask;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25]
  wire         zzguard_io_valid;
  wire         zzguard_valid = zzguard_io_valid & zzguard_cfg_mask;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25, :64:27]
  wire [1:0]   zzguard__din_pc_T = {2{zzguard_cfg_mask}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25, :65:30]
  wire [31:0]  zzguard_io_ins;
  wire [31:0]  zzguard_din_ins = zzguard_io_ins & {2{{2{{2{{2{zzguard__din_pc_T}}}}}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:65:30, :66:{25,31}]
  reg  [31:0]  zzguard_ins_r;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:73:24]
  reg  [63:0]  zzguard_wdata_r;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:74:24]
  reg  [63:0]  zzguard_mdata_r;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:75:24]
  reg          zzguard_valid_r;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24]
  reg  [39:0]  zzguard_npc_r;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:77:22]
  reg  [39:0]  zzguard_req_addr_r;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:78:26]
  wire         zzguard_ = zzguard_io_cmd_ready & zzguard_io_cmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire         zzguard__0 = zzguard_io_cmd_bits_inst_funct == 7'h6;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:91:17]
  wire         zzguard__1 = zzguard_io_cmd_bits_inst_funct == 7'h4;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:96:21]
  wire         zzguard__2 = zzguard_io_cmd_bits_inst_funct == 7'h8;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:102:21]
  wire         zzguard__3 = zzguard_io_cmd_bits_inst_funct == 7'h1;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:108:21]
  wire         _GEN = zzguard__0 | zzguard__1 | zzguard__2;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:91:{17,26}, :93:21, :96:{21,29}, :99:21, :102:{21,29}, :105:21, :108:29]
  wire         zzguard_io_fifo_io_4_valid = zzguard_q_4_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_4_bits = zzguard_q_4_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_io_fifo_io_5_valid = zzguard_q_5_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_5_bits = zzguard_q_5_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_io_fifo_io_6_valid = zzguard_q_6_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_6_bits = zzguard_q_6_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_io_fifo_io_7_valid = zzguard_q_7_out_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire [159:0] zzguard_io_fifo_io_7_bits = zzguard_q_7_out_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_4_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_5_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_6_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_q_7_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  wire         zzguard_io_fifo_ready = _zzguard_fifox_io_in_ready & _zzguard_fifox_1_io_in_ready & _zzguard_fifox_2_io_in_ready & _zzguard_fifox_3_io_in_ready & zzguard_q_4_in_ready & zzguard_q_5_in_ready & zzguard_q_6_in_ready & zzguard_q_7_in_ready;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:{18,37}, :154:136]
  wire         zzguard__4 = zzguard_mdata_r > 64'h87FFFFFF & zzguard_mdata_r < 64'h88100001;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:75:24, :207:{20,37,48}]
  wire         _GEN_0 = zzguard_valid_r & _zzguard_table_io_bitmap[2];	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24, :80:21, :205:16, :206:{16,28}, :207:64, :226:21, :233:19]
  wire         _GEN_1 = _GEN_0 & zzguard__4;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:205:16, :206:28, :207:{37,64}, :210:39, :220:23, :226:21, :227:21, :233:19, :234:19]
  wire         zzguard_q_4_in_valid = _GEN_1 & _zzguard_rr_asan_io_num == 3'h4;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18, :195:23, :205:16, :206:28, :207:64, :210:{31,39}, :220:23, :221:23, :227:21, :228:21, :234:19, :235:19]
  wire         zzguard_q_5_in_valid = _GEN_1 & _zzguard_rr_asan_io_num == 3'h5;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18, :195:23, :205:16, :206:28, :207:64, :210:{31,39}, :220:23, :222:23, :227:21, :229:21, :234:19, :236:19]
  wire         _GEN_2 = zzguard_valid_r & _zzguard_table_io_bitmap[1];	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24, :80:21, :245:16, :246:{16,28}, :249:40, :259:21, :266:19]
  wire         zzguard_q_6_in_valid = _GEN_2 & _zzguard_rr_counter_io_num == 3'h6;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18, :196:25, :245:16, :246:28, :249:{32,40}, :259:21, :260:21, :266:19, :267:19]
  wire         zzguard_q_7_in_valid = _GEN_2 & (&_zzguard_rr_counter_io_num);	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18, :196:25, :245:16, :246:28, :249:{32,40}, :259:21, :261:21, :266:19, :268:19]
  reg          wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36]
  wire [7:0]   zzguard__din_npc_T_2 = {2{{2{zzguard__din_pc_T}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:65:30, :69:35]
  wire [7:0]   zzguard__din_req_addr_T_2 = {2{{2{zzguard__din_pc_T}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:65:30, :70:36]
  wire [63:0]  zzguard_io_wdata;
  wire [63:0]  zzguard_io_mdata;
  wire [39:0]  zzguard_io_mem_npc;
  wire [39:0]  zzguard_io_req_addr;
  always @(posedge clock) begin
    if (reset) begin
      zzguard_cfg_mask <= 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25]
      zzguard_ins_r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:73:24]
      zzguard_wdata_r <= 64'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:74:24]
      zzguard_mdata_r <= 64'h0;	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:99:6, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:75:24]
      zzguard_valid_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24]
      zzguard_npc_r <= 40'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:77:22]
      zzguard_req_addr_r <= 40'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:78:26]
      wfiNodeOut_0_REG <= 1'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43, :286:25, generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19, generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42, generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36, generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, :125:24, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20, :169:{28,47}, :174:27, :490:62]
    end
    else begin
      if (~zzguard_ | zzguard__0) begin	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25, :90:19, :91:{17,26}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      end
      else	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25, :90:19, :91:26]
        zzguard_cfg_mask <= zzguard__1 | ~zzguard__2 & zzguard_cfg_mask;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25, :96:{21,29}, :98:16, :102:{21,29}, :104:16]
      zzguard_ins_r <= zzguard_din_ins;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:66:25, :73:24]
      zzguard_wdata_r <= zzguard_io_wdata & {2{{2{{2{{2{{2{zzguard__din_pc_T}}}}}}}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:65:30, :67:{27,33}, :74:24]
      zzguard_mdata_r <= zzguard_io_mdata & {2{{2{{2{{2{{2{zzguard__din_pc_T}}}}}}}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:65:30, :68:{27,33}, :75:24]
      zzguard_valid_r <= zzguard_valid;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:64:27, :76:24]
      zzguard_npc_r <= zzguard_io_mem_npc & {zzguard__din_npc_T_2, {2{{2{zzguard__din_npc_T_2}}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:69:{29,35}, :77:22]
      zzguard_req_addr_r <= zzguard_io_req_addr & {zzguard__din_req_addr_T_2, {2{{2{zzguard__din_req_addr_T_2}}}}};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:70:{30,36}, :78:26]
      wfiNodeOut_0_REG <= _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        zzguard_cfg_mask = _RANDOM[3'h0][0];	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25]
        zzguard_ins_r = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][0]};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:62:25, :73:24]
        zzguard_wdata_r = {_RANDOM[3'h1][31:1], _RANDOM[3'h2], _RANDOM[3'h3][0]};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:73:24, :74:24]
        zzguard_mdata_r = {_RANDOM[3'h3][31:1], _RANDOM[3'h4], _RANDOM[3'h5][0]};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:74:24, :75:24]
        zzguard_valid_r = _RANDOM[3'h5][1];	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:75:24, :76:24]
        zzguard_npc_r = {_RANDOM[3'h5][31:2], _RANDOM[3'h6][9:0]};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:75:24, :77:22]
        zzguard_req_addr_r = {_RANDOM[3'h6][31:10], _RANDOM[3'h7][17:0]};	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:77:22, :78:26]
        wfiNodeOut_0_REG = _RANDOM[3'h7][18];	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36, generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:78:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_8 tlMasterXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_ready        (_tlMasterXbar_auto_in_1_a_ready),
    .auto_in_1_a_valid        (_frontend_auto_icache_master_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .auto_in_1_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .auto_in_1_d_valid        (_tlMasterXbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt (_tlMasterXbar_auto_in_1_d_bits_corrupt),
    .auto_in_0_a_ready        (_tlMasterXbar_auto_in_0_a_ready),
    .auto_in_0_a_valid        (_dcache_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_param   (_dcache_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_size    (_dcache_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_source  (_dcache_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_address (_dcache_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_mask    (_dcache_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_a_bits_data    (_dcache_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_b_ready        (_dcache_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_b_valid        (_tlMasterXbar_auto_in_0_b_valid),
    .auto_in_0_b_bits_param   (_tlMasterXbar_auto_in_0_b_bits_param),
    .auto_in_0_b_bits_size    (_tlMasterXbar_auto_in_0_b_bits_size),
    .auto_in_0_b_bits_source  (_tlMasterXbar_auto_in_0_b_bits_source),
    .auto_in_0_b_bits_address (_tlMasterXbar_auto_in_0_b_bits_address),
    .auto_in_0_c_ready        (_tlMasterXbar_auto_in_0_c_ready),
    .auto_in_0_c_valid        (_dcache_auto_out_c_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_opcode  (_dcache_auto_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_param   (_dcache_auto_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_size    (_dcache_auto_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_source  (_dcache_auto_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_address (_dcache_auto_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_c_bits_data    (_dcache_auto_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_d_ready        (_dcache_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_d_valid        (_tlMasterXbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode  (_tlMasterXbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param   (_tlMasterXbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size    (_tlMasterXbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source  (_tlMasterXbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink    (_tlMasterXbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_data    (_tlMasterXbar_auto_in_0_d_bits_data),
    .auto_in_0_e_ready        (_tlMasterXbar_auto_in_0_e_ready),
    .auto_in_0_e_valid        (_dcache_auto_out_e_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_in_0_e_bits_sink    (_dcache_auto_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .auto_out_a_ready         (auto_buffer_out_a_ready),
    .auto_out_a_valid         (auto_buffer_out_a_valid),
    .auto_out_a_bits_opcode   (auto_buffer_out_a_bits_opcode),
    .auto_out_a_bits_param    (auto_buffer_out_a_bits_param),
    .auto_out_a_bits_size     (auto_buffer_out_a_bits_size),
    .auto_out_a_bits_source   (auto_buffer_out_a_bits_source),
    .auto_out_a_bits_address  (auto_buffer_out_a_bits_address),
    .auto_out_a_bits_mask     (auto_buffer_out_a_bits_mask),
    .auto_out_a_bits_data     (auto_buffer_out_a_bits_data),
    .auto_out_b_ready         (auto_buffer_out_b_ready),
    .auto_out_b_valid         (auto_buffer_out_b_valid),
    .auto_out_b_bits_opcode   (auto_buffer_out_b_bits_opcode),
    .auto_out_b_bits_param    (auto_buffer_out_b_bits_param),
    .auto_out_b_bits_size     (auto_buffer_out_b_bits_size),
    .auto_out_b_bits_source   (auto_buffer_out_b_bits_source),
    .auto_out_b_bits_address  (auto_buffer_out_b_bits_address),
    .auto_out_b_bits_mask     (auto_buffer_out_b_bits_mask),
    .auto_out_b_bits_corrupt  (auto_buffer_out_b_bits_corrupt),
    .auto_out_c_ready         (auto_buffer_out_c_ready),
    .auto_out_c_valid         (auto_buffer_out_c_valid),
    .auto_out_c_bits_opcode   (auto_buffer_out_c_bits_opcode),
    .auto_out_c_bits_param    (auto_buffer_out_c_bits_param),
    .auto_out_c_bits_size     (auto_buffer_out_c_bits_size),
    .auto_out_c_bits_source   (auto_buffer_out_c_bits_source),
    .auto_out_c_bits_address  (auto_buffer_out_c_bits_address),
    .auto_out_c_bits_data     (auto_buffer_out_c_bits_data),
    .auto_out_d_ready         (auto_buffer_out_d_ready),
    .auto_out_d_valid         (auto_buffer_out_d_valid),
    .auto_out_d_bits_opcode   (auto_buffer_out_d_bits_opcode),
    .auto_out_d_bits_param    (auto_buffer_out_d_bits_param),
    .auto_out_d_bits_size     (auto_buffer_out_d_bits_size),
    .auto_out_d_bits_source   (auto_buffer_out_d_bits_source),
    .auto_out_d_bits_sink     (auto_buffer_out_d_bits_sink),
    .auto_out_d_bits_denied   (auto_buffer_out_d_bits_denied),
    .auto_out_d_bits_data     (auto_buffer_out_d_bits_data),
    .auto_out_d_bits_corrupt  (auto_buffer_out_d_bits_corrupt),
    .auto_out_e_ready         (auto_buffer_out_e_ready),
    .auto_out_e_valid         (auto_buffer_out_e_valid),
    .auto_out_e_bits_sink     (auto_buffer_out_e_bits_sink)
  );
  IntXbar_1 intXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .auto_int_in_3_0 (auto_int_local_in_3_0),
    .auto_int_in_2_0 (auto_int_local_in_2_0),
    .auto_int_in_1_0 (auto_int_local_in_1_0),
    .auto_int_in_1_1 (auto_int_local_in_1_1),
    .auto_int_in_0_0 (auto_int_local_in_0_0),
    .auto_int_out_0  (_intXbar_auto_int_out_0),
    .auto_int_out_1  (_intXbar_auto_int_out_1),
    .auto_int_out_2  (_intXbar_auto_int_out_2),
    .auto_int_out_3  (_intXbar_auto_int_out_3),
    .auto_int_out_4  (_intXbar_auto_int_out_4)
  );
  NonBlockingDCache dcache (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .clock                             (clock),
    .reset                             (reset),
    .auto_out_a_ready                  (_tlMasterXbar_auto_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_a_valid                  (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode            (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param             (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size              (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_source            (_dcache_auto_out_a_bits_source),
    .auto_out_a_bits_address           (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask              (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data              (_dcache_auto_out_a_bits_data),
    .auto_out_b_ready                  (_dcache_auto_out_b_ready),
    .auto_out_b_valid                  (_tlMasterXbar_auto_in_0_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_param             (_tlMasterXbar_auto_in_0_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_size              (_tlMasterXbar_auto_in_0_b_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_source            (_tlMasterXbar_auto_in_0_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_b_bits_address           (_tlMasterXbar_auto_in_0_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_c_ready                  (_tlMasterXbar_auto_in_0_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_c_valid                  (_dcache_auto_out_c_valid),
    .auto_out_c_bits_opcode            (_dcache_auto_out_c_bits_opcode),
    .auto_out_c_bits_param             (_dcache_auto_out_c_bits_param),
    .auto_out_c_bits_size              (_dcache_auto_out_c_bits_size),
    .auto_out_c_bits_source            (_dcache_auto_out_c_bits_source),
    .auto_out_c_bits_address           (_dcache_auto_out_c_bits_address),
    .auto_out_c_bits_data              (_dcache_auto_out_c_bits_data),
    .auto_out_d_ready                  (_dcache_auto_out_d_ready),
    .auto_out_d_valid                  (_tlMasterXbar_auto_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_opcode            (_tlMasterXbar_auto_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_param             (_tlMasterXbar_auto_in_0_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_size              (_tlMasterXbar_auto_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_source            (_tlMasterXbar_auto_in_0_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_sink              (_tlMasterXbar_auto_in_0_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_d_bits_data              (_tlMasterXbar_auto_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_e_ready                  (_tlMasterXbar_auto_in_0_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_out_e_valid                  (_dcache_auto_out_e_valid),
    .auto_out_e_bits_sink              (_dcache_auto_out_e_bits_sink),
    .io_cpu_req_ready                  (_dcache_io_cpu_req_ready),
    .io_cpu_req_valid                  (_dcacheArb_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_addr              (_dcacheArb_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_tag               (_dcacheArb_io_mem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_cmd               (_dcacheArb_io_mem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_size              (_dcacheArb_io_mem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_signed            (_dcacheArb_io_mem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_dprv              (_dcacheArb_io_mem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_req_bits_phys              (_dcacheArb_io_mem_req_bits_phys),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s1_kill                    (_dcacheArb_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s1_data_data               (_dcacheArb_io_mem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s1_data_mask               (_dcacheArb_io_mem_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cpu_s2_nack                    (_dcache_io_cpu_s2_nack),
    .io_cpu_resp_valid                 (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr             (_dcache_io_cpu_resp_bits_addr),
    .io_cpu_resp_bits_tag              (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd              (_dcache_io_cpu_resp_bits_cmd),
    .io_cpu_resp_bits_size             (_dcache_io_cpu_resp_bits_size),
    .io_cpu_resp_bits_signed           (_dcache_io_cpu_resp_bits_signed),
    .io_cpu_resp_bits_dprv             (_dcache_io_cpu_resp_bits_dprv),
    .io_cpu_resp_bits_dv               (_dcache_io_cpu_resp_bits_dv),
    .io_cpu_resp_bits_data             (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask             (_dcache_io_cpu_resp_bits_mask),
    .io_cpu_resp_bits_replay           (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data         (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw         (_dcache_io_cpu_resp_bits_data_raw),
    .io_cpu_resp_bits_store_data       (_dcache_io_cpu_resp_bits_store_data),
    .io_cpu_replay_next                (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld              (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st              (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld              (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st              (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_ae_ld              (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st              (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_ordered                    (_dcache_io_cpu_ordered),
    .io_cpu_perf_release               (_dcache_io_cpu_perf_release),
    .io_ptw_req_ready                  (_ptw_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_req_valid                  (_dcache_io_ptw_req_valid),
    .io_ptw_req_bits_valid             (_dcache_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr         (_dcache_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa     (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                 (_ptw_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_ptw           (_ptw_io_requestor_0_resp_bits_ae_ptw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_final         (_ptw_io_requestor_0_resp_bits_ae_final),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pf               (_ptw_io_requestor_0_resp_bits_pf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_gf               (_ptw_io_requestor_0_resp_bits_gf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hr               (_ptw_io_requestor_0_resp_bits_hr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hw               (_ptw_io_requestor_0_resp_bits_hw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hx               (_ptw_io_requestor_0_resp_bits_hx),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_ppn          (_ptw_io_requestor_0_resp_bits_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_d            (_ptw_io_requestor_0_resp_bits_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_a            (_ptw_io_requestor_0_resp_bits_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_g            (_ptw_io_requestor_0_resp_bits_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_u            (_ptw_io_requestor_0_resp_bits_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_x            (_ptw_io_requestor_0_resp_bits_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_w            (_ptw_io_requestor_0_resp_bits_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_r            (_ptw_io_requestor_0_resp_bits_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_v            (_ptw_io_requestor_0_resp_bits_pte_v),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_level            (_ptw_io_requestor_0_resp_bits_level),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_homogeneous      (_ptw_io_requestor_0_resp_bits_homogeneous),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_ptbr_mode                  (_ptw_io_requestor_0_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_debug               (_ptw_io_requestor_0_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_mxr                 (_ptw_io_requestor_0_status_mxr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_sum                 (_ptw_io_requestor_0_status_sum),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_l                (_ptw_io_requestor_0_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_a                (_ptw_io_requestor_0_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_x                (_ptw_io_requestor_0_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_w                (_ptw_io_requestor_0_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_r                (_ptw_io_requestor_0_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_addr                 (_ptw_io_requestor_0_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_mask                 (_ptw_io_requestor_0_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_l                (_ptw_io_requestor_0_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_a                (_ptw_io_requestor_0_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_x                (_ptw_io_requestor_0_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_w                (_ptw_io_requestor_0_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_r                (_ptw_io_requestor_0_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_addr                 (_ptw_io_requestor_0_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_mask                 (_ptw_io_requestor_0_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_l                (_ptw_io_requestor_0_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_a                (_ptw_io_requestor_0_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_x                (_ptw_io_requestor_0_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_w                (_ptw_io_requestor_0_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_r                (_ptw_io_requestor_0_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_addr                 (_ptw_io_requestor_0_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_mask                 (_ptw_io_requestor_0_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_l                (_ptw_io_requestor_0_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_a                (_ptw_io_requestor_0_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_x                (_ptw_io_requestor_0_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_w                (_ptw_io_requestor_0_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_r                (_ptw_io_requestor_0_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_addr                 (_ptw_io_requestor_0_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_mask                 (_ptw_io_requestor_0_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_l                (_ptw_io_requestor_0_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_a                (_ptw_io_requestor_0_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_x                (_ptw_io_requestor_0_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_w                (_ptw_io_requestor_0_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_r                (_ptw_io_requestor_0_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_addr                 (_ptw_io_requestor_0_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_mask                 (_ptw_io_requestor_0_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_l                (_ptw_io_requestor_0_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_a                (_ptw_io_requestor_0_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_x                (_ptw_io_requestor_0_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_w                (_ptw_io_requestor_0_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_r                (_ptw_io_requestor_0_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_addr                 (_ptw_io_requestor_0_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_mask                 (_ptw_io_requestor_0_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_l                (_ptw_io_requestor_0_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_a                (_ptw_io_requestor_0_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_x                (_ptw_io_requestor_0_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_w                (_ptw_io_requestor_0_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_r                (_ptw_io_requestor_0_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_addr                 (_ptw_io_requestor_0_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_mask                 (_ptw_io_requestor_0_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_l                (_ptw_io_requestor_0_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_a                (_ptw_io_requestor_0_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_x                (_ptw_io_requestor_0_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_w                (_ptw_io_requestor_0_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_r                (_ptw_io_requestor_0_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_addr                 (_ptw_io_requestor_0_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_mask                 (_ptw_io_requestor_0_pmp_7_mask)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  );
  fifox zzguard_q_rocc (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:47:22]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (/* unused */),
    .io_in_valid  (zzguard_ & zzguard__0),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:90:19, :91:{17,26}, :125:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_in_bits   ({zzguard_io_cmd_bits_rs1[39:0], zzguard_io_cmd_bits_rs2[7:0], zzguard_io_cmd_bits_inst_funct}),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:45:{33,53}, :46:21]
    .io_out_ready (zzguard_io_asan_io_ready),
    .io_out_valid (zzguard_io_asan_io_valid),
    .io_out_bits  (zzguard_io_asan_io_bits),
    .io_count     (/* unused */)
  );
  look_2table_ram zzguard_table (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:80:21]
    .clock       (clock),
    .io_opcode   (zzguard_din_ins[6:0]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:66:25, :84:31]
    .io_sel      (_zzguard_table_io_sel),
    .io_bitmap   (_zzguard_table_io_bitmap),
    .io_ren1     (zzguard_valid),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:64:27]
    .io_ren2     (zzguard_valid_r),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24]
    .io_wen1     (zzguard_ & ~_GEN & zzguard__3),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:90:19, :91:26, :93:21, :96:29, :99:21, :102:29, :105:21, :108:{21,29}, :126:19, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_addr1    (zzguard_io_cmd_bits_rs1[6:0]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:85:21]
    .io_data_in1 (zzguard_io_cmd_bits_rs2[3:0]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:87:21]
    .io_wen2     (zzguard_ & ~(_GEN | zzguard__3) & zzguard_io_cmd_bits_inst_funct == 7'h2),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:90:19, :91:26, :93:21, :94:21, :96:29, :99:21, :100:21, :102:29, :105:21, :106:21, :108:{21,29}, :111:21, :113:{21,29}, :127:19, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_addr2    (zzguard_io_cmd_bits_rs1[1:0]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:86:21]
    .io_data_in2 (zzguard_io_cmd_bits_rs2[3:0])	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:87:21]
  );
  instruction_cat1 zzguard_cat (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19]
    .io_ins      (zzguard_ins_r),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:73:24]
    .io_wdata    (zzguard_wdata_r),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:74:24]
    .io_mdata    (zzguard_mdata_r),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:75:24]
    .io_npc      (zzguard_npc_r),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:77:22]
    .io_req_addr (zzguard_req_addr_r),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:78:26]
    .io_sel      (_zzguard_table_io_sel),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:80:21]
    .io_out      (_zzguard_cat_io_out)
  );
  wire [159:0] zzguard_q_4_in_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  assign zzguard_q_4_in_bits = _zzguard_cat_io_out;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19, :150:18]
  wire [159:0] zzguard_q_5_in_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  assign zzguard_q_5_in_bits = _zzguard_cat_io_out;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19, :150:18]
  wire [159:0] zzguard_q_6_in_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  assign zzguard_q_6_in_bits = _zzguard_cat_io_out;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19, :150:18]
  wire [159:0] zzguard_q_7_in_bits;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
  assign zzguard_q_7_in_bits = _zzguard_cat_io_out;	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19, :150:18]
  fifox_1 zzguard_fifox (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_zzguard_fifox_io_in_ready),
    .io_in_valid  (zzguard_valid_r & _zzguard_table_io_bitmap[0]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24, :80:21, :158:18, :159:{18,30}, :167:21]
    .io_in_bits   (_zzguard_cat_io_out),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19]
    .io_out_ready (zzguard_io_fifo_io_0_ready),
    .io_out_valid (zzguard_io_fifo_io_0_valid),
    .io_out_bits  (zzguard_io_fifo_io_0_bits),
    .io_count     (zzguard_q_0_count)
  );
  fifox_1 zzguard_fifox_1 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_zzguard_fifox_1_io_in_ready),
    .io_in_valid  (_GEN_2 & _zzguard_rr_counter_io_num == 3'h1),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:196:25, :245:16, :246:28, :249:{32,40}, :259:21, :266:19]
    .io_in_bits   (_zzguard_cat_io_out),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19]
    .io_out_ready (zzguard_io_fifo_io_1_ready),
    .io_out_valid (zzguard_io_fifo_io_1_valid),
    .io_out_bits  (zzguard_io_fifo_io_1_bits),
    .io_count     (/* unused */)
  );
  fifox_1 zzguard_fifox_2 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_zzguard_fifox_2_io_in_ready),
    .io_in_valid  (_GEN_1 & _zzguard_rr_asan_io_num == 3'h2),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:195:23, :205:16, :206:28, :207:64, :210:{31,39}, :220:23, :227:21, :234:19]
    .io_in_bits   (_zzguard_cat_io_out),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19]
    .io_out_ready (zzguard_io_fifo_io_2_ready),
    .io_out_valid (zzguard_io_fifo_io_2_valid),
    .io_out_bits  (zzguard_io_fifo_io_2_bits),
    .io_count     (zzguard_q_2_count)
  );
  fifox_1 zzguard_fifox_3 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_zzguard_fifox_3_io_in_ready),
    .io_in_valid  (zzguard_valid_r & _zzguard_table_io_bitmap[3]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24, :80:21, :158:18, :159:{18,30}, :167:21]
    .io_in_bits   (_zzguard_cat_io_out),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:136:19]
    .io_out_ready (zzguard_io_fifo_io_3_ready),
    .io_out_valid (zzguard_io_fifo_io_3_valid),
    .io_out_bits  (zzguard_io_fifo_io_3_bits),
    .io_count     (zzguard_q_3_count)
  );
  fifox_1 zzguard_fifox_4 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (zzguard_q_4_in_ready),
    .io_in_valid  (zzguard_q_4_in_valid),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_in_bits   (zzguard_q_4_in_bits),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_ready (zzguard_q_4_out_ready),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_valid (zzguard_q_4_out_valid),
    .io_out_bits  (zzguard_q_4_out_bits),
    .io_count     (zzguard_q_4_count)
  );
  fifox_1 zzguard_fifox_5 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (zzguard_q_5_in_ready),
    .io_in_valid  (zzguard_q_5_in_valid),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_in_bits   (zzguard_q_5_in_bits),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_ready (zzguard_q_5_out_ready),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_valid (zzguard_q_5_out_valid),
    .io_out_bits  (zzguard_q_5_out_bits),
    .io_count     (zzguard_q_5_count)
  );
  fifox_1 zzguard_fifox_6 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (zzguard_q_6_in_ready),
    .io_in_valid  (zzguard_q_6_in_valid),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_in_bits   (zzguard_q_6_in_bits),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_ready (zzguard_q_6_out_ready),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_valid (zzguard_q_6_out_valid),
    .io_out_bits  (zzguard_q_6_out_bits),
    .io_count     (zzguard_q_6_count)
  );
  fifox_1 zzguard_fifox_7 (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:37]
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (zzguard_q_7_in_ready),
    .io_in_valid  (zzguard_q_7_in_valid),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_in_bits   (zzguard_q_7_in_bits),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_ready (zzguard_q_7_out_ready),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:150:18]
    .io_out_valid (zzguard_q_7_out_valid),
    .io_out_bits  (zzguard_q_7_out_bits),
    .io_count     (zzguard_q_7_count)
  );
  fsm_rr zzguard_rr_asan (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:195:23]
    .clock  (clock),
    .reset  (reset),
    .io_en  (_GEN_0 & zzguard__4),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:205:16, :206:28, :207:{37,64}, :226:21, :233:19]
    .io_num (_zzguard_rr_asan_io_num)
  );
  fsm_rr_1 zzguard_rr_counter (	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:196:25]
    .clock  (clock),
    .reset  (reset),
    .io_en  (zzguard_valid_r & _zzguard_table_io_bitmap[1]),	// @[generators/rocket-chip/src/main/scala/zzguard_rr/zzguard_ram_new.scala:76:24, :80:21, :245:16, :246:{16,28}, :265:22]
    .io_num (_zzguard_rr_counter_io_num)
  );
  Frontend frontend (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_icache_master_out_a_ready            (_tlMasterXbar_auto_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_a_valid            (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address     (_frontend_auto_icache_master_out_a_bits_address),
    .auto_icache_master_out_d_valid            (_tlMasterXbar_auto_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_opcode      (_tlMasterXbar_auto_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_size        (_tlMasterXbar_auto_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_data        (_tlMasterXbar_auto_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .auto_icache_master_out_d_bits_corrupt     (_tlMasterXbar_auto_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:56:42]
    .io_cpu_req_valid                          (_core_io_imem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_req_bits_pc                        (_core_io_imem_req_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_req_bits_speculative               (_core_io_imem_req_bits_speculative),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_valid                       (_core_io_imem_sfence_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_bits_rs1                    (_core_io_imem_sfence_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_bits_rs2                    (_core_io_imem_sfence_bits_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_sfence_bits_addr                   (_core_io_imem_sfence_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_resp_ready                         (_core_io_imem_resp_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_resp_valid                         (_frontend_io_cpu_resp_valid),
    .io_cpu_resp_bits_btb_taken                (_frontend_io_cpu_resp_bits_btb_taken),
    .io_cpu_resp_bits_btb_bridx                (_frontend_io_cpu_resp_bits_btb_bridx),
    .io_cpu_resp_bits_btb_entry                (_frontend_io_cpu_resp_bits_btb_entry),
    .io_cpu_resp_bits_btb_bht_history          (_frontend_io_cpu_resp_bits_btb_bht_history),
    .io_cpu_resp_bits_pc                       (_frontend_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data                     (_frontend_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_xcpt_pf_inst             (_frontend_io_cpu_resp_bits_xcpt_pf_inst),
    .io_cpu_resp_bits_xcpt_gf_inst             (_frontend_io_cpu_resp_bits_xcpt_gf_inst),
    .io_cpu_resp_bits_xcpt_ae_inst             (_frontend_io_cpu_resp_bits_xcpt_ae_inst),
    .io_cpu_resp_bits_replay                   (_frontend_io_cpu_resp_bits_replay),
    .io_cpu_btb_update_valid                   (_core_io_imem_btb_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_prediction_entry   (_core_io_imem_btb_update_bits_prediction_entry),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_pc                 (_core_io_imem_btb_update_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_isValid            (_core_io_imem_btb_update_bits_isValid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_br_pc              (_core_io_imem_btb_update_bits_br_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_btb_update_bits_cfiType            (_core_io_imem_btb_update_bits_cfiType),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_valid                   (_core_io_imem_bht_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_prediction_history (_core_io_imem_bht_update_bits_prediction_history),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_pc                 (_core_io_imem_bht_update_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_branch             (_core_io_imem_bht_update_bits_branch),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_taken              (_core_io_imem_bht_update_bits_taken),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_bht_update_bits_mispredict         (_core_io_imem_bht_update_bits_mispredict),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_flush_icache                       (_core_io_imem_flush_icache),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_cpu_progress                           (_core_io_imem_progress),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_ptw_req_ready                          (_ptw_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_req_valid                          (_frontend_io_ptw_req_valid),
    .io_ptw_req_bits_valid                     (_frontend_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                 (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa             (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid                         (_ptw_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_ptw                   (_ptw_io_requestor_1_resp_bits_ae_ptw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_ae_final                 (_ptw_io_requestor_1_resp_bits_ae_final),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pf                       (_ptw_io_requestor_1_resp_bits_pf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_gf                       (_ptw_io_requestor_1_resp_bits_gf),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hr                       (_ptw_io_requestor_1_resp_bits_hr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hw                       (_ptw_io_requestor_1_resp_bits_hw),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_hx                       (_ptw_io_requestor_1_resp_bits_hx),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_ppn                  (_ptw_io_requestor_1_resp_bits_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_d                    (_ptw_io_requestor_1_resp_bits_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_a                    (_ptw_io_requestor_1_resp_bits_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_g                    (_ptw_io_requestor_1_resp_bits_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_u                    (_ptw_io_requestor_1_resp_bits_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_x                    (_ptw_io_requestor_1_resp_bits_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_w                    (_ptw_io_requestor_1_resp_bits_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_r                    (_ptw_io_requestor_1_resp_bits_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_pte_v                    (_ptw_io_requestor_1_resp_bits_pte_v),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_level                    (_ptw_io_requestor_1_resp_bits_level),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_resp_bits_homogeneous              (_ptw_io_requestor_1_resp_bits_homogeneous),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_ptbr_mode                          (_ptw_io_requestor_1_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_debug                       (_ptw_io_requestor_1_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_status_prv                         (_ptw_io_requestor_1_status_prv),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_l                        (_ptw_io_requestor_1_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_a                        (_ptw_io_requestor_1_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_x                        (_ptw_io_requestor_1_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_w                        (_ptw_io_requestor_1_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_cfg_r                        (_ptw_io_requestor_1_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_addr                         (_ptw_io_requestor_1_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_0_mask                         (_ptw_io_requestor_1_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_l                        (_ptw_io_requestor_1_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_a                        (_ptw_io_requestor_1_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_x                        (_ptw_io_requestor_1_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_w                        (_ptw_io_requestor_1_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_cfg_r                        (_ptw_io_requestor_1_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_addr                         (_ptw_io_requestor_1_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_1_mask                         (_ptw_io_requestor_1_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_l                        (_ptw_io_requestor_1_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_a                        (_ptw_io_requestor_1_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_x                        (_ptw_io_requestor_1_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_w                        (_ptw_io_requestor_1_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_cfg_r                        (_ptw_io_requestor_1_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_addr                         (_ptw_io_requestor_1_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_2_mask                         (_ptw_io_requestor_1_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_l                        (_ptw_io_requestor_1_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_a                        (_ptw_io_requestor_1_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_x                        (_ptw_io_requestor_1_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_w                        (_ptw_io_requestor_1_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_cfg_r                        (_ptw_io_requestor_1_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_addr                         (_ptw_io_requestor_1_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_3_mask                         (_ptw_io_requestor_1_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_l                        (_ptw_io_requestor_1_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_a                        (_ptw_io_requestor_1_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_x                        (_ptw_io_requestor_1_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_w                        (_ptw_io_requestor_1_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_cfg_r                        (_ptw_io_requestor_1_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_addr                         (_ptw_io_requestor_1_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_4_mask                         (_ptw_io_requestor_1_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_l                        (_ptw_io_requestor_1_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_a                        (_ptw_io_requestor_1_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_x                        (_ptw_io_requestor_1_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_w                        (_ptw_io_requestor_1_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_cfg_r                        (_ptw_io_requestor_1_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_addr                         (_ptw_io_requestor_1_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_5_mask                         (_ptw_io_requestor_1_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_l                        (_ptw_io_requestor_1_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_a                        (_ptw_io_requestor_1_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_x                        (_ptw_io_requestor_1_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_w                        (_ptw_io_requestor_1_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_cfg_r                        (_ptw_io_requestor_1_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_addr                         (_ptw_io_requestor_1_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_6_mask                         (_ptw_io_requestor_1_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_l                        (_ptw_io_requestor_1_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_a                        (_ptw_io_requestor_1_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_x                        (_ptw_io_requestor_1_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_w                        (_ptw_io_requestor_1_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_cfg_r                        (_ptw_io_requestor_1_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_addr                         (_ptw_io_requestor_1_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_pmp_7_mask                         (_ptw_io_requestor_1_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_ptw_customCSRs_csrs_0_value            (_ptw_io_requestor_1_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
  );
  FPU fpuOpt (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .clock               (clock),
    .reset               (reset),
    .io_inst             (_core_io_fpu_inst),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fromint_data     (_core_io_fpu_fromint_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fcsr_rm          (_core_io_fpu_fcsr_rm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fcsr_flags_valid (_fpuOpt_io_fcsr_flags_valid),
    .io_fcsr_flags_bits  (_fpuOpt_io_fcsr_flags_bits),
    .io_store_data       (_fpuOpt_io_store_data),
    .io_toint_data       (_fpuOpt_io_toint_data),
    .io_dmem_resp_val    (_core_io_fpu_dmem_resp_val),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_resp_type   (_core_io_fpu_dmem_resp_type),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_resp_tag    (_core_io_fpu_dmem_resp_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dmem_resp_data   (_core_io_fpu_dmem_resp_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_valid            (_core_io_fpu_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_fcsr_rdy         (_fpuOpt_io_fcsr_rdy),
    .io_nack_mem         (_fpuOpt_io_nack_mem),
    .io_illegal_rm       (_fpuOpt_io_illegal_rm),
    .io_killx            (_core_io_fpu_killx),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_killm            (_core_io_fpu_killm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dec_wen          (_fpuOpt_io_dec_wen),
    .io_dec_ren1         (_fpuOpt_io_dec_ren1),
    .io_dec_ren2         (_fpuOpt_io_dec_ren2),
    .io_dec_ren3         (_fpuOpt_io_dec_ren3),
    .io_sboard_set       (_fpuOpt_io_sboard_set),
    .io_sboard_clr       (_fpuOpt_io_sboard_clr),
    .io_sboard_clra      (_fpuOpt_io_sboard_clra)
  );
  HellaCacheArbiter dcacheArb (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .clock                                     (clock),
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid                  (_ptw_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_requestor_0_req_bits_addr              (_ptw_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_requestor_0_s1_kill                    (_ptw_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_1_req_ready                  (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid                  (_dcIF_io_cache_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_addr              (_dcIF_io_cache_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_tag               (_dcIF_io_cache_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_cmd               (_dcIF_io_cache_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_size              (_dcIF_io_cache_req_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_signed            (_dcIF_io_cache_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_dprv              (_dcIF_io_cache_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_req_bits_phys              (_dcIF_io_cache_req_bits_phys),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_s1_data_data               (_dcIF_io_cache_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_s1_data_mask               (_dcIF_io_cache_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .io_requestor_1_s2_nack                    (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_resp_valid                 (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_addr             (_dcacheArb_io_requestor_1_resp_bits_addr),
    .io_requestor_1_resp_bits_tag              (_dcacheArb_io_requestor_1_resp_bits_tag),
    .io_requestor_1_resp_bits_cmd              (_dcacheArb_io_requestor_1_resp_bits_cmd),
    .io_requestor_1_resp_bits_size             (_dcacheArb_io_requestor_1_resp_bits_size),
    .io_requestor_1_resp_bits_signed           (_dcacheArb_io_requestor_1_resp_bits_signed),
    .io_requestor_1_resp_bits_dprv             (_dcacheArb_io_requestor_1_resp_bits_dprv),
    .io_requestor_1_resp_bits_dv               (_dcacheArb_io_requestor_1_resp_bits_dv),
    .io_requestor_1_resp_bits_data             (_dcacheArb_io_requestor_1_resp_bits_data),
    .io_requestor_1_resp_bits_mask             (_dcacheArb_io_requestor_1_resp_bits_mask),
    .io_requestor_1_resp_bits_replay           (_dcacheArb_io_requestor_1_resp_bits_replay),
    .io_requestor_1_resp_bits_has_data         (_dcacheArb_io_requestor_1_resp_bits_has_data),
    .io_requestor_1_resp_bits_data_word_bypass (_dcacheArb_io_requestor_1_resp_bits_data_word_bypass),
    .io_requestor_1_resp_bits_data_raw         (_dcacheArb_io_requestor_1_resp_bits_data_raw),
    .io_requestor_1_resp_bits_store_data       (_dcacheArb_io_requestor_1_resp_bits_store_data),
    .io_requestor_1_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),
    .io_requestor_1_s2_xcpt_ma_st              (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),
    .io_requestor_1_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),
    .io_requestor_1_s2_xcpt_pf_st              (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),
    .io_requestor_1_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),
    .io_requestor_1_s2_xcpt_ae_st              (_dcacheArb_io_requestor_1_s2_xcpt_ae_st),
    .io_requestor_2_req_ready                  (_dcacheArb_io_requestor_2_req_ready),
    .io_requestor_2_req_valid                  (_core_io_dmem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_req_bits_addr              (_core_io_dmem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_req_bits_tag               (_core_io_dmem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_req_bits_size              (_core_io_dmem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_req_bits_signed            (_core_io_dmem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_req_bits_dprv              (_core_io_dmem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_s1_kill                    (_core_io_dmem_s1_kill),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_s1_data_data               (_core_io_dmem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_requestor_2_s2_nack                    (_dcacheArb_io_requestor_2_s2_nack),
    .io_requestor_2_resp_valid                 (_dcacheArb_io_requestor_2_resp_valid),
    .io_requestor_2_resp_bits_tag              (_dcacheArb_io_requestor_2_resp_bits_tag),
    .io_requestor_2_resp_bits_size             (_dcacheArb_io_requestor_2_resp_bits_size),
    .io_requestor_2_resp_bits_data             (_dcacheArb_io_requestor_2_resp_bits_data),
    .io_requestor_2_resp_bits_replay           (_dcacheArb_io_requestor_2_resp_bits_replay),
    .io_requestor_2_resp_bits_has_data         (_dcacheArb_io_requestor_2_resp_bits_has_data),
    .io_requestor_2_resp_bits_data_word_bypass (_dcacheArb_io_requestor_2_resp_bits_data_word_bypass),
    .io_requestor_2_replay_next                (_dcacheArb_io_requestor_2_replay_next),
    .io_requestor_2_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_2_s2_xcpt_ma_ld),
    .io_requestor_2_s2_xcpt_ma_st              (_dcacheArb_io_requestor_2_s2_xcpt_ma_st),
    .io_requestor_2_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_2_s2_xcpt_pf_ld),
    .io_requestor_2_s2_xcpt_pf_st              (_dcacheArb_io_requestor_2_s2_xcpt_pf_st),
    .io_requestor_2_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_2_s2_xcpt_ae_ld),
    .io_requestor_2_s2_xcpt_ae_st              (_dcacheArb_io_requestor_2_s2_xcpt_ae_st),
    .io_requestor_2_ordered                    (_dcacheArb_io_requestor_2_ordered),
    .io_requestor_2_perf_release               (_dcacheArb_io_requestor_2_perf_release),
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),
    .io_mem_req_bits_phys                      (_dcacheArb_io_mem_req_bits_phys),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s1_data_mask                       (_dcacheArb_io_mem_s1_data_mask),
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_addr                     (_dcache_io_cpu_resp_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_cmd                      (_dcache_io_cpu_resp_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_size                     (_dcache_io_cpu_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_signed                   (_dcache_io_cpu_resp_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_dprv                     (_dcache_io_cpu_resp_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_dv                       (_dcache_io_cpu_resp_bits_dv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_mask                     (_dcache_io_cpu_resp_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_data_word_bypass         (_dcache_io_cpu_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_data_raw                 (_dcache_io_cpu_resp_bits_data_raw),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_resp_bits_store_data               (_dcache_io_cpu_resp_bits_store_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_mem_perf_release                       (_dcache_io_cpu_perf_release)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
  );
  PTW ptw (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:805:19]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_requestor_0_req_ready               (_ptw_io_requestor_0_req_ready),
    .io_requestor_0_req_valid               (_dcache_io_ptw_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_req_bits_valid          (_dcache_io_ptw_req_bits_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_req_bits_bits_addr      (_dcache_io_ptw_req_bits_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_req_bits_bits_need_gpa  (_dcache_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:269:43]
    .io_requestor_0_resp_valid              (_ptw_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_ae_ptw        (_ptw_io_requestor_0_resp_bits_ae_ptw),
    .io_requestor_0_resp_bits_ae_final      (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pf            (_ptw_io_requestor_0_resp_bits_pf),
    .io_requestor_0_resp_bits_gf            (_ptw_io_requestor_0_resp_bits_gf),
    .io_requestor_0_resp_bits_hr            (_ptw_io_requestor_0_resp_bits_hr),
    .io_requestor_0_resp_bits_hw            (_ptw_io_requestor_0_resp_bits_hw),
    .io_requestor_0_resp_bits_hx            (_ptw_io_requestor_0_resp_bits_hx),
    .io_requestor_0_resp_bits_pte_ppn       (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_d         (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a         (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g         (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u         (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x         (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w         (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r         (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v         (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_level         (_ptw_io_requestor_0_resp_bits_level),
    .io_requestor_0_resp_bits_homogeneous   (_ptw_io_requestor_0_resp_bits_homogeneous),
    .io_requestor_0_ptbr_mode               (_ptw_io_requestor_0_ptbr_mode),
    .io_requestor_0_status_debug            (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_status_mxr              (_ptw_io_requestor_0_status_mxr),
    .io_requestor_0_status_sum              (_ptw_io_requestor_0_status_sum),
    .io_requestor_0_pmp_0_cfg_l             (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_a             (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x             (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w             (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r             (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr              (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask              (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l             (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_a             (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x             (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w             (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r             (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr              (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask              (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l             (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_a             (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x             (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w             (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r             (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr              (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask              (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l             (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_a             (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x             (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w             (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r             (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr              (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask              (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l             (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_a             (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x             (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w             (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r             (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr              (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask              (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l             (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_a             (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x             (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w             (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r             (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr              (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask              (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l             (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_a             (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x             (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w             (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r             (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr              (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask              (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l             (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_a             (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x             (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w             (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r             (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr              (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask              (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_1_req_ready               (_ptw_io_requestor_1_req_ready),
    .io_requestor_1_req_valid               (_frontend_io_ptw_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_req_bits_valid          (_frontend_io_ptw_req_bits_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_req_bits_bits_addr      (_frontend_io_ptw_req_bits_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_req_bits_bits_need_gpa  (_frontend_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_requestor_1_resp_valid              (_ptw_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_ae_ptw        (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final      (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf            (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf            (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr            (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw            (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx            (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn       (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d         (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a         (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g         (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u         (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x         (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w         (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r         (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v         (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_level         (_ptw_io_requestor_1_resp_bits_level),
    .io_requestor_1_resp_bits_homogeneous   (_ptw_io_requestor_1_resp_bits_homogeneous),
    .io_requestor_1_ptbr_mode               (_ptw_io_requestor_1_ptbr_mode),
    .io_requestor_1_status_debug            (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_status_prv              (_ptw_io_requestor_1_status_prv),
    .io_requestor_1_pmp_0_cfg_l             (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_a             (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x             (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w             (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r             (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr              (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask              (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l             (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_a             (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x             (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w             (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r             (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr              (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask              (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l             (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_a             (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x             (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w             (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r             (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr              (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask              (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l             (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_a             (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x             (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w             (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r             (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr              (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask              (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l             (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_a             (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x             (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w             (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r             (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr              (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask              (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l             (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_a             (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x             (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w             (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r             (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr              (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask              (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l             (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_a             (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x             (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w             (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r             (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr              (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask              (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l             (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_a             (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x             (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w             (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r             (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr              (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask              (_ptw_io_requestor_1_pmp_7_mask),
    .io_requestor_1_customCSRs_csrs_0_value (_ptw_io_requestor_1_customCSRs_csrs_0_value),
    .io_mem_req_ready                       (_dcacheArb_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_req_valid                       (_ptw_io_mem_req_valid),
    .io_mem_req_bits_addr                   (_ptw_io_mem_req_bits_addr),
    .io_mem_s1_kill                         (_ptw_io_mem_s1_kill),
    .io_mem_s2_nack                         (_dcacheArb_io_requestor_0_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_resp_valid                      (_dcacheArb_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_resp_bits_data                  (_dcacheArb_io_requestor_0_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_mem_s2_xcpt_ae_ld                   (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dpath_ptbr_mode                     (_core_io_ptw_ptbr_mode),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_ptbr_ppn                      (_core_io_ptw_ptbr_ppn),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_sfence_valid                  (_core_io_ptw_sfence_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_sfence_bits_rs1               (_core_io_ptw_sfence_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_debug                  (_core_io_ptw_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_prv                    (_core_io_ptw_status_prv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_mxr                    (_core_io_ptw_status_mxr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_status_sum                    (_core_io_ptw_status_sum),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_l                   (_core_io_ptw_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_a                   (_core_io_ptw_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_x                   (_core_io_ptw_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_w                   (_core_io_ptw_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_cfg_r                   (_core_io_ptw_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_addr                    (_core_io_ptw_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_0_mask                    (_core_io_ptw_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_l                   (_core_io_ptw_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_a                   (_core_io_ptw_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_x                   (_core_io_ptw_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_w                   (_core_io_ptw_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_cfg_r                   (_core_io_ptw_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_addr                    (_core_io_ptw_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_1_mask                    (_core_io_ptw_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_l                   (_core_io_ptw_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_a                   (_core_io_ptw_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_x                   (_core_io_ptw_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_w                   (_core_io_ptw_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_cfg_r                   (_core_io_ptw_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_addr                    (_core_io_ptw_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_2_mask                    (_core_io_ptw_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_l                   (_core_io_ptw_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_a                   (_core_io_ptw_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_x                   (_core_io_ptw_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_w                   (_core_io_ptw_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_cfg_r                   (_core_io_ptw_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_addr                    (_core_io_ptw_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_3_mask                    (_core_io_ptw_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_l                   (_core_io_ptw_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_a                   (_core_io_ptw_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_x                   (_core_io_ptw_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_w                   (_core_io_ptw_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_cfg_r                   (_core_io_ptw_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_addr                    (_core_io_ptw_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_4_mask                    (_core_io_ptw_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_l                   (_core_io_ptw_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_a                   (_core_io_ptw_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_x                   (_core_io_ptw_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_w                   (_core_io_ptw_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_cfg_r                   (_core_io_ptw_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_addr                    (_core_io_ptw_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_5_mask                    (_core_io_ptw_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_l                   (_core_io_ptw_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_a                   (_core_io_ptw_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_x                   (_core_io_ptw_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_w                   (_core_io_ptw_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_cfg_r                   (_core_io_ptw_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_addr                    (_core_io_ptw_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_6_mask                    (_core_io_ptw_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_l                   (_core_io_ptw_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_a                   (_core_io_ptw_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_x                   (_core_io_ptw_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_w                   (_core_io_ptw_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_cfg_r                   (_core_io_ptw_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_addr                    (_core_io_ptw_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_pmp_7_mask                    (_core_io_ptw_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_dpath_customCSRs_csrs_0_value       (_core_io_ptw_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
  );
  RRArbiter respArb (	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
    .io_in_0_ready     (_respArb_io_in_0_ready),
    .io_in_0_valid     (_respArb_io_in_0_q_io_deq_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_in_0_bits_rd   (_respArb_io_in_0_q_io_deq_bits_rd),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_in_0_bits_data (_respArb_io_in_0_q_io_deq_bits_data),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_out_ready      (_core_io_rocc_resp_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_out_valid      (_respArb_io_out_valid),
    .io_out_bits_rd    (_respArb_io_out_bits_rd),
    .io_out_bits_data  (_respArb_io_out_bits_data)
  );
  RoccCommandRouter cmdRouter (	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27]
    .clock                        (clock),
    .reset                        (reset),
    .io_in_ready                  (_cmdRouter_io_in_ready),
    .io_in_valid                  (_core_io_rocc_cmd_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_funct        (_core_io_rocc_cmd_bits_inst_funct),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_rs2          (_core_io_rocc_cmd_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_rs1          (_core_io_rocc_cmd_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_xd           (_core_io_rocc_cmd_bits_inst_xd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_xs1          (_core_io_rocc_cmd_bits_inst_xs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_xs2          (_core_io_rocc_cmd_bits_inst_xs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_rd           (_core_io_rocc_cmd_bits_inst_rd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_inst_opcode       (_core_io_rocc_cmd_bits_inst_opcode),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_rs1               (_core_io_rocc_cmd_bits_rs1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_rs2               (_core_io_rocc_cmd_bits_rs2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_debug      (_core_io_rocc_cmd_bits_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_cease      (_core_io_rocc_cmd_bits_status_cease),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_wfi        (_core_io_rocc_cmd_bits_status_wfi),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_isa        (_core_io_rocc_cmd_bits_status_isa),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_dprv       (_core_io_rocc_cmd_bits_status_dprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_dv         (_core_io_rocc_cmd_bits_status_dv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_prv        (_core_io_rocc_cmd_bits_status_prv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_v          (_core_io_rocc_cmd_bits_status_v),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_mpv        (_core_io_rocc_cmd_bits_status_mpv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_gva        (_core_io_rocc_cmd_bits_status_gva),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_tsr        (_core_io_rocc_cmd_bits_status_tsr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_tw         (_core_io_rocc_cmd_bits_status_tw),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_tvm        (_core_io_rocc_cmd_bits_status_tvm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_mxr        (_core_io_rocc_cmd_bits_status_mxr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_sum        (_core_io_rocc_cmd_bits_status_sum),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_mprv       (_core_io_rocc_cmd_bits_status_mprv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_fs         (_core_io_rocc_cmd_bits_status_fs),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_mpp        (_core_io_rocc_cmd_bits_status_mpp),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_spp        (_core_io_rocc_cmd_bits_status_spp),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_mpie       (_core_io_rocc_cmd_bits_status_mpie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_spie       (_core_io_rocc_cmd_bits_status_spie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_mie        (_core_io_rocc_cmd_bits_status_mie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_in_bits_status_sie        (_core_io_rocc_cmd_bits_status_sie),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .io_out_0_ready               (zzguard_io_cmd_ready),
    .io_out_0_valid               (zzguard_io_cmd_valid),
    .io_out_0_bits_inst_funct     (zzguard_io_cmd_bits_inst_funct),
    .io_out_0_bits_inst_rs2       (zzguard_io_cmd_bits_inst_rs2),
    .io_out_0_bits_inst_rs1       (zzguard_io_cmd_bits_inst_rs1),
    .io_out_0_bits_inst_xd        (zzguard_io_cmd_bits_inst_xd),
    .io_out_0_bits_inst_xs1       (zzguard_io_cmd_bits_inst_xs1),
    .io_out_0_bits_inst_xs2       (zzguard_io_cmd_bits_inst_xs2),
    .io_out_0_bits_inst_rd        (zzguard_io_cmd_bits_inst_rd),
    .io_out_0_bits_inst_opcode    (zzguard_io_cmd_bits_inst_opcode),
    .io_out_0_bits_rs1            (zzguard_io_cmd_bits_rs1),
    .io_out_0_bits_rs2            (zzguard_io_cmd_bits_rs2),
    .io_out_0_bits_status_debug   (zzguard_io_cmd_bits_status_debug),
    .io_out_0_bits_status_cease   (zzguard_io_cmd_bits_status_cease),
    .io_out_0_bits_status_wfi     (zzguard_io_cmd_bits_status_wfi),
    .io_out_0_bits_status_isa     (zzguard_io_cmd_bits_status_isa),
    .io_out_0_bits_status_dprv    (zzguard_io_cmd_bits_status_dprv),
    .io_out_0_bits_status_dv      (zzguard_io_cmd_bits_status_dv),
    .io_out_0_bits_status_prv     (zzguard_io_cmd_bits_status_prv),
    .io_out_0_bits_status_v       (zzguard_io_cmd_bits_status_v),
    .io_out_0_bits_status_sd      (zzguard_io_cmd_bits_status_sd),
    .io_out_0_bits_status_zero2   (zzguard_io_cmd_bits_status_zero2),
    .io_out_0_bits_status_mpv     (zzguard_io_cmd_bits_status_mpv),
    .io_out_0_bits_status_gva     (zzguard_io_cmd_bits_status_gva),
    .io_out_0_bits_status_mbe     (zzguard_io_cmd_bits_status_mbe),
    .io_out_0_bits_status_sbe     (zzguard_io_cmd_bits_status_sbe),
    .io_out_0_bits_status_sxl     (zzguard_io_cmd_bits_status_sxl),
    .io_out_0_bits_status_uxl     (zzguard_io_cmd_bits_status_uxl),
    .io_out_0_bits_status_sd_rv32 (zzguard_io_cmd_bits_status_sd_rv32),
    .io_out_0_bits_status_zero1   (zzguard_io_cmd_bits_status_zero1),
    .io_out_0_bits_status_tsr     (zzguard_io_cmd_bits_status_tsr),
    .io_out_0_bits_status_tw      (zzguard_io_cmd_bits_status_tw),
    .io_out_0_bits_status_tvm     (zzguard_io_cmd_bits_status_tvm),
    .io_out_0_bits_status_mxr     (zzguard_io_cmd_bits_status_mxr),
    .io_out_0_bits_status_sum     (zzguard_io_cmd_bits_status_sum),
    .io_out_0_bits_status_mprv    (zzguard_io_cmd_bits_status_mprv),
    .io_out_0_bits_status_xs      (zzguard_io_cmd_bits_status_xs),
    .io_out_0_bits_status_fs      (zzguard_io_cmd_bits_status_fs),
    .io_out_0_bits_status_mpp     (zzguard_io_cmd_bits_status_mpp),
    .io_out_0_bits_status_vs      (zzguard_io_cmd_bits_status_vs),
    .io_out_0_bits_status_spp     (zzguard_io_cmd_bits_status_spp),
    .io_out_0_bits_status_mpie    (zzguard_io_cmd_bits_status_mpie),
    .io_out_0_bits_status_ube     (zzguard_io_cmd_bits_status_ube),
    .io_out_0_bits_status_spie    (zzguard_io_cmd_bits_status_spie),
    .io_out_0_bits_status_upie    (zzguard_io_cmd_bits_status_upie),
    .io_out_0_bits_status_mie     (zzguard_io_cmd_bits_status_mie),
    .io_out_0_bits_status_hie     (zzguard_io_cmd_bits_status_hie),
    .io_out_0_bits_status_sie     (zzguard_io_cmd_bits_status_sie),
    .io_out_0_bits_status_uie     (zzguard_io_cmd_bits_status_uie),
    .io_busy                      (_cmdRouter_io_busy)
  );
  SimpleHellaCacheIF dcIF (	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:125:24]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_requestor_req_ready                  (zzguard_io_mem_req_ready),
    .io_requestor_req_valid                  (zzguard_io_mem_req_valid),
    .io_requestor_req_bits_addr              (zzguard_io_mem_req_bits_addr),
    .io_requestor_req_bits_tag               (zzguard_io_mem_req_bits_tag),
    .io_requestor_req_bits_cmd               (zzguard_io_mem_req_bits_cmd),
    .io_requestor_req_bits_size              (zzguard_io_mem_req_bits_size),
    .io_requestor_req_bits_signed            (zzguard_io_mem_req_bits_signed),
    .io_requestor_req_bits_dprv              (zzguard_io_mem_req_bits_dprv),
    .io_requestor_req_bits_phys              (zzguard_io_mem_req_bits_phys),
    .io_requestor_req_bits_data              (zzguard_io_mem_req_bits_data),
    .io_requestor_req_bits_mask              (zzguard_io_mem_req_bits_mask),
    .io_requestor_resp_valid                 (zzguard_io_mem_resp_valid),
    .io_requestor_resp_bits_addr             (zzguard_io_mem_resp_bits_addr),
    .io_requestor_resp_bits_tag              (zzguard_io_mem_resp_bits_tag),
    .io_requestor_resp_bits_cmd              (zzguard_io_mem_resp_bits_cmd),
    .io_requestor_resp_bits_size             (zzguard_io_mem_resp_bits_size),
    .io_requestor_resp_bits_signed           (zzguard_io_mem_resp_bits_signed),
    .io_requestor_resp_bits_dprv             (zzguard_io_mem_resp_bits_dprv),
    .io_requestor_resp_bits_dv               (zzguard_io_mem_resp_bits_dv),
    .io_requestor_resp_bits_data             (zzguard_io_mem_resp_bits_data),
    .io_requestor_resp_bits_mask             (zzguard_io_mem_resp_bits_mask),
    .io_requestor_resp_bits_replay           (zzguard_io_mem_resp_bits_replay),
    .io_requestor_resp_bits_has_data         (zzguard_io_mem_resp_bits_has_data),
    .io_requestor_resp_bits_data_word_bypass (zzguard_io_mem_resp_bits_data_word_bypass),
    .io_requestor_resp_bits_data_raw         (zzguard_io_mem_resp_bits_data_raw),
    .io_requestor_resp_bits_store_data       (zzguard_io_mem_resp_bits_store_data),
    .io_cache_req_ready                      (_dcacheArb_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_req_valid                      (_dcIF_io_cache_req_valid),
    .io_cache_req_bits_addr                  (_dcIF_io_cache_req_bits_addr),
    .io_cache_req_bits_tag                   (_dcIF_io_cache_req_bits_tag),
    .io_cache_req_bits_cmd                   (_dcIF_io_cache_req_bits_cmd),
    .io_cache_req_bits_size                  (_dcIF_io_cache_req_bits_size),
    .io_cache_req_bits_signed                (_dcIF_io_cache_req_bits_signed),
    .io_cache_req_bits_dprv                  (_dcIF_io_cache_req_bits_dprv),
    .io_cache_req_bits_phys                  (_dcIF_io_cache_req_bits_phys),
    .io_cache_s1_data_data                   (_dcIF_io_cache_s1_data_data),
    .io_cache_s1_data_mask                   (_dcIF_io_cache_s1_data_mask),
    .io_cache_s2_nack                        (_dcacheArb_io_requestor_1_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_valid                     (_dcacheArb_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_addr                 (_dcacheArb_io_requestor_1_resp_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_tag                  (_dcacheArb_io_requestor_1_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_cmd                  (_dcacheArb_io_requestor_1_resp_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_size                 (_dcacheArb_io_requestor_1_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_signed               (_dcacheArb_io_requestor_1_resp_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_dprv                 (_dcacheArb_io_requestor_1_resp_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_dv                   (_dcacheArb_io_requestor_1_resp_bits_dv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_data                 (_dcacheArb_io_requestor_1_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_mask                 (_dcacheArb_io_requestor_1_resp_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_replay               (_dcacheArb_io_requestor_1_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_has_data             (_dcacheArb_io_requestor_1_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_data_word_bypass     (_dcacheArb_io_requestor_1_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_data_raw             (_dcacheArb_io_requestor_1_resp_bits_data_raw),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_resp_bits_store_data           (_dcacheArb_io_requestor_1_resp_bits_store_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_s2_xcpt_ma_ld                  (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_s2_xcpt_ma_st                  (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_s2_xcpt_pf_ld                  (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_s2_xcpt_pf_st                  (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_s2_xcpt_ae_ld                  (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_cache_s2_xcpt_ae_st                  (_dcacheArb_io_requestor_1_s2_xcpt_ae_st)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
  );
  Queue_97 respArb_io_in_0_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (zzguard_io_resp_ready),
    .io_enq_valid     (zzguard_io_resp_valid),
    .io_enq_bits_rd   (zzguard_io_resp_bits_rd),
    .io_enq_bits_data (zzguard_io_resp_bits_data),
    .io_deq_ready     (_respArb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
    .io_deq_valid     (_respArb_io_in_0_q_io_deq_valid),
    .io_deq_bits_rd   (_respArb_io_in_0_q_io_deq_bits_rd),
    .io_deq_bits_data (_respArb_io_in_0_q_io_deq_bits_data)
  );
  Rocket core (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:20]
    .clock                                      (clock),
    .reset                                      (reset),
    .io_hartid                                  (auto_hartid_in),
    .io_interrupts_debug                        (_intXbar_auto_int_out_0),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_mtip                         (_intXbar_auto_int_out_2),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_msip                         (_intXbar_auto_int_out_1),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_meip                         (_intXbar_auto_int_out_3),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_interrupts_seip                         (_intXbar_auto_int_out_4),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:58:37]
    .io_imem_req_valid                          (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                        (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative               (_core_io_imem_req_bits_speculative),
    .io_imem_sfence_valid                       (_core_io_imem_sfence_valid),
    .io_imem_sfence_bits_rs1                    (_core_io_imem_sfence_bits_rs1),
    .io_imem_sfence_bits_rs2                    (_core_io_imem_sfence_bits_rs2),
    .io_imem_sfence_bits_addr                   (_core_io_imem_sfence_bits_addr),
    .io_imem_resp_ready                         (_core_io_imem_resp_ready),
    .io_imem_resp_valid                         (_frontend_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_taken                (_frontend_io_cpu_resp_bits_btb_taken),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_bridx                (_frontend_io_cpu_resp_bits_btb_bridx),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_entry                (_frontend_io_cpu_resp_bits_btb_entry),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_btb_bht_history          (_frontend_io_cpu_resp_bits_btb_bht_history),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_pc                       (_frontend_io_cpu_resp_bits_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_data                     (_frontend_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_xcpt_pf_inst             (_frontend_io_cpu_resp_bits_xcpt_pf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_xcpt_gf_inst             (_frontend_io_cpu_resp_bits_xcpt_gf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_xcpt_ae_inst             (_frontend_io_cpu_resp_bits_xcpt_ae_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_resp_bits_replay                   (_frontend_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:386:28]
    .io_imem_btb_update_valid                   (_core_io_imem_btb_update_valid),
    .io_imem_btb_update_bits_prediction_entry   (_core_io_imem_btb_update_bits_prediction_entry),
    .io_imem_btb_update_bits_pc                 (_core_io_imem_btb_update_bits_pc),
    .io_imem_btb_update_bits_isValid            (_core_io_imem_btb_update_bits_isValid),
    .io_imem_btb_update_bits_br_pc              (_core_io_imem_btb_update_bits_br_pc),
    .io_imem_btb_update_bits_cfiType            (_core_io_imem_btb_update_bits_cfiType),
    .io_imem_bht_update_valid                   (_core_io_imem_bht_update_valid),
    .io_imem_bht_update_bits_prediction_history (_core_io_imem_bht_update_bits_prediction_history),
    .io_imem_bht_update_bits_pc                 (_core_io_imem_bht_update_bits_pc),
    .io_imem_bht_update_bits_branch             (_core_io_imem_bht_update_bits_branch),
    .io_imem_bht_update_bits_taken              (_core_io_imem_bht_update_bits_taken),
    .io_imem_bht_update_bits_mispredict         (_core_io_imem_bht_update_bits_mispredict),
    .io_imem_flush_icache                       (_core_io_imem_flush_icache),
    .io_imem_progress                           (_core_io_imem_progress),
    .io_dmem_req_ready                          (_dcacheArb_io_requestor_2_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_req_valid                          (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr                      (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag                       (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd                       (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size                      (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed                    (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dprv                      (_core_io_dmem_req_bits_dprv),
    .io_dmem_s1_kill                            (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data                       (_core_io_dmem_s1_data_data),
    .io_dmem_s2_nack                            (_dcacheArb_io_requestor_2_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_valid                         (_dcacheArb_io_requestor_2_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_tag                      (_dcacheArb_io_requestor_2_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_size                     (_dcacheArb_io_requestor_2_resp_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_data                     (_dcacheArb_io_requestor_2_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_replay                   (_dcacheArb_io_requestor_2_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_has_data                 (_dcacheArb_io_requestor_2_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_resp_bits_data_word_bypass         (_dcacheArb_io_requestor_2_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_replay_next                        (_dcacheArb_io_requestor_2_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ma_ld                      (_dcacheArb_io_requestor_2_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ma_st                      (_dcacheArb_io_requestor_2_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_pf_ld                      (_dcacheArb_io_requestor_2_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_pf_st                      (_dcacheArb_io_requestor_2_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ae_ld                      (_dcacheArb_io_requestor_2_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_s2_xcpt_ae_st                      (_dcacheArb_io_requestor_2_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_ordered                            (_dcacheArb_io_requestor_2_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_dmem_perf_release                       (_dcacheArb_io_requestor_2_perf_release),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:286:25]
    .io_ptw_ptbr_mode                           (_core_io_ptw_ptbr_mode),
    .io_ptw_ptbr_ppn                            (_core_io_ptw_ptbr_ppn),
    .io_ptw_sfence_valid                        (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1                     (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_status_debug                        (_core_io_ptw_status_debug),
    .io_ptw_status_prv                          (_core_io_ptw_status_prv),
    .io_ptw_status_mxr                          (_core_io_ptw_status_mxr),
    .io_ptw_status_sum                          (_core_io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l                         (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a                         (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                         (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                         (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                         (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                          (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                          (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                         (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a                         (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                         (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                         (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                         (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                          (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                          (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                         (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a                         (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                         (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                         (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                         (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                          (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                          (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                         (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a                         (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                         (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                         (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                         (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                          (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                          (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                         (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a                         (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                         (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                         (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                         (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                          (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                          (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                         (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a                         (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                         (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                         (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                         (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                          (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                          (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                         (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a                         (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                         (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                         (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                         (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                          (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                          (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                         (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a                         (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                         (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                         (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                         (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                          (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                          (_core_io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_value             (_core_io_ptw_customCSRs_csrs_0_value),
    .io_fpu_inst                                (_core_io_fpu_inst),
    .io_fpu_fromint_data                        (_core_io_fpu_fromint_data),
    .io_fpu_fcsr_rm                             (_core_io_fpu_fcsr_rm),
    .io_fpu_fcsr_flags_valid                    (_fpuOpt_io_fcsr_flags_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_fcsr_flags_bits                     (_fpuOpt_io_fcsr_flags_bits),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_store_data                          (_fpuOpt_io_store_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_toint_data                          (_fpuOpt_io_toint_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dmem_resp_val                       (_core_io_fpu_dmem_resp_val),
    .io_fpu_dmem_resp_type                      (_core_io_fpu_dmem_resp_type),
    .io_fpu_dmem_resp_tag                       (_core_io_fpu_dmem_resp_tag),
    .io_fpu_dmem_resp_data                      (_core_io_fpu_dmem_resp_data),
    .io_fpu_valid                               (_core_io_fpu_valid),
    .io_fpu_fcsr_rdy                            (_fpuOpt_io_fcsr_rdy),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_nack_mem                            (_fpuOpt_io_nack_mem),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_illegal_rm                          (_fpuOpt_io_illegal_rm),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_killx                               (_core_io_fpu_killx),
    .io_fpu_killm                               (_core_io_fpu_killm),
    .io_fpu_dec_wen                             (_fpuOpt_io_dec_wen),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dec_ren1                            (_fpuOpt_io_dec_ren1),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dec_ren2                            (_fpuOpt_io_dec_ren2),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_dec_ren3                            (_fpuOpt_io_dec_ren3),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_sboard_set                          (_fpuOpt_io_sboard_set),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_sboard_clr                          (_fpuOpt_io_sboard_clr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_fpu_sboard_clra                         (_fpuOpt_io_sboard_clra),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:490:62]
    .io_rocc_cmd_ready                          (_cmdRouter_io_in_ready),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27]
    .io_rocc_cmd_valid                          (_core_io_rocc_cmd_valid),
    .io_rocc_cmd_bits_inst_funct                (_core_io_rocc_cmd_bits_inst_funct),
    .io_rocc_cmd_bits_inst_rs2                  (_core_io_rocc_cmd_bits_inst_rs2),
    .io_rocc_cmd_bits_inst_rs1                  (_core_io_rocc_cmd_bits_inst_rs1),
    .io_rocc_cmd_bits_inst_xd                   (_core_io_rocc_cmd_bits_inst_xd),
    .io_rocc_cmd_bits_inst_xs1                  (_core_io_rocc_cmd_bits_inst_xs1),
    .io_rocc_cmd_bits_inst_xs2                  (_core_io_rocc_cmd_bits_inst_xs2),
    .io_rocc_cmd_bits_inst_rd                   (_core_io_rocc_cmd_bits_inst_rd),
    .io_rocc_cmd_bits_inst_opcode               (_core_io_rocc_cmd_bits_inst_opcode),
    .io_rocc_cmd_bits_rs1                       (_core_io_rocc_cmd_bits_rs1),
    .io_rocc_cmd_bits_rs2                       (_core_io_rocc_cmd_bits_rs2),
    .io_rocc_cmd_bits_status_debug              (_core_io_rocc_cmd_bits_status_debug),
    .io_rocc_cmd_bits_status_cease              (_core_io_rocc_cmd_bits_status_cease),
    .io_rocc_cmd_bits_status_wfi                (_core_io_rocc_cmd_bits_status_wfi),
    .io_rocc_cmd_bits_status_isa                (_core_io_rocc_cmd_bits_status_isa),
    .io_rocc_cmd_bits_status_dprv               (_core_io_rocc_cmd_bits_status_dprv),
    .io_rocc_cmd_bits_status_dv                 (_core_io_rocc_cmd_bits_status_dv),
    .io_rocc_cmd_bits_status_prv                (_core_io_rocc_cmd_bits_status_prv),
    .io_rocc_cmd_bits_status_v                  (_core_io_rocc_cmd_bits_status_v),
    .io_rocc_cmd_bits_status_mpv                (_core_io_rocc_cmd_bits_status_mpv),
    .io_rocc_cmd_bits_status_gva                (_core_io_rocc_cmd_bits_status_gva),
    .io_rocc_cmd_bits_status_tsr                (_core_io_rocc_cmd_bits_status_tsr),
    .io_rocc_cmd_bits_status_tw                 (_core_io_rocc_cmd_bits_status_tw),
    .io_rocc_cmd_bits_status_tvm                (_core_io_rocc_cmd_bits_status_tvm),
    .io_rocc_cmd_bits_status_mxr                (_core_io_rocc_cmd_bits_status_mxr),
    .io_rocc_cmd_bits_status_sum                (_core_io_rocc_cmd_bits_status_sum),
    .io_rocc_cmd_bits_status_mprv               (_core_io_rocc_cmd_bits_status_mprv),
    .io_rocc_cmd_bits_status_fs                 (_core_io_rocc_cmd_bits_status_fs),
    .io_rocc_cmd_bits_status_mpp                (_core_io_rocc_cmd_bits_status_mpp),
    .io_rocc_cmd_bits_status_spp                (_core_io_rocc_cmd_bits_status_spp),
    .io_rocc_cmd_bits_status_mpie               (_core_io_rocc_cmd_bits_status_mpie),
    .io_rocc_cmd_bits_status_spie               (_core_io_rocc_cmd_bits_status_spie),
    .io_rocc_cmd_bits_status_mie                (_core_io_rocc_cmd_bits_status_mie),
    .io_rocc_cmd_bits_status_sie                (_core_io_rocc_cmd_bits_status_sie),
    .io_rocc_resp_ready                         (_core_io_rocc_resp_ready),
    .io_rocc_resp_valid                         (_respArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
    .io_rocc_resp_bits_rd                       (_respArb_io_out_bits_rd),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
    .io_rocc_resp_bits_data                     (_respArb_io_out_bits_data),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:120:25]
    .io_rocc_busy                               (_cmdRouter_io_busy | zzguard_io_busy),	// @[generators/rocket-chip/src/main/scala/tile/LazyRoCC.scala:121:27, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:410:49]
    .io_rocc_interrupt                          (zzguard_io_interrupt),
    .io_rocc_exception                          (zzguard_io_exception),
    .io_rocc_valid                              (zzguard_io_valid),
    .io_rocc_pc                                 (zzguard_io_pc),
    .io_rocc_ins                                (zzguard_io_ins),
    .io_rocc_wdata                              (zzguard_io_wdata),
    .io_rocc_mdata                              (zzguard_io_mdata),
    .io_rocc_mem_npc                            (zzguard_io_mem_npc),
    .io_rocc_req_addr                           (zzguard_io_req_addr),
    .io_wfi                                     (_core_io_wfi),
    .io_ready_stall                             (zzguard_io_fifo_ready)
  );
  assign auto_wfi_out_0 = wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:126:36]
  assign auto_data_valid_out_nodes_out_7 = zzguard_io_fifo_io_7_valid;
  assign auto_data_valid_out_nodes_out_6 = zzguard_io_fifo_io_6_valid;
  assign auto_data_valid_out_nodes_out_5 = zzguard_io_fifo_io_5_valid;
  assign auto_data_valid_out_nodes_out_4 = zzguard_io_fifo_io_4_valid;
  assign auto_data_valid_out_nodes_out_3 = zzguard_io_fifo_io_3_valid;
  assign auto_data_valid_out_nodes_out_2 = zzguard_io_fifo_io_2_valid;
  assign auto_data_valid_out_nodes_out_1 = zzguard_io_fifo_io_1_valid;
  assign auto_data_valid_out_nodes_out_0 = zzguard_io_fifo_io_0_valid;
  assign auto_data_bits_out_nodes_out_7 = zzguard_io_fifo_io_7_bits;
  assign auto_data_bits_out_nodes_out_6 = zzguard_io_fifo_io_6_bits;
  assign auto_data_bits_out_nodes_out_5 = zzguard_io_fifo_io_5_bits;
  assign auto_data_bits_out_nodes_out_4 = zzguard_io_fifo_io_4_bits;
  assign auto_data_bits_out_nodes_out_3 = zzguard_io_fifo_io_3_bits;
  assign auto_data_bits_out_nodes_out_2 = zzguard_io_fifo_io_2_bits;
  assign auto_data_bits_out_nodes_out_1 = zzguard_io_fifo_io_1_bits;
  assign auto_data_bits_out_nodes_out_0 = zzguard_io_fifo_io_0_bits;
  assign auto_rocc_valid_out_out = zzguard_io_asan_io_valid;
  assign auto_rocc_bits_out_out = zzguard_io_asan_io_bits;
endmodule

