Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne28.ecn.purdue.edu, pid 6656
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd89563630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8956a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8957d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8950e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8952a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8953c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894d66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd895036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8948d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8949f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8944d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8947a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8940c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8941e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894316a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894396a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893df6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893f16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd894036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8938c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8939e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893ba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893c36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8934c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8935e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8938a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd893136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efd8931c6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89327390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89327dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89330860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd893382e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89338d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8933f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8934a240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8934ac88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892d3710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892dc198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892dcbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892e3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892ed0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892edb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892f65c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89300048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89300a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89309518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89309f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892939e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8929a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8929aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892a3940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892ad3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892ade10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892b4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892bf320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892bfd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892c87f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89251278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89251cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89259748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892631d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89263c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8926c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89275128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89275b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8927e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89287080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89287ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89210550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89210f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8921ba20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892234a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89223ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8922a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89234400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89234e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8923e8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89245358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89245da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891ce828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891d72b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891d7cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891e1780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891ea208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891eac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd891f26d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8a2aa080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8a2aab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd892025c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8918c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd8918ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efd89195518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7efd89195e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919c0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919c2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919c518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919c748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919c978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919cba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd8919cdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a9048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a9278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a94a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a96d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a9908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a9b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a9d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efd891a9f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7efd8915beb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7efd89164518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51474963205500 because a thread reached the max instruction count
