/**************************************************************************//**
 * @file     ARMCM33.h
 * @brief    CMSIS Core Peripheral Access Layer Header File for
 *           ARMCM33 Device (configured for ARMCM33 without FPU, without DSP extension, without TrustZone)
 * @version  V5.3.2
 * @date     01. May 2023
 ******************************************************************************/
/*
 * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef ARMCM33_H
#define ARMCM33_H

#ifdef __cplusplus
extern "C" {
#endif


/* -------------------------  Interrupt Number Definition  ------------------------ */

typedef enum IRQn
{
/* -------------------  Processor Exceptions Numbers  ----------------------------- */
  NonMaskableInt_IRQn           = -14,     /*  2 Non Maskable Interrupt */
  HardFault_IRQn                = -13,     /*  3 HardFault Interrupt */
  MemoryManagement_IRQn         = -12,     /*  4 Memory Management Interrupt */
  BusFault_IRQn                 = -11,     /*  5 Bus Fault Interrupt */
  UsageFault_IRQn               = -10,     /*  6 Usage Fault Interrupt */
  SecureFault_IRQn              =  -9,     /*  7 Secure Fault Interrupt */
  SVCall_IRQn                   =  -5,     /* 11 SV Call Interrupt */
  DebugMonitor_IRQn             =  -4,     /* 12 Debug Monitor Interrupt */
  PendSV_IRQn                   =  -2,     /* 14 Pend SV Interrupt */
  SysTick_IRQn                  =  -1,     /* 15 System Tick Interrupt */

/* -------------------  MPS3 AN524 Specific Interrupt Numbers ------------------------------ */
  UART0_RX_IRQn               = 32,     /*  32 UART 0 receive interrupt         */
  UART0_TX_IRQn               = 33,     /*  33 UART 0 transmit interrupt        */
  UART1_RX_IRQn               = 34,     /*  34 UART 1 receive interrupt         */
  UART1_TX_IRQn               = 35,     /*  35 UART 1 transmit interrupt        */
  UART2_RX_IRQn               = 36,     /*  36 UART 2 receive interrupt         */
  UART2_TX_IRQn               = 37,     /*  37 UART 2 transmit interrupt        */
  UART3_RX_IRQn               = 38,     /*  38 UART 3 receive interrupt         */
  UART3_TX_IRQn               = 39,     /*  39 UART 3 transmit interrupt        */
  UART4_RX_IRQn               = 40,     /*  40 UART 4 receive interrupt         */
  UART4_TX_IRQn               = 41,     /*  41 UART 4 transmit interrupt        */
  UART0_IRQn                  = 42,     /*  42 UART 0 combined interrupt        */
  UART1_IRQn                  = 43,     /*  43 UART 1 combined interrupt        */
  UART2_IRQn                  = 44,     /*  44 UART 2 combined interrupt        */
  UART3_IRQn                  = 45,     /*  45 UART 3 combined interrupt        */
  UART4_IRQn                  = 46,     /*  46 UART 4 combined interrupt        */
  UARTOVF_IRQn                = 47,     /*  47 UART 0-5 overflow interrupt      */
  ETHERNET_IRQn               = 48,     /*  48 Ethernet interrupt               */
  I2S_IRQn                    = 49,     /*  49 I2S interrupt                    */
  TSC_IRQn                    = 50,     /*  50 Touch screen interrupt           */
  /* IRQ 51 reserved */
  SPI_ADC_IRQn                = 52,     /*  52 SPI ADC interrupt                */
  SPI0_IRQn                   = 53,     /*  53 SPI (Shield 0) interrupt         */
  SPI1_IRQn                   = 54,     /*  54 SPI (Shield 1) interrupt         */
  /* IRQs 55-67 reserved */
  GPIO0_IRQn                  = 68,     /*  68 GPIO 0 combined interrupt        */
  GPIO1_IRQn                  = 69,     /*  69 GPIO 1 combined interrupt        */
  GPIO2_IRQn                  = 70,     /*  70 GPIO 2 combined interrupt        */
  GPIO3_IRQn                  = 71,     /*  71 GPIO 3 combined interrupt        */
  GPIO0_0_IRQn                = 72,     /*  72 GPIO 0 individual interrupt 0    */
  GPIO0_1_IRQn                = 73,     /*  73 GPIO 0 individual interrupt 1    */
  GPIO0_2_IRQn                = 74,     /*  74 GPIO 0 individual interrupt 2    */
  GPIO0_3_IRQn                = 75,     /*  75 GPIO 0 individual interrupt 3    */
  GPIO0_4_IRQn                = 76,     /*  76 GPIO 0 individual interrupt 4    */
  GPIO0_5_IRQn                = 77,     /*  77 GPIO 0 individual interrupt 5    */
  GPIO0_6_IRQn                = 78,     /*  78 GPIO 0 individual interrupt 6    */
  GPIO0_7_IRQn                = 79,     /*  79 GPIO 0 individual interrupt 7    */
  GPIO0_8_IRQn                = 80,     /*  80 GPIO 0 individual interrupt 8    */
  GPIO0_9_IRQn                = 81,     /*  81 GPIO 0 individual interrupt 9    */
  GPIO0_10_IRQn               = 82,     /*  82 GPIO 0 individual interrupt 10   */
  GPIO0_11_IRQn               = 83,     /*  83 GPIO 0 individual interrupt 11   */
  GPIO0_12_IRQn               = 84,     /*  84 GPIO 0 individual interrupt 12   */
  GPIO0_13_IRQn               = 85,     /*  85 GPIO 0 individual interrupt 13   */
  GPIO0_14_IRQn               = 86,     /*  86 GPIO 0 individual interrupt 14   */
  GPIO0_15_IRQn               = 87,     /*  87 GPIO 0 individual interrupt 15   */
  GPIO1_0_IRQn                = 88,     /*  88 GPIO 1 individual interrupt 0    */
  GPIO1_1_IRQn                = 89,     /*  89 GPIO 1 individual interrupt 1    */
  GPIO1_2_IRQn                = 90,     /*  90 GPIO 1 individual interrupt 2    */
  GPIO1_3_IRQn                = 91,     /*  91 GPIO 1 individual interrupt 3    */
  GPIO1_4_IRQn                = 92,     /*  92 GPIO 1 individual interrupt 4    */
  GPIO1_5_IRQn                = 93,     /*  93 GPIO 1 individual interrupt 5    */
  GPIO1_6_IRQn                = 94,     /*  94 GPIO 1 individual interrupt 6    */
  GPIO1_7_IRQn                = 95,     /*  95 GPIO 1 individual interrupt 7    */
  GPIO1_8_IRQn                = 96,     /*  96 GPIO 1 individual interrupt 8    */
  GPIO1_9_IRQn                = 97,     /*  97 GPIO 1 individual interrupt 9    */
  GPIO1_10_IRQn               = 98,     /*  98 GPIO 1 individual interrupt 10   */
  GPIO1_11_IRQn               = 99,     /*  99 GPIO 1 individual interrupt 11   */
  GPIO1_12_IRQn               = 100,    /* 100 GPIO 1 individual interrupt 12   */
  GPIO1_13_IRQn               = 101,    /* 101 GPIO 1 individual interrupt 13   */
  GPIO1_14_IRQn               = 102,    /* 102 GPIO 1 individual interrupt 14   */
  GPIO1_15_IRQn               = 103,    /* 103 GPIO 1 individual interrupt 15   */
  GPIO2_0_IRQn                = 104,    /* 104 GPIO 2 individual interrupt 0    */
  GPIO2_1_IRQn                = 105,    /* 105 GPIO 2 individual interrupt 1    */
  GPIO2_2_IRQn                = 106,    /* 106 GPIO 2 individual interrupt 2    */
  GPIO2_3_IRQn                = 107,    /* 107 GPIO 2 individual interrupt 3    */
  GPIO2_4_IRQn                = 108,    /* 108 GPIO 2 individual interrupt 4    */
  GPIO2_5_IRQn                = 109,    /* 109 GPIO 2 individual interrupt 5    */
  GPIO2_6_IRQn                = 110,    /* 110 GPIO 2 individual interrupt 6    */
  GPIO2_7_IRQn                = 111,    /* 111 GPIO 2 individual interrupt 7    */
  GPIO2_8_IRQn                = 112,    /* 112 GPIO 2 individual interrupt 8    */
  GPIO2_9_IRQn                = 113,    /* 113 GPIO 2 individual interrupt 9    */
  GPIO2_10_IRQn               = 114,    /* 114 GPIO 2 individual interrupt 10   */
  GPIO2_11_IRQn               = 115,    /* 115 GPIO 2 individual interrupt 11   */
  GPIO2_12_IRQn               = 116,    /* 116 GPIO 2 individual interrupt 12   */
  GPIO2_13_IRQn               = 117,    /* 117 GPIO 2 individual interrupt 13   */
  GPIO2_14_IRQn               = 118,    /* 118 GPIO 2 individual interrupt 14   */
  GPIO2_15_IRQn               = 119,    /* 119 GPIO 2 individual interrupt 15   */
  GPIO3_0_IRQn                = 120,    /* 120 GPIO 3 individual interrupt 0    */
  GPIO3_1_IRQn                = 121,    /* 121 GPIO 3 individual interrupt 1    */
  GPIO3_2_IRQn                = 122,    /* 122 GPIO 3 individual interrupt 2    */
  GPIO3_3_IRQn                = 123,    /* 123 GPIO 3 individual interrupt 3    */
  UART5_RX_IRQn               = 124,    /* 124 UART 5 receive interrupt         */
  UART5_TX_IRQn               = 125,    /* 125 UART 5 transmit interrupt        */
  UART5_IRQn                  = 126     /* 126 UART 5 combined interrupt        */
  /* IRQ 127 reserved */
} IRQn_Type;


/* ================================================================================ */
/* ================      Processor and Core Peripheral Section     ================ */
/* ================================================================================ */

/* -------  Start of section using anonymous unions and disabling warnings  ------- */
#if   defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* --------  Configuration of Core Peripherals  ----------------------------------- */
/* Configuration of the Cortex-M33 Processor and Core Peripherals */
#define __CM33_REV                0x0004U   /* Core revision r0p4 */
#define __SAUREGION_PRESENT       1U        /* SAU regions present */
#define __MPU_PRESENT             1U        /* MPU present */
#define __VTOR_PRESENT            1U        /* VTOR present */
#define __NVIC_PRIO_BITS          3U        /* Number of Bits used for Priority Levels */
#define __Vendor_SysTickConfig    0U        /* Set to 1 if different SysTick Config is used */
#define __FPU_PRESENT             1U        /* FPU present */
#define __FPU_DP                  0U        /* Double Precision FPU */
#define __DSP_PRESENT             1U        /* DSP extension present */
#define __ICACHE_PRESENT          1U        /* Instruction Cache present */
#define __DCACHE_PRESENT          1U        /* Data Cache present */

#include "core_cm33.h"                      /* Processor and core peripherals */
#include "system_ARMCM33.h"                 /* System Header */


/* --------  End of section using anonymous unions and disabling warnings  -------- */
#if   defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


#ifdef __cplusplus
}
#endif

#endif  /* ARMCM33_H */
