// Seed: 1241137021
module module_0 (
    input uwire id_0
);
  reg id_2, id_3, id_4, id_5;
  initial id_3 <= !id_2;
  id_6(
      id_7, 1, id_4
  );
  assign id_5 = id_3;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  id_15 :
  assert property (@(posedge id_2) 1);
  wire id_16, id_17, id_18, id_19;
  wire id_20;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    inout tri id_8,
    output wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14
);
  wire id_16;
  xor (id_6, id_16, id_14, id_5, id_7, id_11, id_8, id_2, id_10, id_1);
  module_0(
      id_14
  );
endmodule
