LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY Mux2x1x6 IS
	PORT(	e0: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
			e1: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
			c: IN STD_LOGIC;
			s: OUT STD_LOGIC_VECTOR(5 DOWNTO 0));
END Mux2x1x6;

ARCHITECTURE arch OF MuX2x1x6 IS

	p: PROCESS(e0, e1, c)
	BEGIN
		IF(c<='0')
			THEN s(5 DOWNTO 0)<=e0(5 DOWNTO 0);
				ELSIF(c<=1)
					THEN s(5 DOWNTO 0)<=e1(5 DOWNTO 0);
		END IF;
	END PROCESS;
	
END arch;