var g_data = {"6":{"pr":"/\\tb_top#slave /SPI_slave_inst","ty":2,"dui":2,"dun":"work.SPI_slave_sva","asserts":[{"n":["assert_reset",3,32],"h":[0,1]},{"n":["assert_idle_to_chk_cmd",3,45],"h":[0,1]},{"n":["assert_idle_to_idle",3,54],"h":[0,0]},{"n":["assert_chk_cmd_to_idle",3,63],"h":[0,0]},{"n":["assert_chk_cmd_to_write",3,72],"h":[0,1]},{"n":["assert_chk_cmd_to_read_data",3,81],"h":[0,0]},{"n":["assert_chk_cmd_to_read_add",3,90],"h":[0,0]},{"n":["assert_read_add_to_idle",3,99],"h":[0,1]},{"n":["assert_read_add_to_read_add",3,108],"h":[0,1]},{"n":["assert_read_data_to_idle",3,117],"h":[0,1]},{"n":["assert_read_data_to_read_data",3,126],"h":[0,1]},{"n":["assert_write_to_idle",3,135],"h":[0,1]},{"n":["assert_write_to_write",3,144],"h":[0,1]},{"n":["assert_idle",3,159],"h":[0,1]},{"n":["assert_chk_cmd",3,171],"h":[0,1]},{"n":["assert_serial_to_parallel",3,199],"h":[0,1]},{"n":["assert_rx_valid",3,211],"h":[0,1]},{"n":["assert_miso",3,230],"h":[0,1]}],"ad":0},"8":{"pr":"/\\tb_top#RAM /RAM_sva_inst","ty":2,"dui":4,"dun":"work.SPI_ram_sva","asserts":[{"n":["assert_check_reset",5,31],"h":[0,1]},{"n":["assert_wr_addr_ram",5,42],"h":[0,1]},{"n":["assert_wr_data_ram",5,53],"h":[0,1]},{"n":["assert_rd_addr_ram",5,64],"h":[0,1]},{"n":["assert_rd_data_ram",5,73],"h":[0,1]},{"n":["assert_tx_valid",5,84],"h":[0,1]}],"ad":0}}
processAssertionsData(g_data);