{"index": 212, "svad": "This property verifies that whenever the signal rADR_ equals the specific value 32'h12345678, the signal wPCNXT must equal rADR_ in the same clock cycle.\n\nThe verification is triggered on every positive edge of the clock signal gclk. When rADR_ is 32'h12345678, wPCNXT is expected to have the same value as rADR_ at that same clock edge.\n\nThe property is disabled and not checked when the reset signal grst is active high (equal to 1).", "reference_sva": "property p_wPCNXT_rADR_;\n    @(posedge gclk)\n    disable iff (grst == 1)\n    rADR_ == 32'h12345678 |-> wPCNXT == rADR_;\nendproperty\nassert_p_wPCNXT_rADR_: assert property (p_wPCNXT_rADR_) else $error(\"Assertion failed: wPCNXT does not equal rADR_ when rADR_ is 32'h12345678\");", "generated_sva": "property p_check_wPCNXT_val;\n  @(posedge gclk) disable iff (grst)\n  (rADR_ == 32'h12345678) |-> (wPCNXT == rADR_);\nendproperty\n\na_check_wPCNXT_val: assert property (p_check_wPCNXT_val);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wPCNXT_rADR_\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `h12345678`, `rADR_`, `wPCNXT`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `rADR_ == 32'h12345678`\n    * Response condition: `wPCNXT == rADR_`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `rADR_ == 32'h12345678`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `wPCNXT == rADR_`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) rADR_ == 32'h12345678 |-> wPCNXT == rADR_`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wPCNXT_rADR_;\n    @(posedge gclk)\n    disable iff (grst == 1)\n    rADR_ == 32'h12345678 |-> wPCNXT == rADR_;\nendproperty\nassert_p_wPCNXT_rADR_: assert property (p_wPCNXT_rADR_) else $error(\"Assertion failed: wPCNXT does not equal rADR_ when rADR_ is 32'h12345678\");\n```\n\n**Summary:**\nProperty `p_wPCNXT_rADR_` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 17.635265350341797, "verification_time": 0.02173471450805664, "from_cache": false}