/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-11.10" *)
module unique_case(clock);
  (* src = "dut.sv:1.34-1.39" *)
  input clock;
  wire clock;
endmodule
