# vsim -64 -voptargs="+acc" -assertdebug -coverage top -c -do "set WildcardFilter None;add wave -r top/*;run -all; quit;" 
# Start time: 09:21:52 on Mar 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_fsm_block(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_cnt(fast__2)
# Loading work.dut_top(fast)
# Loading work.i2c_master_top(fast)
# Loading work.i2c_fsm_block(fast)
# Loading work.i2c_data_path_block(fast)
# Loading work.i2c_clock_gen_block(fast)
# Loading work.fifo_top_block(fast)
# Loading work.fifo_mem_block(fast)
# Loading work.read_empty_block(fast)
# Loading work.read_to_write_syn_block(fast)
# Loading work.write_full_block(fast)
# Loading work.write_to_read_syn_block(fast)
# Loading work.fifo_top_block(fast__1)
# Loading work.fifo_mem_block(fast__1)
# Loading work.read_empty_block(fast__1)
# Loading work.read_to_write_syn_block(fast__1)
# Loading work.write_full_block(fast__1)
# Loading work.write_to_read_syn_block(fast__1)
# Loading work.i2c_register_block(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'i2c_slave_model' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT/slave File: ../rtl/i2c_slave_model.v
# Loading work.assertion_cov(fast)
# Loading work.dut_top(fast__1)
# Loading work.i2c_master_top(fast__1)
# Loading work.fifo_top_block(fast__2)
# Loading work.i2c_register_block(fast__1)
# Loading work.testcase(fast)
# Error loading design
# End time: 09:21:55 on Mar 26,2024, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
