

================================================================
== Vitis HLS Report for 'count'
================================================================
* Date:           Mon Jul  4 22:30:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  11.348 us|  11.348 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_1_1_loc = alloca i32 1"   --->   Operation 7 'alloca' 'count_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%prev_1_loc = alloca i32 1"   --->   Operation 8 'alloca' 'prev_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i32 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%writereq_ln115 = writereq void @_ssdm_op_WriteReq, i2048 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:115]   --->   Operation 10 'writereq' 'writereq_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i8 %in_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 11 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i32 0, i32 0" [byte_count_stream/src/byte_count_stream.cpp:51]   --->   Operation 12 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%prev = load i10 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:51]   --->   Operation 13 'load' 'prev' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/2] (3.25ns)   --->   "%prev = load i10 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:51]   --->   Operation 14 'load' 'prev' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 15 [2/2] (1.58ns)   --->   "%call_ln51 = call void @count_Pipeline_APPEARANCES, i8 %prev, i8 %in_r, i2048 %p_loc, i8 %prev_1_loc, i8 %count_1_1_loc" [byte_count_stream/src/byte_count_stream.cpp:51]   --->   Operation 15 'call' 'call_ln51' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln51 = call void @count_Pipeline_APPEARANCES, i8 %prev, i8 %in_r, i2048 %p_loc, i8 %prev_1_loc, i8 %count_1_1_loc" [byte_count_stream/src/byte_count_stream.cpp:51]   --->   Operation 16 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc_load = load i2048 %p_loc"   --->   Operation 17 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%prev_1_loc_load = load i8 %prev_1_loc"   --->   Operation 18 'load' 'prev_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%count_1_1_loc_load = load i8 %count_1_1_loc"   --->   Operation 19 'load' 'count_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %prev_1_loc_load, i3 0" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i11 %shl_ln" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 21 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i2048 255, i2048 %zext_ln66" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 22 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_1 = zext i8 %count_1_1_loc_load" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 23 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66_1 = shl i2048 %zext_ln66_1, i2048 %zext_ln66" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 24 'shl' 'shl_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66 = xor i2048 %shl_ln66, i2048 32317006071311007300714876688669951960444102669715484032130345427524655138867890893197201411522913463688717960921898019494119559150490921095088152386448283120630877367300996091750197750389652106796057638384067568276792218642619756161838094338476170470581645852036305042887575891541065808607552399123930385521914333389668342420684974786564569494856176035326322058077805659331026192708460314150258592864177116725943603718461857357598351152301645904403697613233287231227125684710820209725157101726931323469678542580656697935045997268352998638215525166389437335543602135433229604645318478604952148193555853611059596230655" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 25 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i2048 %p_loc_load, i2048 %xor_ln66" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 26 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (3.46ns) (out node of the LUT)   --->   "%or_ln66 = or i2048 %and_ln66, i2048 %shl_ln66_1" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 27 'or' 'or_ln66' <Predicate = true> <Delay = 3.46> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.mem_fifo.i2048P0A, i2048 %out_r, i2048 %or_ln66" [byte_count_stream/src/byte_count_stream.cpp:66]   --->   Operation 28 'write' 'write_ln66' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i2048 %out_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:286]   --->   Operation 29 'specinterface' 'specinterface_ln286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 30 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i8 %in_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 31 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write, i2048 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:131]   --->   Operation 32 'write' 'write_ln131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [byte_count_stream/src/byte_count_stream.cpp:67]   --->   Operation 33 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_addr', byte_count_stream/src/byte_count_stream.cpp:51) [10]  (0 ns)
	'load' operation ('prev', byte_count_stream/src/byte_count_stream.cpp:51) on array 'in_r' [11]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('prev', byte_count_stream/src/byte_count_stream.cpp:51) on array 'in_r' [11]  (3.25 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln51', byte_count_stream/src/byte_count_stream.cpp:51) to 'count_Pipeline_APPEARANCES' [12]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.46ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [13]  (0 ns)
	'and' operation ('and_ln66', byte_count_stream/src/byte_count_stream.cpp:66) [22]  (0 ns)
	'or' operation ('or_ln66', byte_count_stream/src/byte_count_stream.cpp:66) [23]  (3.46 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
