Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 1 us : File "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/question1_t.v" Line 52
