<stg><name>Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6</name>


<trans_list>

<trans id="945" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten146 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten146"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %mul_ln96_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %mul_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %phi_mul_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i10 0, i10 %indvar_flatten146

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %ch

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %g = load i4 %r

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten146_load = load i10 %indvar_flatten146

]]></Node>
<StgValue><ssdm name="indvar_flatten146_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %g, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:3 %p_shl6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %g, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="5">
<![CDATA[
:4 %p_shl6_cast = zext i5 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:30 %add_ln114_2 = add i7 %p_shl, i7 %p_shl6_cast

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:32 %icmp_ln110 = icmp_eq  i10 %indvar_flatten146_load, i10 600

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33 %add_ln110_25 = add i10 %indvar_flatten146_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln110_25"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:34 %br_ln110 = br i1 %icmp_ln110, void %._crit_edge27, void %._crit_edge32.exitStub

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge27:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge27:1 %indvar_flatten7_load = load i8 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge27:2 %ch_load = load i3 %ch

]]></Node>
<StgValue><ssdm name="ch_load"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge27:3 %add_ln110 = add i3 %ch_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:6 %icmp_ln111 = icmp_eq  i8 %indvar_flatten7_load, i8 100

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:7 %select_ln110 = select i1 %icmp_ln111, i4 0, i4 %g

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge27:8 %select_ln110_1 = select i1 %icmp_ln111, i3 %add_ln110, i3 %ch_load

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge27:9 %zext_ln110 = zext i3 %select_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge27:10 %mul_ln110 = mul i10 %zext_ln110, i10 196

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge27:119 %select_ln110_7 = select i1 %icmp_ln111, i7 0, i7 %add_ln114_2

]]></Node>
<StgValue><ssdm name="select_ln110_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge27:121 %xor_ln110 = xor i1 %icmp_ln111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:122 %icmp_ln112 = icmp_eq  i4 %c_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge27:123 %and_ln110 = and i1 %icmp_ln112, i1 %xor_ln110

]]></Node>
<StgValue><ssdm name="and_ln110"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:124 %tmp_1_dup = add i4 %select_ln110, i4 1

]]></Node>
<StgValue><ssdm name="tmp_1_dup"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge27:126 %or_ln111 = or i1 %and_ln110, i1 %icmp_ln111

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:127 %select_ln111 = select i1 %or_ln111, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
._crit_edge27:128 %p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tmp_1_dup, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge27:129 %p_shl6_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1_dup, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6_mid1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge27:130 %p_shl6_cast_mid1 = zext i5 %p_shl6_mid1

]]></Node>
<StgValue><ssdm name="p_shl6_cast_mid1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge27:166 %add_ln114_4 = add i7 %p_shl_mid1, i7 %p_shl6_cast_mid1

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge27:167 %select_ln111_6 = select i1 %and_ln110, i7 %add_ln114_4, i7 %select_ln110_7

]]></Node>
<StgValue><ssdm name="select_ln111_6"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:170 %select_ln111_7 = select i1 %and_ln110, i4 %tmp_1_dup, i4 %select_ln110

]]></Node>
<StgValue><ssdm name="select_ln111_7"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:358 %add_ln112 = add i4 %select_ln111, i4 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:359 %add_ln111 = add i8 %indvar_flatten7_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:360 %select_ln111_8 = select i1 %icmp_ln111, i8 1, i8 %add_ln111

]]></Node>
<StgValue><ssdm name="select_ln111_8"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge27:361 %store_ln110 = store i10 %add_ln110_25, i10 %indvar_flatten146

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge27:362 %store_ln110 = store i3 %select_ln110_1, i3 %ch

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge27:363 %store_ln111 = store i8 %select_ln111_8, i8 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge27:364 %store_ln111 = store i4 %select_ln111_7, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge27:365 %store_ln112 = store i4 %add_ln112, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="196" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge27:10 %mul_ln110 = mul i10 %zext_ln110, i10 196

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge27:11 %zext_ln110_1 = zext i3 %select_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:12 %mul_ln110_1 = mul i8 %zext_ln110_1, i8 25

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="7">
<![CDATA[
._crit_edge27:168 %select_ln111_6_cast = zext i7 %select_ln111_6

]]></Node>
<StgValue><ssdm name="select_ln111_6_cast"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="4">
<![CDATA[
._crit_edge27:350 %zext_ln114 = zext i4 %select_ln111

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:351 %add_ln114_3 = add i11 %mul_ln96_read, i11 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:352 %add_ln114_1 = add i11 %add_ln114_3, i11 %select_ln111_6_cast

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:353 %zext_ln114_2 = zext i11 %add_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:354 %pZ = getelementptr i32 %out_data, i32 0, i32 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="pZ"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:355 %out_data_load = load i11 %pZ

]]></Node>
<StgValue><ssdm name="out_data_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="206" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge27:10 %mul_ln110 = mul i10 %zext_ln110, i10 196

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:12 %mul_ln110_1 = mul i8 %zext_ln110_1, i8 25

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge27:171 %k_cast = zext i4 %select_ln111

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge27:173 %add_ln114 = add i10 %k_cast, i10 %mul_ln110

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:355 %out_data_load = load i11 %pZ

]]></Node>
<StgValue><ssdm name="out_data_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5 %p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %g, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8">
<![CDATA[
:6 %p_shl8_0_cast = zext i8 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl8_0_cast"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="5">
<![CDATA[
:7 %p_shl9_0_cast = zext i5 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl9_0_cast"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8 %tmp1_0 = sub i9 %p_shl8_0_cast, i9 %p_shl9_0_cast

]]></Node>
<StgValue><ssdm name="tmp1_0"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %tmp_1 = add i4 %g, i4 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10 %p_shl8_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
:11 %p_shl8_1_cast = zext i8 %p_shl8_1

]]></Node>
<StgValue><ssdm name="p_shl8_1_cast"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:12 %p_shl9_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="5">
<![CDATA[
:13 %p_shl9_1_cast = zext i5 %p_shl9_1

]]></Node>
<StgValue><ssdm name="p_shl9_1_cast"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14 %tmp1_1 = sub i9 %p_shl8_1_cast, i9 %p_shl9_1_cast

]]></Node>
<StgValue><ssdm name="tmp1_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %tmp_2 = add i4 %g, i4 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:16 %p_shl8_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_2"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:17 %p_shl9_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
:18 %p_shl9_2_cast = zext i5 %p_shl9_2

]]></Node>
<StgValue><ssdm name="p_shl9_2_cast"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19 %tmp1_2 = sub i8 %p_shl8_2, i8 %p_shl9_2_cast

]]></Node>
<StgValue><ssdm name="tmp1_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:12 %mul_ln110_1 = mul i8 %zext_ln110_1, i8 25

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge27:13 %zext_ln110_2 = zext i8 %mul_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:14 %add_ln110_26 = add i12 %zext_ln110_2, i12 %phi_mul_read

]]></Node>
<StgValue><ssdm name="add_ln110_26"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge27:114 %select_ln110_2 = select i1 %icmp_ln111, i9 0, i9 %tmp1_0

]]></Node>
<StgValue><ssdm name="select_ln110_2"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge27:115 %select_ln110_3 = select i1 %icmp_ln111, i9 14, i9 %tmp1_1

]]></Node>
<StgValue><ssdm name="select_ln110_3"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:116 %select_ln110_4 = select i1 %icmp_ln111, i8 28, i8 %tmp1_2

]]></Node>
<StgValue><ssdm name="select_ln110_4"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:131 %p_shl8_0_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_1_dup, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_0_mid1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge27:132 %p_shl8_0_cast_mid1 = zext i8 %p_shl8_0_mid1

]]></Node>
<StgValue><ssdm name="p_shl8_0_cast_mid1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="5">
<![CDATA[
._crit_edge27:133 %p_shl9_0_cast_mid1 = zext i5 %p_shl6_mid1

]]></Node>
<StgValue><ssdm name="p_shl9_0_cast_mid1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge27:134 %tmp1_0_mid1 = sub i9 %p_shl8_0_cast_mid1, i9 %p_shl9_0_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1_0_mid1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge27:135 %select_ln111_1 = select i1 %and_ln110, i9 %tmp1_0_mid1, i9 %select_ln110_2

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge27:136 %select_ln111_1_cast = sext i9 %select_ln111_1

]]></Node>
<StgValue><ssdm name="select_ln111_1_cast"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:137 %tmp_1_mid1 = add i4 %select_ln110, i4 2

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:138 %p_shl8_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_1_mid1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_1_mid1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge27:139 %p_shl8_1_cast_mid1 = zext i8 %p_shl8_1_mid1

]]></Node>
<StgValue><ssdm name="p_shl8_1_cast_mid1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge27:140 %p_shl9_1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1_mid1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_1_mid1"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="5">
<![CDATA[
._crit_edge27:141 %p_shl9_1_cast_mid1 = zext i5 %p_shl9_1_mid1

]]></Node>
<StgValue><ssdm name="p_shl9_1_cast_mid1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge27:142 %tmp1_1_mid1 = sub i9 %p_shl8_1_cast_mid1, i9 %p_shl9_1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1_1_mid1"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge27:143 %select_ln111_2 = select i1 %and_ln110, i9 %tmp1_1_mid1, i9 %select_ln110_3

]]></Node>
<StgValue><ssdm name="select_ln111_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge27:144 %select_ln111_2_cast = sext i9 %select_ln111_2

]]></Node>
<StgValue><ssdm name="select_ln111_2_cast"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:145 %tmp_2_mid1 = add i4 %select_ln110, i4 3

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:146 %p_shl8_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_2_mid1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_2_mid1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge27:147 %p_shl9_2_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_2_mid1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_2_mid1"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge27:148 %p_shl9_2_cast_mid1 = zext i5 %p_shl9_2_mid1

]]></Node>
<StgValue><ssdm name="p_shl9_2_cast_mid1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:149 %tmp1_2_mid1 = sub i8 %p_shl8_2_mid1, i8 %p_shl9_2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1_2_mid1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:150 %select_ln111_3 = select i1 %and_ln110, i8 %tmp1_2_mid1, i8 %select_ln110_4

]]></Node>
<StgValue><ssdm name="select_ln111_3"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge27:151 %select_ln111_3_cast = zext i8 %select_ln111_3

]]></Node>
<StgValue><ssdm name="select_ln111_3_cast"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge27:173 %add_ln114 = add i10 %k_cast, i10 %mul_ln110

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge27:174 %zext_ln127 = zext i10 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:175 %add_ln127 = add i11 %zext_ln127, i11 %select_ln111_1_cast

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:210 %add_ln127_5 = add i11 %zext_ln127, i11 %select_ln111_2_cast

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:245 %add_ln127_10 = add i11 %zext_ln127, i11 %select_ln111_3_cast

]]></Node>
<StgValue><ssdm name="add_ln127_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="258" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20 %tmp_3 = add i4 %g, i4 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:21 %p_shl8_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_3"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:22 %p_shl9_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_3, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_3"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
:23 %p_shl9_3_cast = zext i5 %p_shl9_3

]]></Node>
<StgValue><ssdm name="p_shl9_3_cast"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24 %tmp1_3 = sub i8 %p_shl8_3, i8 %p_shl9_3_cast

]]></Node>
<StgValue><ssdm name="tmp1_3"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25 %tmp_4 = add i4 %g, i4 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:26 %p_shl8_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_4, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:27 %p_shl9_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_4"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
:28 %p_shl9_4_cast = zext i5 %p_shl9_4

]]></Node>
<StgValue><ssdm name="p_shl9_4_cast"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29 %tmp1_4 = sub i8 %p_shl8_4, i8 %p_shl9_4_cast

]]></Node>
<StgValue><ssdm name="tmp1_4"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:31 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:14 %add_ln110_26 = add i12 %zext_ln110_2, i12 %phi_mul_read

]]></Node>
<StgValue><ssdm name="add_ln110_26"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:15 %zext_ln110_3 = zext i12 %add_ln110_26

]]></Node>
<StgValue><ssdm name="zext_ln110_3"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:16 %conv2_weight_addr = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_3

]]></Node>
<StgValue><ssdm name="conv2_weight_addr"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:17 %conv2_weight_load = load i12 %conv2_weight_addr

]]></Node>
<StgValue><ssdm name="conv2_weight_load"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:117 %select_ln110_5 = select i1 %icmp_ln111, i8 42, i8 %tmp1_3

]]></Node>
<StgValue><ssdm name="select_ln110_5"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:118 %select_ln110_6 = select i1 %icmp_ln111, i8 56, i8 %tmp1_4

]]></Node>
<StgValue><ssdm name="select_ln110_6"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:152 %tmp_3_mid1 = add i4 %select_ln110, i4 4

]]></Node>
<StgValue><ssdm name="tmp_3_mid1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:153 %p_shl8_3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_3_mid1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_3_mid1"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge27:154 %p_shl9_3_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_3_mid1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_3_mid1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge27:155 %p_shl9_3_cast_mid1 = zext i5 %p_shl9_3_mid1

]]></Node>
<StgValue><ssdm name="p_shl9_3_cast_mid1"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:156 %tmp1_3_mid1 = sub i8 %p_shl8_3_mid1, i8 %p_shl9_3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1_3_mid1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:157 %select_ln111_4 = select i1 %and_ln110, i8 %tmp1_3_mid1, i8 %select_ln110_5

]]></Node>
<StgValue><ssdm name="select_ln111_4"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge27:158 %select_ln111_4_cast = zext i8 %select_ln111_4

]]></Node>
<StgValue><ssdm name="select_ln111_4_cast"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge27:159 %tmp_4_mid1 = add i4 %select_ln110, i4 5

]]></Node>
<StgValue><ssdm name="tmp_4_mid1"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge27:160 %p_shl8_4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_4_mid1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_4_mid1"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge27:161 %p_shl9_4_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4_mid1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_4_mid1"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge27:162 %p_shl9_4_cast_mid1 = zext i5 %p_shl9_4_mid1

]]></Node>
<StgValue><ssdm name="p_shl9_4_cast_mid1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge27:163 %tmp1_4_mid1 = sub i8 %p_shl8_4_mid1, i8 %p_shl9_4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1_4_mid1"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:164 %select_ln111_5 = select i1 %and_ln110, i8 %tmp1_4_mid1, i8 %select_ln110_6

]]></Node>
<StgValue><ssdm name="select_ln111_5"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge27:165 %zext_ln114_3 = zext i8 %select_ln111_5

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:176 %zext_ln127_1 = zext i11 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:177 %p1_out_data_addr = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="p1_out_data_addr"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:178 %p1_out_data_load = load i11 %p1_out_data_addr

]]></Node>
<StgValue><ssdm name="p1_out_data_load"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:182 %add_ln127_1 = add i11 %add_ln127, i11 1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:183 %zext_ln127_2 = zext i11 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:184 %p1_out_data_addr_1 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:185 %p1_out_data_load_1 = load i11 %p1_out_data_addr_1

]]></Node>
<StgValue><ssdm name="p1_out_data_load_1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:189 %add_ln127_2 = add i11 %add_ln127, i11 2

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:190 %zext_ln127_3 = zext i11 %add_ln127_2

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:191 %p1_out_data_addr_2 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:192 %p1_out_data_load_2 = load i11 %p1_out_data_addr_2

]]></Node>
<StgValue><ssdm name="p1_out_data_load_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:196 %add_ln127_3 = add i11 %add_ln127, i11 3

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:197 %zext_ln127_4 = zext i11 %add_ln127_3

]]></Node>
<StgValue><ssdm name="zext_ln127_4"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:198 %p1_out_data_addr_3 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_3"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:199 %p1_out_data_load_3 = load i11 %p1_out_data_addr_3

]]></Node>
<StgValue><ssdm name="p1_out_data_load_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:203 %add_ln127_4 = add i11 %add_ln127, i11 4

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:204 %zext_ln127_5 = zext i11 %add_ln127_4

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:205 %p1_out_data_addr_4 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_5

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_4"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:206 %p1_out_data_load_4 = load i11 %p1_out_data_addr_4

]]></Node>
<StgValue><ssdm name="p1_out_data_load_4"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:211 %zext_ln127_6 = zext i11 %add_ln127_5

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:212 %p1_out_data_addr_5 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:213 %p1_out_data_load_5 = load i11 %p1_out_data_addr_5

]]></Node>
<StgValue><ssdm name="p1_out_data_load_5"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:217 %add_ln127_6 = add i11 %add_ln127_5, i11 1

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:218 %zext_ln127_7 = zext i11 %add_ln127_6

]]></Node>
<StgValue><ssdm name="zext_ln127_7"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:219 %p1_out_data_addr_6 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_6"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:220 %p1_out_data_load_6 = load i11 %p1_out_data_addr_6

]]></Node>
<StgValue><ssdm name="p1_out_data_load_6"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:224 %add_ln127_7 = add i11 %add_ln127_5, i11 2

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:225 %zext_ln127_8 = zext i11 %add_ln127_7

]]></Node>
<StgValue><ssdm name="zext_ln127_8"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:226 %p1_out_data_addr_7 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_8

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_7"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:227 %p1_out_data_load_7 = load i11 %p1_out_data_addr_7

]]></Node>
<StgValue><ssdm name="p1_out_data_load_7"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:231 %add_ln127_8 = add i11 %add_ln127_5, i11 3

]]></Node>
<StgValue><ssdm name="add_ln127_8"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:232 %zext_ln127_9 = zext i11 %add_ln127_8

]]></Node>
<StgValue><ssdm name="zext_ln127_9"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:233 %p1_out_data_addr_8 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_9

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_8"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:234 %p1_out_data_load_8 = load i11 %p1_out_data_addr_8

]]></Node>
<StgValue><ssdm name="p1_out_data_load_8"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:238 %add_ln127_9 = add i11 %add_ln127_5, i11 4

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:239 %zext_ln127_10 = zext i11 %add_ln127_9

]]></Node>
<StgValue><ssdm name="zext_ln127_10"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:240 %p1_out_data_addr_9 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_10

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_9"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:241 %p1_out_data_load_9 = load i11 %p1_out_data_addr_9

]]></Node>
<StgValue><ssdm name="p1_out_data_load_9"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:246 %zext_ln127_11 = zext i11 %add_ln127_10

]]></Node>
<StgValue><ssdm name="zext_ln127_11"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:247 %p1_out_data_addr_10 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_10"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:248 %p1_out_data_load_10 = load i11 %p1_out_data_addr_10

]]></Node>
<StgValue><ssdm name="p1_out_data_load_10"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:252 %add_ln127_11 = add i11 %add_ln127_10, i11 1

]]></Node>
<StgValue><ssdm name="add_ln127_11"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:253 %zext_ln127_12 = zext i11 %add_ln127_11

]]></Node>
<StgValue><ssdm name="zext_ln127_12"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:254 %p1_out_data_addr_11 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_12

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_11"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:255 %p1_out_data_load_11 = load i11 %p1_out_data_addr_11

]]></Node>
<StgValue><ssdm name="p1_out_data_load_11"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:259 %add_ln127_12 = add i11 %add_ln127_10, i11 2

]]></Node>
<StgValue><ssdm name="add_ln127_12"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:260 %zext_ln127_13 = zext i11 %add_ln127_12

]]></Node>
<StgValue><ssdm name="zext_ln127_13"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:261 %p1_out_data_addr_12 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_13

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_12"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:262 %p1_out_data_load_12 = load i11 %p1_out_data_addr_12

]]></Node>
<StgValue><ssdm name="p1_out_data_load_12"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:280 %add_ln127_15 = add i11 %zext_ln127, i11 %select_ln111_4_cast

]]></Node>
<StgValue><ssdm name="add_ln127_15"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:315 %add_ln127_20 = add i11 %zext_ln127, i11 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln127_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="340" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:17 %conv2_weight_load = load i12 %conv2_weight_addr

]]></Node>
<StgValue><ssdm name="conv2_weight_load"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:18 %add_ln110_1 = add i12 %add_ln110_26, i12 1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:19 %zext_ln110_4 = zext i12 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_4"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:20 %conv2_weight_addr_1 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_4

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:21 %conv2_weight_load_1 = load i12 %conv2_weight_addr_1

]]></Node>
<StgValue><ssdm name="conv2_weight_load_1"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:22 %add_ln110_2 = add i12 %add_ln110_26, i12 2

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:23 %zext_ln110_5 = zext i12 %add_ln110_2

]]></Node>
<StgValue><ssdm name="zext_ln110_5"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:24 %conv2_weight_addr_2 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_5

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_2"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:25 %conv2_weight_load_2 = load i12 %conv2_weight_addr_2

]]></Node>
<StgValue><ssdm name="conv2_weight_load_2"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:26 %add_ln110_3 = add i12 %add_ln110_26, i12 3

]]></Node>
<StgValue><ssdm name="add_ln110_3"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:27 %zext_ln110_6 = zext i12 %add_ln110_3

]]></Node>
<StgValue><ssdm name="zext_ln110_6"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:28 %conv2_weight_addr_3 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_6

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_3"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:29 %conv2_weight_load_3 = load i12 %conv2_weight_addr_3

]]></Node>
<StgValue><ssdm name="conv2_weight_load_3"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:30 %add_ln110_4 = add i12 %add_ln110_26, i12 4

]]></Node>
<StgValue><ssdm name="add_ln110_4"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:31 %zext_ln110_7 = zext i12 %add_ln110_4

]]></Node>
<StgValue><ssdm name="zext_ln110_7"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:32 %conv2_weight_addr_4 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_7

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_4"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:33 %conv2_weight_load_4 = load i12 %conv2_weight_addr_4

]]></Node>
<StgValue><ssdm name="conv2_weight_load_4"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:34 %add_ln110_5 = add i12 %add_ln110_26, i12 5

]]></Node>
<StgValue><ssdm name="add_ln110_5"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:35 %zext_ln110_8 = zext i12 %add_ln110_5

]]></Node>
<StgValue><ssdm name="zext_ln110_8"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:36 %conv2_weight_addr_5 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_8

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_5"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:37 %conv2_weight_load_5 = load i12 %conv2_weight_addr_5

]]></Node>
<StgValue><ssdm name="conv2_weight_load_5"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:38 %add_ln110_6 = add i12 %add_ln110_26, i12 6

]]></Node>
<StgValue><ssdm name="add_ln110_6"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:39 %zext_ln110_9 = zext i12 %add_ln110_6

]]></Node>
<StgValue><ssdm name="zext_ln110_9"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:40 %conv2_weight_addr_6 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_9

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_6"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:41 %conv2_weight_load_6 = load i12 %conv2_weight_addr_6

]]></Node>
<StgValue><ssdm name="conv2_weight_load_6"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:42 %add_ln110_7 = add i12 %add_ln110_26, i12 7

]]></Node>
<StgValue><ssdm name="add_ln110_7"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:43 %zext_ln110_10 = zext i12 %add_ln110_7

]]></Node>
<StgValue><ssdm name="zext_ln110_10"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:44 %conv2_weight_addr_7 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_10

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_7"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:45 %conv2_weight_load_7 = load i12 %conv2_weight_addr_7

]]></Node>
<StgValue><ssdm name="conv2_weight_load_7"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:46 %add_ln110_8 = add i12 %add_ln110_26, i12 8

]]></Node>
<StgValue><ssdm name="add_ln110_8"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:47 %zext_ln110_11 = zext i12 %add_ln110_8

]]></Node>
<StgValue><ssdm name="zext_ln110_11"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:48 %conv2_weight_addr_8 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_11

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_8"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:49 %conv2_weight_load_8 = load i12 %conv2_weight_addr_8

]]></Node>
<StgValue><ssdm name="conv2_weight_load_8"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:50 %add_ln110_9 = add i12 %add_ln110_26, i12 9

]]></Node>
<StgValue><ssdm name="add_ln110_9"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:51 %zext_ln110_12 = zext i12 %add_ln110_9

]]></Node>
<StgValue><ssdm name="zext_ln110_12"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:52 %conv2_weight_addr_9 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_12

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_9"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:53 %conv2_weight_load_9 = load i12 %conv2_weight_addr_9

]]></Node>
<StgValue><ssdm name="conv2_weight_load_9"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:54 %add_ln110_10 = add i12 %add_ln110_26, i12 10

]]></Node>
<StgValue><ssdm name="add_ln110_10"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:55 %zext_ln110_13 = zext i12 %add_ln110_10

]]></Node>
<StgValue><ssdm name="zext_ln110_13"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:56 %conv2_weight_addr_10 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_13

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_10"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:57 %conv2_weight_load_10 = load i12 %conv2_weight_addr_10

]]></Node>
<StgValue><ssdm name="conv2_weight_load_10"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:58 %add_ln110_11 = add i12 %add_ln110_26, i12 11

]]></Node>
<StgValue><ssdm name="add_ln110_11"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:59 %zext_ln110_14 = zext i12 %add_ln110_11

]]></Node>
<StgValue><ssdm name="zext_ln110_14"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:60 %conv2_weight_addr_11 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_14

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_11"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:61 %conv2_weight_load_11 = load i12 %conv2_weight_addr_11

]]></Node>
<StgValue><ssdm name="conv2_weight_load_11"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:62 %add_ln110_12 = add i12 %add_ln110_26, i12 12

]]></Node>
<StgValue><ssdm name="add_ln110_12"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:63 %zext_ln110_15 = zext i12 %add_ln110_12

]]></Node>
<StgValue><ssdm name="zext_ln110_15"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:64 %conv2_weight_addr_12 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_15

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_12"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:65 %conv2_weight_load_12 = load i12 %conv2_weight_addr_12

]]></Node>
<StgValue><ssdm name="conv2_weight_load_12"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:66 %add_ln110_13 = add i12 %add_ln110_26, i12 13

]]></Node>
<StgValue><ssdm name="add_ln110_13"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:67 %zext_ln110_16 = zext i12 %add_ln110_13

]]></Node>
<StgValue><ssdm name="zext_ln110_16"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:68 %conv2_weight_addr_13 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_16

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_13"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:69 %conv2_weight_load_13 = load i12 %conv2_weight_addr_13

]]></Node>
<StgValue><ssdm name="conv2_weight_load_13"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:178 %p1_out_data_load = load i11 %p1_out_data_addr

]]></Node>
<StgValue><ssdm name="p1_out_data_load"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:185 %p1_out_data_load_1 = load i11 %p1_out_data_addr_1

]]></Node>
<StgValue><ssdm name="p1_out_data_load_1"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:192 %p1_out_data_load_2 = load i11 %p1_out_data_addr_2

]]></Node>
<StgValue><ssdm name="p1_out_data_load_2"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:199 %p1_out_data_load_3 = load i11 %p1_out_data_addr_3

]]></Node>
<StgValue><ssdm name="p1_out_data_load_3"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:206 %p1_out_data_load_4 = load i11 %p1_out_data_addr_4

]]></Node>
<StgValue><ssdm name="p1_out_data_load_4"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:213 %p1_out_data_load_5 = load i11 %p1_out_data_addr_5

]]></Node>
<StgValue><ssdm name="p1_out_data_load_5"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:220 %p1_out_data_load_6 = load i11 %p1_out_data_addr_6

]]></Node>
<StgValue><ssdm name="p1_out_data_load_6"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:227 %p1_out_data_load_7 = load i11 %p1_out_data_addr_7

]]></Node>
<StgValue><ssdm name="p1_out_data_load_7"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:234 %p1_out_data_load_8 = load i11 %p1_out_data_addr_8

]]></Node>
<StgValue><ssdm name="p1_out_data_load_8"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:241 %p1_out_data_load_9 = load i11 %p1_out_data_addr_9

]]></Node>
<StgValue><ssdm name="p1_out_data_load_9"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:248 %p1_out_data_load_10 = load i11 %p1_out_data_addr_10

]]></Node>
<StgValue><ssdm name="p1_out_data_load_10"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:255 %p1_out_data_load_11 = load i11 %p1_out_data_addr_11

]]></Node>
<StgValue><ssdm name="p1_out_data_load_11"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:262 %p1_out_data_load_12 = load i11 %p1_out_data_addr_12

]]></Node>
<StgValue><ssdm name="p1_out_data_load_12"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:266 %add_ln127_13 = add i11 %add_ln127_10, i11 3

]]></Node>
<StgValue><ssdm name="add_ln127_13"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:267 %zext_ln127_14 = zext i11 %add_ln127_13

]]></Node>
<StgValue><ssdm name="zext_ln127_14"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:268 %p1_out_data_addr_13 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_14

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_13"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:269 %p1_out_data_load_13 = load i11 %p1_out_data_addr_13

]]></Node>
<StgValue><ssdm name="p1_out_data_load_13"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:273 %add_ln127_14 = add i11 %add_ln127_10, i11 4

]]></Node>
<StgValue><ssdm name="add_ln127_14"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:274 %zext_ln127_15 = zext i11 %add_ln127_14

]]></Node>
<StgValue><ssdm name="zext_ln127_15"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:275 %p1_out_data_addr_14 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_14"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:276 %p1_out_data_load_14 = load i11 %p1_out_data_addr_14

]]></Node>
<StgValue><ssdm name="p1_out_data_load_14"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:281 %zext_ln127_16 = zext i11 %add_ln127_15

]]></Node>
<StgValue><ssdm name="zext_ln127_16"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:282 %p1_out_data_addr_15 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_16

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_15"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:283 %p1_out_data_load_15 = load i11 %p1_out_data_addr_15

]]></Node>
<StgValue><ssdm name="p1_out_data_load_15"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:287 %add_ln127_16 = add i11 %add_ln127_15, i11 1

]]></Node>
<StgValue><ssdm name="add_ln127_16"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:288 %zext_ln127_17 = zext i11 %add_ln127_16

]]></Node>
<StgValue><ssdm name="zext_ln127_17"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:289 %p1_out_data_addr_16 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_17

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_16"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:290 %p1_out_data_load_16 = load i11 %p1_out_data_addr_16

]]></Node>
<StgValue><ssdm name="p1_out_data_load_16"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:294 %add_ln127_17 = add i11 %add_ln127_15, i11 2

]]></Node>
<StgValue><ssdm name="add_ln127_17"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:295 %zext_ln127_18 = zext i11 %add_ln127_17

]]></Node>
<StgValue><ssdm name="zext_ln127_18"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:296 %p1_out_data_addr_17 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_18

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_17"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:297 %p1_out_data_load_17 = load i11 %p1_out_data_addr_17

]]></Node>
<StgValue><ssdm name="p1_out_data_load_17"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:301 %add_ln127_18 = add i11 %add_ln127_15, i11 3

]]></Node>
<StgValue><ssdm name="add_ln127_18"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:302 %zext_ln127_19 = zext i11 %add_ln127_18

]]></Node>
<StgValue><ssdm name="zext_ln127_19"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:303 %p1_out_data_addr_18 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_19

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_18"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:304 %p1_out_data_load_18 = load i11 %p1_out_data_addr_18

]]></Node>
<StgValue><ssdm name="p1_out_data_load_18"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:308 %add_ln127_19 = add i11 %add_ln127_15, i11 4

]]></Node>
<StgValue><ssdm name="add_ln127_19"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:309 %zext_ln127_20 = zext i11 %add_ln127_19

]]></Node>
<StgValue><ssdm name="zext_ln127_20"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:310 %p1_out_data_addr_19 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_20

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_19"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:311 %p1_out_data_load_19 = load i11 %p1_out_data_addr_19

]]></Node>
<StgValue><ssdm name="p1_out_data_load_19"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:316 %zext_ln127_21 = zext i11 %add_ln127_20

]]></Node>
<StgValue><ssdm name="zext_ln127_21"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:317 %p1_out_data_addr_20 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_21

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_20"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:318 %p1_out_data_load_20 = load i11 %p1_out_data_addr_20

]]></Node>
<StgValue><ssdm name="p1_out_data_load_20"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:322 %add_ln127_21 = add i11 %add_ln127_20, i11 1

]]></Node>
<StgValue><ssdm name="add_ln127_21"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:323 %zext_ln127_22 = zext i11 %add_ln127_21

]]></Node>
<StgValue><ssdm name="zext_ln127_22"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:324 %p1_out_data_addr_21 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_22

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_21"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:325 %p1_out_data_load_21 = load i11 %p1_out_data_addr_21

]]></Node>
<StgValue><ssdm name="p1_out_data_load_21"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:329 %add_ln127_22 = add i11 %add_ln127_20, i11 2

]]></Node>
<StgValue><ssdm name="add_ln127_22"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:330 %zext_ln127_23 = zext i11 %add_ln127_22

]]></Node>
<StgValue><ssdm name="zext_ln127_23"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:331 %p1_out_data_addr_22 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_23

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_22"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:332 %p1_out_data_load_22 = load i11 %p1_out_data_addr_22

]]></Node>
<StgValue><ssdm name="p1_out_data_load_22"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:336 %add_ln127_23 = add i11 %add_ln127_20, i11 3

]]></Node>
<StgValue><ssdm name="add_ln127_23"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:337 %zext_ln127_24 = zext i11 %add_ln127_23

]]></Node>
<StgValue><ssdm name="zext_ln127_24"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:338 %p1_out_data_addr_23 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_24

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_23"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:339 %p1_out_data_load_23 = load i11 %p1_out_data_addr_23

]]></Node>
<StgValue><ssdm name="p1_out_data_load_23"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge27:343 %add_ln127_24 = add i11 %add_ln127_20, i11 4

]]></Node>
<StgValue><ssdm name="add_ln127_24"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:344 %zext_ln127_25 = zext i11 %add_ln127_24

]]></Node>
<StgValue><ssdm name="zext_ln127_25"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:345 %p1_out_data_addr_24 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_25

]]></Node>
<StgValue><ssdm name="p1_out_data_addr_24"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:346 %p1_out_data_load_24 = load i11 %p1_out_data_addr_24

]]></Node>
<StgValue><ssdm name="p1_out_data_load_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="452" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:21 %conv2_weight_load_1 = load i12 %conv2_weight_addr_1

]]></Node>
<StgValue><ssdm name="conv2_weight_load_1"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:25 %conv2_weight_load_2 = load i12 %conv2_weight_addr_2

]]></Node>
<StgValue><ssdm name="conv2_weight_load_2"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:29 %conv2_weight_load_3 = load i12 %conv2_weight_addr_3

]]></Node>
<StgValue><ssdm name="conv2_weight_load_3"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:33 %conv2_weight_load_4 = load i12 %conv2_weight_addr_4

]]></Node>
<StgValue><ssdm name="conv2_weight_load_4"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:37 %conv2_weight_load_5 = load i12 %conv2_weight_addr_5

]]></Node>
<StgValue><ssdm name="conv2_weight_load_5"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:41 %conv2_weight_load_6 = load i12 %conv2_weight_addr_6

]]></Node>
<StgValue><ssdm name="conv2_weight_load_6"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:45 %conv2_weight_load_7 = load i12 %conv2_weight_addr_7

]]></Node>
<StgValue><ssdm name="conv2_weight_load_7"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:49 %conv2_weight_load_8 = load i12 %conv2_weight_addr_8

]]></Node>
<StgValue><ssdm name="conv2_weight_load_8"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:53 %conv2_weight_load_9 = load i12 %conv2_weight_addr_9

]]></Node>
<StgValue><ssdm name="conv2_weight_load_9"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:57 %conv2_weight_load_10 = load i12 %conv2_weight_addr_10

]]></Node>
<StgValue><ssdm name="conv2_weight_load_10"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:61 %conv2_weight_load_11 = load i12 %conv2_weight_addr_11

]]></Node>
<StgValue><ssdm name="conv2_weight_load_11"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:65 %conv2_weight_load_12 = load i12 %conv2_weight_addr_12

]]></Node>
<StgValue><ssdm name="conv2_weight_load_12"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:69 %conv2_weight_load_13 = load i12 %conv2_weight_addr_13

]]></Node>
<StgValue><ssdm name="conv2_weight_load_13"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:70 %add_ln110_14 = add i12 %add_ln110_26, i12 14

]]></Node>
<StgValue><ssdm name="add_ln110_14"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:71 %zext_ln110_17 = zext i12 %add_ln110_14

]]></Node>
<StgValue><ssdm name="zext_ln110_17"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:72 %conv2_weight_addr_14 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_17

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_14"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:73 %conv2_weight_load_14 = load i12 %conv2_weight_addr_14

]]></Node>
<StgValue><ssdm name="conv2_weight_load_14"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:74 %add_ln110_15 = add i12 %add_ln110_26, i12 15

]]></Node>
<StgValue><ssdm name="add_ln110_15"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:75 %zext_ln110_18 = zext i12 %add_ln110_15

]]></Node>
<StgValue><ssdm name="zext_ln110_18"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:76 %conv2_weight_addr_15 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_18

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_15"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:77 %conv2_weight_load_15 = load i12 %conv2_weight_addr_15

]]></Node>
<StgValue><ssdm name="conv2_weight_load_15"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:78 %add_ln110_16 = add i12 %add_ln110_26, i12 16

]]></Node>
<StgValue><ssdm name="add_ln110_16"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:79 %zext_ln110_19 = zext i12 %add_ln110_16

]]></Node>
<StgValue><ssdm name="zext_ln110_19"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:80 %conv2_weight_addr_16 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_19

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_16"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:81 %conv2_weight_load_16 = load i12 %conv2_weight_addr_16

]]></Node>
<StgValue><ssdm name="conv2_weight_load_16"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:82 %add_ln110_17 = add i12 %add_ln110_26, i12 17

]]></Node>
<StgValue><ssdm name="add_ln110_17"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:83 %zext_ln110_20 = zext i12 %add_ln110_17

]]></Node>
<StgValue><ssdm name="zext_ln110_20"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:84 %conv2_weight_addr_17 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_20

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_17"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:85 %conv2_weight_load_17 = load i12 %conv2_weight_addr_17

]]></Node>
<StgValue><ssdm name="conv2_weight_load_17"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:86 %add_ln110_18 = add i12 %add_ln110_26, i12 18

]]></Node>
<StgValue><ssdm name="add_ln110_18"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:87 %zext_ln110_21 = zext i12 %add_ln110_18

]]></Node>
<StgValue><ssdm name="zext_ln110_21"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:88 %conv2_weight_addr_18 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_21

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_18"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:89 %conv2_weight_load_18 = load i12 %conv2_weight_addr_18

]]></Node>
<StgValue><ssdm name="conv2_weight_load_18"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:90 %add_ln110_19 = add i12 %add_ln110_26, i12 19

]]></Node>
<StgValue><ssdm name="add_ln110_19"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:91 %zext_ln110_22 = zext i12 %add_ln110_19

]]></Node>
<StgValue><ssdm name="zext_ln110_22"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:92 %conv2_weight_addr_19 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_22

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_19"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:93 %conv2_weight_load_19 = load i12 %conv2_weight_addr_19

]]></Node>
<StgValue><ssdm name="conv2_weight_load_19"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:94 %add_ln110_20 = add i12 %add_ln110_26, i12 20

]]></Node>
<StgValue><ssdm name="add_ln110_20"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:95 %zext_ln110_23 = zext i12 %add_ln110_20

]]></Node>
<StgValue><ssdm name="zext_ln110_23"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:96 %conv2_weight_addr_20 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_23

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_20"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:97 %conv2_weight_load_20 = load i12 %conv2_weight_addr_20

]]></Node>
<StgValue><ssdm name="conv2_weight_load_20"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:98 %add_ln110_21 = add i12 %add_ln110_26, i12 21

]]></Node>
<StgValue><ssdm name="add_ln110_21"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:99 %zext_ln110_24 = zext i12 %add_ln110_21

]]></Node>
<StgValue><ssdm name="zext_ln110_24"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:100 %conv2_weight_addr_21 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_24

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_21"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:101 %conv2_weight_load_21 = load i12 %conv2_weight_addr_21

]]></Node>
<StgValue><ssdm name="conv2_weight_load_21"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:102 %add_ln110_22 = add i12 %add_ln110_26, i12 22

]]></Node>
<StgValue><ssdm name="add_ln110_22"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:103 %zext_ln110_25 = zext i12 %add_ln110_22

]]></Node>
<StgValue><ssdm name="zext_ln110_25"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:104 %conv2_weight_addr_22 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_25

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_22"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:105 %conv2_weight_load_22 = load i12 %conv2_weight_addr_22

]]></Node>
<StgValue><ssdm name="conv2_weight_load_22"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:106 %add_ln110_23 = add i12 %add_ln110_26, i12 23

]]></Node>
<StgValue><ssdm name="add_ln110_23"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:107 %zext_ln110_26 = zext i12 %add_ln110_23

]]></Node>
<StgValue><ssdm name="zext_ln110_26"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:108 %conv2_weight_addr_23 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_26

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_23"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:109 %conv2_weight_load_23 = load i12 %conv2_weight_addr_23

]]></Node>
<StgValue><ssdm name="conv2_weight_load_23"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27:110 %add_ln110_24 = add i12 %add_ln110_26, i12 24

]]></Node>
<StgValue><ssdm name="add_ln110_24"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:111 %zext_ln110_27 = zext i12 %add_ln110_24

]]></Node>
<StgValue><ssdm name="zext_ln110_27"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge27:112 %conv2_weight_addr_24 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_27

]]></Node>
<StgValue><ssdm name="conv2_weight_addr_24"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:113 %conv2_weight_load_24 = load i12 %conv2_weight_addr_24

]]></Node>
<StgValue><ssdm name="conv2_weight_load_24"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:179 %bitcast_ln127 = bitcast i32 %p1_out_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:180 %mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:269 %p1_out_data_load_13 = load i11 %p1_out_data_addr_13

]]></Node>
<StgValue><ssdm name="p1_out_data_load_13"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:276 %p1_out_data_load_14 = load i11 %p1_out_data_addr_14

]]></Node>
<StgValue><ssdm name="p1_out_data_load_14"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:283 %p1_out_data_load_15 = load i11 %p1_out_data_addr_15

]]></Node>
<StgValue><ssdm name="p1_out_data_load_15"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:290 %p1_out_data_load_16 = load i11 %p1_out_data_addr_16

]]></Node>
<StgValue><ssdm name="p1_out_data_load_16"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:297 %p1_out_data_load_17 = load i11 %p1_out_data_addr_17

]]></Node>
<StgValue><ssdm name="p1_out_data_load_17"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:304 %p1_out_data_load_18 = load i11 %p1_out_data_addr_18

]]></Node>
<StgValue><ssdm name="p1_out_data_load_18"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:311 %p1_out_data_load_19 = load i11 %p1_out_data_addr_19

]]></Node>
<StgValue><ssdm name="p1_out_data_load_19"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:318 %p1_out_data_load_20 = load i11 %p1_out_data_addr_20

]]></Node>
<StgValue><ssdm name="p1_out_data_load_20"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:325 %p1_out_data_load_21 = load i11 %p1_out_data_addr_21

]]></Node>
<StgValue><ssdm name="p1_out_data_load_21"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:332 %p1_out_data_load_22 = load i11 %p1_out_data_addr_22

]]></Node>
<StgValue><ssdm name="p1_out_data_load_22"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:339 %p1_out_data_load_23 = load i11 %p1_out_data_addr_23

]]></Node>
<StgValue><ssdm name="p1_out_data_load_23"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge27:346 %p1_out_data_load_24 = load i11 %p1_out_data_addr_24

]]></Node>
<StgValue><ssdm name="p1_out_data_load_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="523" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:73 %conv2_weight_load_14 = load i12 %conv2_weight_addr_14

]]></Node>
<StgValue><ssdm name="conv2_weight_load_14"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:77 %conv2_weight_load_15 = load i12 %conv2_weight_addr_15

]]></Node>
<StgValue><ssdm name="conv2_weight_load_15"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:81 %conv2_weight_load_16 = load i12 %conv2_weight_addr_16

]]></Node>
<StgValue><ssdm name="conv2_weight_load_16"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:85 %conv2_weight_load_17 = load i12 %conv2_weight_addr_17

]]></Node>
<StgValue><ssdm name="conv2_weight_load_17"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:89 %conv2_weight_load_18 = load i12 %conv2_weight_addr_18

]]></Node>
<StgValue><ssdm name="conv2_weight_load_18"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:93 %conv2_weight_load_19 = load i12 %conv2_weight_addr_19

]]></Node>
<StgValue><ssdm name="conv2_weight_load_19"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:97 %conv2_weight_load_20 = load i12 %conv2_weight_addr_20

]]></Node>
<StgValue><ssdm name="conv2_weight_load_20"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:101 %conv2_weight_load_21 = load i12 %conv2_weight_addr_21

]]></Node>
<StgValue><ssdm name="conv2_weight_load_21"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:105 %conv2_weight_load_22 = load i12 %conv2_weight_addr_22

]]></Node>
<StgValue><ssdm name="conv2_weight_load_22"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:109 %conv2_weight_load_23 = load i12 %conv2_weight_addr_23

]]></Node>
<StgValue><ssdm name="conv2_weight_load_23"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge27:113 %conv2_weight_load_24 = load i12 %conv2_weight_addr_24

]]></Node>
<StgValue><ssdm name="conv2_weight_load_24"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:180 %mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:186 %bitcast_ln127_1 = bitcast i32 %p1_out_data_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_1"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:187 %mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:193 %bitcast_ln127_2 = bitcast i32 %p1_out_data_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_2"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:194 %mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:200 %bitcast_ln127_3 = bitcast i32 %p1_out_data_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_3"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:201 %mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:207 %bitcast_ln127_4 = bitcast i32 %p1_out_data_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_4"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:208 %mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:214 %bitcast_ln127_5 = bitcast i32 %p1_out_data_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln127_5"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:215 %mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:221 %bitcast_ln127_6 = bitcast i32 %p1_out_data_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln127_6"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:222 %mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:228 %bitcast_ln127_7 = bitcast i32 %p1_out_data_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln127_7"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:229 %mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:235 %bitcast_ln127_8 = bitcast i32 %p1_out_data_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln127_8"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:236 %mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:242 %bitcast_ln127_9 = bitcast i32 %p1_out_data_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln127_9"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:243 %mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:249 %bitcast_ln127_10 = bitcast i32 %p1_out_data_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln127_10"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:250 %mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:256 %bitcast_ln127_11 = bitcast i32 %p1_out_data_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln127_11"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:257 %mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:263 %bitcast_ln127_12 = bitcast i32 %p1_out_data_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln127_12"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:264 %mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:270 %bitcast_ln127_13 = bitcast i32 %p1_out_data_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln127_13"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:271 %mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="561" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:180 %mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:187 %mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:194 %mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:201 %mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:208 %mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:215 %mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:222 %mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:229 %mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:236 %mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:243 %mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:250 %mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:257 %mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:264 %mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:271 %mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:277 %bitcast_ln127_14 = bitcast i32 %p1_out_data_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln127_14"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:278 %mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:284 %bitcast_ln127_15 = bitcast i32 %p1_out_data_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln127_15"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:285 %mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:291 %bitcast_ln127_16 = bitcast i32 %p1_out_data_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln127_16"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:292 %mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:298 %bitcast_ln127_17 = bitcast i32 %p1_out_data_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln127_17"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:299 %mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:305 %bitcast_ln127_18 = bitcast i32 %p1_out_data_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln127_18"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:306 %mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:312 %bitcast_ln127_19 = bitcast i32 %p1_out_data_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln127_19"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:313 %mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:319 %bitcast_ln127_20 = bitcast i32 %p1_out_data_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln127_20"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:320 %mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:326 %bitcast_ln127_21 = bitcast i32 %p1_out_data_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln127_21"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:327 %mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:333 %bitcast_ln127_22 = bitcast i32 %p1_out_data_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln127_22"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:334 %mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:340 %bitcast_ln127_23 = bitcast i32 %p1_out_data_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln127_23"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:341 %mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge27:347 %bitcast_ln127_24 = bitcast i32 %p1_out_data_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln127_24"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:348 %mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="597" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:180 %mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:187 %mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:194 %mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:201 %mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:208 %mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:215 %mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:222 %mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:229 %mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:236 %mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:243 %mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:250 %mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:257 %mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:264 %mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:271 %mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:278 %mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:285 %mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:292 %mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:299 %mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:306 %mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:313 %mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:320 %mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:327 %mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:334 %mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:341 %mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:348 %mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="622" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:181 %accum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:187 %mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:194 %mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:201 %mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:208 %mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:215 %mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:222 %mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:229 %mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:236 %mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:243 %mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:250 %mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:257 %mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:264 %mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:271 %mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:278 %mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:285 %mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:292 %mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:299 %mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:306 %mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:313 %mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:320 %mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:327 %mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:334 %mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:341 %mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:348 %mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="647" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:181 %accum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:278 %mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:285 %mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:292 %mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:299 %mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:306 %mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:313 %mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:320 %mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:327 %mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:334 %mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:341 %mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:348 %mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="659" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:181 %accum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="660" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:181 %accum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="661" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:181 %accum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="662" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:188 %accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_1_0_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="663" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:188 %accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_1_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="664" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:188 %accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_1_0_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="665" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:188 %accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_1_0_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="666" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:188 %accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="accum_1_0_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="667" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:195 %accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_1_0_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="668" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:195 %accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_1_0_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="669" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:195 %accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_1_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="670" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:195 %accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_1_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="671" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:195 %accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="accum_1_0_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="672" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:202 %accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_1_0_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="673" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:202 %accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_1_0_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="674" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:202 %accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_1_0_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="675" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:202 %accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_1_0_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="676" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:202 %accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="accum_1_0_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="677" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:209 %accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_1_0_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="678" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:209 %accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_1_0_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="679" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:209 %accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_1_0_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="680" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:209 %accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_1_0_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="681" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:209 %accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="accum_1_0_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="682" st_id="36" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:216 %accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="683" st_id="37" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:216 %accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="684" st_id="38" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:216 %accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="685" st_id="39" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:216 %accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="686" st_id="40" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:216 %accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="687" st_id="41" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:223 %accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="accum_1_1_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="688" st_id="42" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:223 %accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="accum_1_1_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="689" st_id="43" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:223 %accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="accum_1_1_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="690" st_id="44" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:223 %accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="accum_1_1_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="691" st_id="45" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:223 %accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="accum_1_1_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="692" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:230 %accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="accum_1_1_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="693" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:230 %accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="accum_1_1_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="694" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:230 %accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="accum_1_1_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="695" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:230 %accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="accum_1_1_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="696" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:230 %accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="accum_1_1_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="697" st_id="51" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:237 %accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="accum_1_1_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="698" st_id="52" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:237 %accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="accum_1_1_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="699" st_id="53" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:237 %accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="accum_1_1_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="700" st_id="54" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:237 %accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="accum_1_1_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="701" st_id="55" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:237 %accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="accum_1_1_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="702" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:244 %accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="accum_1_1_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="703" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:244 %accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="accum_1_1_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="704" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:244 %accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="accum_1_1_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="705" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:244 %accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="accum_1_1_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="706" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:244 %accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="accum_1_1_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="707" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:251 %accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="708" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:251 %accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="709" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:251 %accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="710" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:251 %accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="711" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:251 %accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="accum_1_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="712" st_id="66" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:258 %accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="accum_1_2_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="713" st_id="67" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:258 %accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="accum_1_2_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="714" st_id="68" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:258 %accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="accum_1_2_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="715" st_id="69" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:258 %accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="accum_1_2_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="716" st_id="70" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:258 %accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="accum_1_2_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="717" st_id="71" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:265 %accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="accum_1_2_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="718" st_id="72" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:265 %accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="accum_1_2_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="719" st_id="73" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:265 %accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="accum_1_2_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="720" st_id="74" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:265 %accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="accum_1_2_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="721" st_id="75" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:265 %accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="accum_1_2_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="722" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:272 %accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="accum_1_2_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="723" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:272 %accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="accum_1_2_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="724" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:272 %accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="accum_1_2_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="725" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:272 %accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="accum_1_2_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="726" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:272 %accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="accum_1_2_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="727" st_id="81" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:279 %accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="accum_1_2_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="728" st_id="82" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:279 %accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="accum_1_2_4"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="729" st_id="83" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:279 %accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="accum_1_2_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="730" st_id="84" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:279 %accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="accum_1_2_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="731" st_id="85" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:279 %accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="accum_1_2_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="732" st_id="86" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:286 %accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="733" st_id="87" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:286 %accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="734" st_id="88" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:286 %accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="735" st_id="89" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:286 %accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="736" st_id="90" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:286 %accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="accum_1_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="737" st_id="91" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:293 %accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="accum_1_3_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="738" st_id="92" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:293 %accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="accum_1_3_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="739" st_id="93" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:293 %accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="accum_1_3_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="740" st_id="94" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:293 %accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="accum_1_3_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="741" st_id="95" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:293 %accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="accum_1_3_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="742" st_id="96" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:300 %accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="accum_1_3_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="743" st_id="97" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:300 %accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="accum_1_3_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="744" st_id="98" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:300 %accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="accum_1_3_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="745" st_id="99" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:300 %accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="accum_1_3_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="746" st_id="100" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:300 %accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="accum_1_3_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="747" st_id="101" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:307 %accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="accum_1_3_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="748" st_id="102" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:307 %accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="accum_1_3_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="749" st_id="103" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:307 %accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="accum_1_3_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="750" st_id="104" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:307 %accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="accum_1_3_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="751" st_id="105" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:307 %accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="accum_1_3_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="752" st_id="106" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:314 %accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="accum_1_3_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="753" st_id="107" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:314 %accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="accum_1_3_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="754" st_id="108" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:314 %accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="accum_1_3_4"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="755" st_id="109" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:314 %accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="accum_1_3_4"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="756" st_id="110" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:314 %accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="accum_1_3_4"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="757" st_id="111" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:321 %accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="758" st_id="112" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:321 %accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="759" st_id="113" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:321 %accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="760" st_id="114" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:321 %accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="761" st_id="115" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:321 %accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="accum_1_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="762" st_id="116" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:328 %accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="accum_1_4_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="763" st_id="117" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:328 %accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="accum_1_4_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="764" st_id="118" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:328 %accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="accum_1_4_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="765" st_id="119" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:328 %accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="accum_1_4_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="766" st_id="120" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:328 %accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="accum_1_4_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="767" st_id="121" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:335 %accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="accum_1_4_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="768" st_id="122" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:335 %accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="accum_1_4_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="769" st_id="123" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:335 %accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="accum_1_4_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="770" st_id="124" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:335 %accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="accum_1_4_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="771" st_id="125" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:335 %accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="accum_1_4_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="772" st_id="126" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:342 %accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="accum_1_4_3"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="773" st_id="127" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:342 %accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="accum_1_4_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="774" st_id="128" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:342 %accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="accum_1_4_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="775" st_id="129" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:342 %accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="accum_1_4_3"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="776" st_id="130" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:342 %accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="accum_1_4_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="777" st_id="131" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:349 %accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="accum_1_4_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="778" st_id="132" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:349 %accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="accum_1_4_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="779" st_id="133" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:349 %accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="accum_1_4_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="780" st_id="134" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:349 %accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="accum_1_4_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="781" st_id="135" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:349 %accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="accum_1_4_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="782" st_id="136" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:356 %add = fadd i32 %out_data_load, i32 %accum_1_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="783" st_id="137" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:356 %add = fadd i32 %out_data_load, i32 %accum_1_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="784" st_id="138" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:356 %add = fadd i32 %out_data_load, i32 %accum_1_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="785" st_id="139" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:356 %add = fadd i32 %out_data_load, i32 %accum_1_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="795" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0">
<![CDATA[
._crit_edge32.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="786" st_id="140" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27:356 %add = fadd i32 %out_data_load, i32 %accum_1_4_4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="787" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge27:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="788" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge27:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="789" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge27:120 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="790" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge27:125 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_5_VITIS_LOOP_112_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="791" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge27:169 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="792" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge27:172 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="793" st_id="141" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge27:357 %store_ln131 = store i32 %add, i11 %pZ

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="794" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27:366 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
