
*** Running vivado
    with args -log iq_pid_vco_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iq_pid_vco_wrapper.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source iq_pid_vco_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
Command: synth_design -top iq_pid_vco_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1931 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.434 ; gain = 216.250 ; free physical = 1037 ; free virtual = 8138
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:13]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_ad9767_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_ad9767_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_ad9767_0_0' (1#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_ad9767_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_adc1_offset_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_adc1_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_adc1_offset_0' (2#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_adc1_offset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_axi_interconnect_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1522]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_3H8Q9V' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4007]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_3H8Q9V' (3#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4007]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3O7866' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4153]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3O7866' (4#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4153]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_4ENM7T' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4299]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_4ENM7T' (5#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4299]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_3Z9OH0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4445]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_3Z9OH0' (6#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4445]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_2VK5MF' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4591]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_2VK5MF' (7#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4591]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_3B2UEI' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4737]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_3B2UEI' (8#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4737]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_2JZZNX' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4883]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_2JZZNX' (9#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:4883]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_2CWRIO' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5029]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_2CWRIO' (10#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5029]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_BHAZV' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5175]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_BHAZV' (11#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5175]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_5RJSM' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5321]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_5RJSM' (12#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5321]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_UYAGPZ' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5467]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_UYAGPZ' (13#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5467]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_UL3J22' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5613]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_UL3J22' (14#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5613]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_U7R671' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5759]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_U7R671' (15#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5759]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_UBW64G' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5905]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_UBW64G' (16#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:5905]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_T8BQZ7' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:6051]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_T8BQZ7' (17#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:6051]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1KYVKMO' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:6197]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_auto_pc_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_auto_pc_0' (18#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1KYVKMO' (19#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:6197]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_xbar_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_xbar_0' (20#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_axi_interconnect_0_0' (21#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1522]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dac1_offset_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dac1_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dac1_offset_0' (22#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dac1_offset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dac2_offset' of module 'iq_pid_vco_wrapper_dac1_offset_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:929]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dds_ampl_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dds_ampl_0' (23#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds_ampl' of module 'iq_pid_vco_wrapper_dds_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:958]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dds_f0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_f0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dds_f0_0' (24#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_f0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dds_nco_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dds_nco_0' (25#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds_nco' of module 'iq_pid_vco_wrapper_dds_nco_0' requires 42 connections, but only 34 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1017]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dds_offset_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dds_offset_0' (26#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_offset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds_offset' of module 'iq_pid_vco_wrapper_dds_offset_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1052]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dds_range_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_range_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dds_range_0' (27#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_range_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds_range' of module 'iq_pid_vco_wrapper_dds_range_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1081]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0' (28#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_mixer_sin_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_mixer_sin_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_mixer_sin_0_0' (29#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_mixer_sin_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'demod_mixer' of module 'iq_pid_vco_wrapper_mixer_sin_0_0' requires 14 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1140]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dds_nco_1' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_nco_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dds_nco_1' (30#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dds_nco_1_stub.v:6]
WARNING: [Synth 8-350] instance 'demod_nco' of module 'iq_pid_vco_wrapper_dds_nco_1' requires 42 connections, but only 36 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1154]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_dupplReal_1_to_2_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_dupplReal_1_to_2_0_0' (31#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dupplReal_1_to_2_0' of module 'iq_pid_vco_wrapper_dupplReal_1_to_2_0_0' requires 15 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1191]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_expanderReal_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_expanderReal_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_expanderReal_0_0' (32#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_expanderReal_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0' of module 'iq_pid_vco_wrapper_expanderReal_0_0' requires 10 connections, but only 9 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1205]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_ltc2145_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_ltc2145_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_ltc2145_0_0' (33#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_ltc2145_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ltc2145_0' of module 'iq_pid_vco_wrapper_ltc2145_0_0' requires 15 connections, but only 11 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1215]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_pid_kd_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_kd_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_pid_kd_0' (34#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_kd_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid_kd' of module 'iq_pid_vco_wrapper_pid_kd_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1227]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_pid_ki_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_ki_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_pid_ki_0' (35#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_ki_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid_ki' of module 'iq_pid_vco_wrapper_pid_ki_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1254]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_pid_kp_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_kp_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_pid_kp_0' (36#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_kp_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid_kp' of module 'iq_pid_vco_wrapper_pid_kp_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1281]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_pid_rst_int_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_rst_int_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_pid_rst_int_0' (37#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_rst_int_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid_rst_int' of module 'iq_pid_vco_wrapper_pid_rst_int_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1308]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_pid_setpoint_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_setpoint_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_pid_setpoint_0' (38#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_setpoint_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid_setpoint' of module 'iq_pid_vco_wrapper_pid_setpoint_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1335]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_pid_sign_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_sign_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_pid_sign_0' (39#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_pid_sign_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid_sign' of module 'iq_pid_vco_wrapper_pid_sign_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1362]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_proc_sys_reset_0_0' (40#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'iq_pid_vco_wrapper_proc_sys_reset_0_0' requires 10 connections, but only 8 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1389]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_processing_system7_0_0' (41#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'iq_pid_vco_wrapper_processing_system7_0_0' requires 88 connections, but only 67 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1398]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_red_pitaya_pidv3_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_red_pitaya_pidv3_0_0' (42#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'ki_i' does not match port width (18) of module 'iq_pid_vco_wrapper_red_pitaya_pidv3_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1477]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0' (43#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'redpitaya_adc_dac_clk_0' of module 'iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0' requires 9 connections, but only 8 given [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1481]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_twoInMult_dds_ampl_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_twoInMult_dds_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_twoInMult_dds_ampl_0' (44#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_twoInMult_dds_ampl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_twoInMult_dds_range_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_twoInMult_dds_range_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_twoInMult_dds_range_0' (45#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_twoInMult_dds_range_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_xlconstant_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_xlconstant_0_0' (46#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_xlconstant_1_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_xlconstant_1_0' (47#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_xlslice_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_xlslice_0_0' (48#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_xlslice_0_1' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlslice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_xlslice_0_1' (49#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/realtime/iq_pid_vco_wrapper_xlslice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper' (50#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:13]
WARNING: [Synth 8-3331] design s00_couplers_imp_1KYVKMO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1KYVKMO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_T8BQZ7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_T8BQZ7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_T8BQZ7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_T8BQZ7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_UBW64G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_UBW64G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_UBW64G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_UBW64G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_U7R671 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_U7R671 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_U7R671 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_U7R671 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_UL3J22 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_UL3J22 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_UL3J22 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_UL3J22 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_UYAGPZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_UYAGPZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_UYAGPZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_UYAGPZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_5RJSM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_5RJSM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_5RJSM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_5RJSM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_BHAZV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_BHAZV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_BHAZV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_BHAZV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_2CWRIO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_2CWRIO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_2CWRIO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_2CWRIO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_2JZZNX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_2JZZNX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_2JZZNX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_2JZZNX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_3B2UEI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_3B2UEI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_3B2UEI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_3B2UEI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_2VK5MF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_2VK5MF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_2VK5MF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_2VK5MF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_3Z9OH0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_3Z9OH0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_3Z9OH0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_3Z9OH0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4ENM7T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4ENM7T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4ENM7T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4ENM7T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3O7866 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3O7866 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3O7866 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3O7866 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3H8Q9V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3H8Q9V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3H8Q9V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3H8Q9V has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.902 ; gain = 256.719 ; free physical = 994 ; free virtual = 8097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.902 ; gain = 256.719 ; free physical = 994 ; free virtual = 8096
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_ad9767_0_0' instantiated as 'ad9767_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:525]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_adc1_offset_0' instantiated as 'adc1_offset' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:541]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_auto_pc_0' instantiated as 'axi_interconnect_0/s00_couplers/auto_pc' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:6440]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dac1_offset_0' instantiated as 'dac2_offset' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:929]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dds_ampl_0' instantiated as 'dds_ampl' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:958]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dds_f0_0' instantiated as 'dds_f0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:987]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dds_nco_0' instantiated as 'dds_nco' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1017]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dds_nco_1' instantiated as 'demod_nco' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1154]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dds_offset_0' instantiated as 'dds_offset' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1052]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dds_range_0' instantiated as 'dds_range' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1081]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_dupplReal_1_to_2_0_0' instantiated as 'dupplReal_1_to_2_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1191]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_expanderReal_0_0' instantiated as 'expanderReal_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1205]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0' instantiated as 'demod_fir' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1110]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_ltc2145_0_0' instantiated as 'ltc2145_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1215]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_mixer_sin_0_0' instantiated as 'demod_mixer' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1140]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_pid_kd_0' instantiated as 'pid_kd' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1227]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_pid_ki_0' instantiated as 'pid_ki' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1254]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_pid_kp_0' instantiated as 'pid_kp' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1281]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_pid_rst_int_0' instantiated as 'pid_rst_int' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1308]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_pid_setpoint_0' instantiated as 'pid_setpoint' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1335]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_pid_sign_0' instantiated as 'pid_sign' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1362]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_proc_sys_reset_0_0' instantiated as 'proc_sys_reset_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1389]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_processing_system7_0_0' instantiated as 'processing_system7_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1398]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_red_pitaya_pidv3_0_0' instantiated as 'red_pitaya_pidv3_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1466]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0' instantiated as 'redpitaya_adc_dac_clk_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1481]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_twoInMult_dds_ampl_0' instantiated as 'twoInMult_dds_ampl' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1490]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_twoInMult_dds_range_0' instantiated as 'twoInMult_dds_range' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1500]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_xbar_0' instantiated as 'axi_interconnect_0/xbar' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:3964]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_xlconstant_0_0' instantiated as 'xlconstant_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1510]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_xlconstant_1_0' instantiated as 'xlconstant_1' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1512]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_xlslice_0_0' instantiated as 'xlslice_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1514]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iq_pid_vco_wrapper_xlslice_0_1' instantiated as 'xlslice_1' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/hdl/iq_pid_vco_wrapper.v:1517]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp/iq_pid_vco_wrapper_ad9767_0_0_in_context.xdc] for cell 'ad9767_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp/iq_pid_vco_wrapper_ad9767_0_0_in_context.xdc] for cell 'ad9767_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_2/iq_pid_vco_wrapper_adc1_offset_0_in_context.xdc] for cell 'adc1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_2/iq_pid_vco_wrapper_adc1_offset_0_in_context.xdc] for cell 'adc1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_3/iq_pid_vco_wrapper_xbar_0_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_3/iq_pid_vco_wrapper_xbar_0_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_4/iq_pid_vco_wrapper_dac1_offset_0_in_context.xdc] for cell 'dac2_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_4/iq_pid_vco_wrapper_dac1_offset_0_in_context.xdc] for cell 'dac2_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_5/iq_pid_vco_wrapper_dds_ampl_0_in_context.xdc] for cell 'dds_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_5/iq_pid_vco_wrapper_dds_ampl_0_in_context.xdc] for cell 'dds_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_6/iq_pid_vco_wrapper_dds_f0_0_in_context.xdc] for cell 'dds_f0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_6/iq_pid_vco_wrapper_dds_f0_0_in_context.xdc] for cell 'dds_f0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_7/iq_pid_vco_wrapper_dds_nco_0_in_context.xdc] for cell 'dds_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_7/iq_pid_vco_wrapper_dds_nco_0_in_context.xdc] for cell 'dds_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_8/iq_pid_vco_wrapper_dds_offset_0_in_context.xdc] for cell 'dds_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_8/iq_pid_vco_wrapper_dds_offset_0_in_context.xdc] for cell 'dds_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_9/iq_pid_vco_wrapper_dds_range_0_in_context.xdc] for cell 'dds_range'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_9/iq_pid_vco_wrapper_dds_range_0_in_context.xdc] for cell 'dds_range'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_10/iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_in_context.xdc] for cell 'dupplReal_1_to_2_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_10/iq_pid_vco_wrapper_dupplReal_1_to_2_0_0_in_context.xdc] for cell 'dupplReal_1_to_2_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_11/iq_pid_vco_wrapper_expanderReal_0_0_in_context.xdc] for cell 'expanderReal_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_11/iq_pid_vco_wrapper_expanderReal_0_0_in_context.xdc] for cell 'expanderReal_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_12/iq_pid_vco_wrapper_ltc2145_0_0_in_context.xdc] for cell 'ltc2145_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_12/iq_pid_vco_wrapper_ltc2145_0_0_in_context.xdc] for cell 'ltc2145_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_13/iq_pid_vco_wrapper_pid_kd_0_in_context.xdc] for cell 'pid_kd'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_13/iq_pid_vco_wrapper_pid_kd_0_in_context.xdc] for cell 'pid_kd'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_14/iq_pid_vco_wrapper_pid_ki_0_in_context.xdc] for cell 'pid_ki'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_14/iq_pid_vco_wrapper_pid_ki_0_in_context.xdc] for cell 'pid_ki'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_15/iq_pid_vco_wrapper_pid_kp_0_in_context.xdc] for cell 'pid_kp'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_15/iq_pid_vco_wrapper_pid_kp_0_in_context.xdc] for cell 'pid_kp'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_16/iq_pid_vco_wrapper_pid_rst_int_0_in_context.xdc] for cell 'pid_rst_int'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_16/iq_pid_vco_wrapper_pid_rst_int_0_in_context.xdc] for cell 'pid_rst_int'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_17/iq_pid_vco_wrapper_pid_setpoint_0_in_context.xdc] for cell 'pid_setpoint'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_17/iq_pid_vco_wrapper_pid_setpoint_0_in_context.xdc] for cell 'pid_setpoint'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_18/iq_pid_vco_wrapper_pid_sign_0_in_context.xdc] for cell 'pid_sign'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_18/iq_pid_vco_wrapper_pid_sign_0_in_context.xdc] for cell 'pid_sign'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_19/iq_pid_vco_wrapper_proc_sys_reset_0_0_in_context.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_19/iq_pid_vco_wrapper_proc_sys_reset_0_0_in_context.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_21/iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_in_context.xdc] for cell 'red_pitaya_pidv3_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_21/iq_pid_vco_wrapper_red_pitaya_pidv3_0_0_in_context.xdc] for cell 'red_pitaya_pidv3_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_22/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc] for cell 'redpitaya_adc_dac_clk_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_22/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc] for cell 'redpitaya_adc_dac_clk_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_23/iq_pid_vco_wrapper_twoInMult_dds_ampl_0_in_context.xdc] for cell 'twoInMult_dds_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_23/iq_pid_vco_wrapper_twoInMult_dds_ampl_0_in_context.xdc] for cell 'twoInMult_dds_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_24/iq_pid_vco_wrapper_twoInMult_dds_range_0_in_context.xdc] for cell 'twoInMult_dds_range'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_24/iq_pid_vco_wrapper_twoInMult_dds_range_0_in_context.xdc] for cell 'twoInMult_dds_range'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_25/iq_pid_vco_wrapper_xlconstant_0_0_in_context.xdc] for cell 'xlconstant_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_25/iq_pid_vco_wrapper_xlconstant_0_0_in_context.xdc] for cell 'xlconstant_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_26/iq_pid_vco_wrapper_xlconstant_1_0_in_context.xdc] for cell 'xlconstant_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_26/iq_pid_vco_wrapper_xlconstant_1_0_in_context.xdc] for cell 'xlconstant_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_27/iq_pid_vco_wrapper_xlslice_0_0_in_context.xdc] for cell 'xlslice_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_27/iq_pid_vco_wrapper_xlslice_0_0_in_context.xdc] for cell 'xlslice_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_28/iq_pid_vco_wrapper_mixer_sin_0_0_in_context.xdc] for cell 'demod_mixer'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_28/iq_pid_vco_wrapper_mixer_sin_0_0_in_context.xdc] for cell 'demod_mixer'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_29/iq_pid_vco_wrapper_dds_nco_1_in_context.xdc] for cell 'demod_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_29/iq_pid_vco_wrapper_dds_nco_1_in_context.xdc] for cell 'demod_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_30/iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_in_context.xdc] for cell 'demod_fir'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_30/iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_in_context.xdc] for cell 'demod_fir'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_31/iq_pid_vco_wrapper_xlslice_0_0_in_context.xdc] for cell 'xlslice_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_31/iq_pid_vco_wrapper_xlslice_0_0_in_context.xdc] for cell 'xlslice_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_32/iq_pid_vco_wrapper_auto_pc_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_32/iq_pid_vco_wrapper_auto_pc_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/iq_pid_vco_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/iq_pid_vco_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/iq_pid_vco_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/iq_pid_vco_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/iq_pid_vco_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/iq_pid_vco_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1525.586 ; gain = 0.000 ; free physical = 818 ; free virtual = 7920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 818 ; free virtual = 7920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 818 ; free virtual = 7920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_20/iq_pid_vco_wrapper_processing_system7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_22/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_22/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_22/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  /home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/.Xil/Vivado-1923-ux305/dcp_22/iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for ad9767_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dac2_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_f0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for demod_fir. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for demod_mixer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for demod_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dupplReal_1_to_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ltc2145_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid_kd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid_ki. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid_kp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid_rst_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid_setpoint. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid_sign. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for red_pitaya_pidv3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_adc_dac_clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_dds_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_dds_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 818 ; free virtual = 7920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 818 ; free virtual = 7920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M10_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M10_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M11_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M11_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M12_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M12_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M13_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M13_ARESETN
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M14_ACLK
WARNING: [Synth 8-3331] design iq_pid_vco_wrapper_axi_interconnect_0_0 has unconnected port M14_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 802 ; free virtual = 7905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK1' to pin 'processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK2' to pin 'processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK3' to pin 'processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/adc_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_adc_clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_2clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_2clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_2ph_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_2ph_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/ser_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_ser_clk_o/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 774 ; free virtual = 7876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 774 ; free virtual = 7876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |iq_pid_vco_wrapper_ad9767_0_0                         |         1|
|2     |iq_pid_vco_wrapper_adc1_offset_0                      |         1|
|3     |iq_pid_vco_wrapper_xbar_0                             |         1|
|4     |iq_pid_vco_wrapper_auto_pc_0                          |         1|
|5     |iq_pid_vco_wrapper_dac1_offset_0                      |         1|
|6     |iq_pid_vco_wrapper_dds_ampl_0                         |         1|
|7     |iq_pid_vco_wrapper_dds_f0_0                           |         1|
|8     |iq_pid_vco_wrapper_dds_nco_0                          |         1|
|9     |iq_pid_vco_wrapper_dds_offset_0                       |         1|
|10    |iq_pid_vco_wrapper_dds_range_0                        |         1|
|11    |iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0 |         1|
|12    |iq_pid_vco_wrapper_mixer_sin_0_0                      |         1|
|13    |iq_pid_vco_wrapper_dds_nco_1                          |         1|
|14    |iq_pid_vco_wrapper_dupplReal_1_to_2_0_0               |         1|
|15    |iq_pid_vco_wrapper_expanderReal_0_0                   |         1|
|16    |iq_pid_vco_wrapper_ltc2145_0_0                        |         1|
|17    |iq_pid_vco_wrapper_pid_kd_0                           |         1|
|18    |iq_pid_vco_wrapper_pid_ki_0                           |         1|
|19    |iq_pid_vco_wrapper_pid_kp_0                           |         1|
|20    |iq_pid_vco_wrapper_pid_rst_int_0                      |         1|
|21    |iq_pid_vco_wrapper_pid_setpoint_0                     |         1|
|22    |iq_pid_vco_wrapper_pid_sign_0                         |         1|
|23    |iq_pid_vco_wrapper_proc_sys_reset_0_0                 |         1|
|24    |iq_pid_vco_wrapper_processing_system7_0_0             |         1|
|25    |iq_pid_vco_wrapper_red_pitaya_pidv3_0_0               |         1|
|26    |iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0          |         1|
|27    |iq_pid_vco_wrapper_twoInMult_dds_ampl_0               |         1|
|28    |iq_pid_vco_wrapper_twoInMult_dds_range_0              |         1|
|29    |iq_pid_vco_wrapper_xlconstant_0_0                     |         1|
|30    |iq_pid_vco_wrapper_xlconstant_1_0                     |         1|
|31    |iq_pid_vco_wrapper_xlslice_0_0                        |         1|
|32    |iq_pid_vco_wrapper_xlslice_0_1                        |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------+------+
|      |Cell                                                  |Count |
+------+------------------------------------------------------+------+
|1     |iq_pid_vco_wrapper_ad9767_0_0                         |     1|
|2     |iq_pid_vco_wrapper_adc1_offset_0                      |     1|
|3     |iq_pid_vco_wrapper_auto_pc_0                          |     1|
|4     |iq_pid_vco_wrapper_dac1_offset_0                      |     1|
|5     |iq_pid_vco_wrapper_dds_ampl_0                         |     1|
|6     |iq_pid_vco_wrapper_dds_f0_0                           |     1|
|7     |iq_pid_vco_wrapper_dds_nco_0                          |     1|
|8     |iq_pid_vco_wrapper_dds_nco_1                          |     1|
|9     |iq_pid_vco_wrapper_dds_offset_0                       |     1|
|10    |iq_pid_vco_wrapper_dds_range_0                        |     1|
|11    |iq_pid_vco_wrapper_dupplReal_1_to_2_0_0               |     1|
|12    |iq_pid_vco_wrapper_expanderReal_0_0                   |     1|
|13    |iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0 |     1|
|14    |iq_pid_vco_wrapper_ltc2145_0_0                        |     1|
|15    |iq_pid_vco_wrapper_mixer_sin_0_0                      |     1|
|16    |iq_pid_vco_wrapper_pid_kd_0                           |     1|
|17    |iq_pid_vco_wrapper_pid_ki_0                           |     1|
|18    |iq_pid_vco_wrapper_pid_kp_0                           |     1|
|19    |iq_pid_vco_wrapper_pid_rst_int_0                      |     1|
|20    |iq_pid_vco_wrapper_pid_setpoint_0                     |     1|
|21    |iq_pid_vco_wrapper_pid_sign_0                         |     1|
|22    |iq_pid_vco_wrapper_proc_sys_reset_0_0                 |     1|
|23    |iq_pid_vco_wrapper_processing_system7_0_0             |     1|
|24    |iq_pid_vco_wrapper_red_pitaya_pidv3_0_0               |     1|
|25    |iq_pid_vco_wrapper_redpitaya_adc_dac_clk_0_0          |     1|
|26    |iq_pid_vco_wrapper_twoInMult_dds_ampl_0               |     1|
|27    |iq_pid_vco_wrapper_twoInMult_dds_range_0              |     1|
|28    |iq_pid_vco_wrapper_xbar_0                             |     1|
|29    |iq_pid_vco_wrapper_xlconstant_0_0                     |     1|
|30    |iq_pid_vco_wrapper_xlconstant_1_0                     |     1|
|31    |iq_pid_vco_wrapper_xlslice_0_0                        |     1|
|32    |iq_pid_vco_wrapper_xlslice_0_1                        |     1|
|33    |IBUF                                                  |    28|
|34    |OBUF                                                  |    19|
+------+------------------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------------------+------+
|      |Instance             |Module                                  |Cells |
+------+---------------------+----------------------------------------+------+
|1     |top                  |                                        |  3344|
|2     |  axi_interconnect_0 |iq_pid_vco_wrapper_axi_interconnect_0_0 |  1883|
|3     |    s00_couplers     |s00_couplers_imp_1KYVKMO                |   177|
+------+---------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.586 ; gain = 594.402 ; free physical = 762 ; free virtual = 7864
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1525.586 ; gain = 109.469 ; free physical = 762 ; free virtual = 7864
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1525.594 ; gain = 594.410 ; free physical = 764 ; free virtual = 7866
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1525.594 ; gain = 467.742 ; free physical = 759 ; free virtual = 7861
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.runs/synth_1/iq_pid_vco_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1525.594 ; gain = 0.000 ; free physical = 758 ; free virtual = 7860
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 19:42:05 2017...
