# AND & NAND LOGIC GATE
![Image](https://github.com/user-attachments/assets/84ff6674-942c-49f7-a481-f16781b2565a)

## AND 
 - Creating **Contacts** (INPUT_1; INPUT_2) and **Coil** (OUTPUT_1)

![Image](https://github.com/user-attachments/assets/2dc2a901-0a1b-4ef9-a21c-10fb0bbe602d)

 - Connexion and simulation
    * **1**

![Image](https://github.com/user-attachments/assets/68b3b91f-c825-4f08-b4f2-d430124956d3)
-  **2**

![Image](https://github.com/user-attachments/assets/5acc23df-0311-4c87-bbe7-76c6b783356c)

- **3**

![alt text](image.png)

- **4** 

![Image](https://github.com/user-attachments/assets/65512e53-442d-46fb-90cb-dfd903729002)


## NAND

![alt text](image-1.png)

![alt text](image-2.png)

![alt text](image-3.png)

![alt text](image-4.png)

# End