// Seed: 785193236
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  assign id_5 = id_4;
  assign id_5 = id_0;
  uwire id_9;
  wire  id_10;
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    output tri0 id_4,
    input  wor  id_5,
    input  tri  id_6,
    input  tri  id_7,
    input  wor  id_8
);
  assign id_1 = 1;
  module_0(
      id_3, id_8, id_1, id_8, id_5, id_1, id_6, id_6
  );
endmodule
