module repeater (i_clk, i_in, o_out);

	input  i_clk;
	input  i_in;
	output o_out;

	parameter t = 1;
	
	reg buffer[t-1:0];
	
	assign o_out = buffer[t-1];
	
	generate
		if (t == 1)
			always @(posedge i_clk) begin
				buffer[t-1] = i_in;
			end
		else
			always @(posedge i_clk) begin
				buffer = {buffer[t-2:0], (i_in | ((~buffer[t-1]) & buffer[0]))};
			end
	endgenerate
	
endmodule