rc file Version 1.0

[Design]
COMPILE_PATH=/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim
VCS_HOME=/tools/synopsys_2021/vcs/S-2021.09-SP2-9
VERDI_HOME=/tools/synopsys_2021/verdi/S-2021.09-SP2-9
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=flopenr ASYNC_RAM_DP_WBE cpu_tb 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
