/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  reg [20:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_10z ? celloutsig_1_9z : in_data[159];
  assign celloutsig_1_17z = celloutsig_1_16z ? celloutsig_1_10z : celloutsig_1_9z;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_0z[2] : in_data[78];
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_2z : in_data[150];
  assign celloutsig_1_5z = celloutsig_1_0z ? in_data[151] : celloutsig_1_1z;
  assign celloutsig_1_15z = !(celloutsig_1_12z ? celloutsig_1_2z : celloutsig_1_7z);
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } < { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z } < in_data[110:108];
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z } < { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_9z = celloutsig_1_8z & celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_6z & in_data[99];
  assign celloutsig_0_1z = in_data[1] & celloutsig_0_0z[2];
  assign celloutsig_0_21z = in_data[52] & celloutsig_0_15z[1];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[153];
  assign celloutsig_1_8z = ^ { in_data[150:148], celloutsig_1_7z };
  assign celloutsig_1_11z = ^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_14z = ^ in_data[172:153];
  assign celloutsig_0_9z = ^ celloutsig_0_3z[4:2];
  assign celloutsig_0_10z = ^ { celloutsig_0_0z[0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[83:81] >> in_data[21:19];
  assign celloutsig_0_7z = { in_data[45:42], celloutsig_0_6z } - celloutsig_0_4z[10:3];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } ~^ { in_data[73:71], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_13z = { in_data[104], celloutsig_1_2z, celloutsig_1_7z } ~^ { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_5z = { in_data[29:28], celloutsig_0_1z } ~^ in_data[84:82];
  assign celloutsig_0_11z = { celloutsig_0_7z[3:1], celloutsig_0_10z } ~^ in_data[33:30];
  assign celloutsig_0_14z = { celloutsig_0_11z[2:0], celloutsig_0_5z } ~^ celloutsig_0_4z[18:13];
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_11z } ~^ in_data[81:72];
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 21'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_4z = in_data[30:10];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_6z = in_data[28:25];
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_8z) | (celloutsig_1_6z & celloutsig_1_8z));
  assign celloutsig_0_13z = ~((1'h1 & celloutsig_0_6z[1]) | (celloutsig_0_2z & celloutsig_0_11z[1]));
  assign celloutsig_0_22z = ~((celloutsig_0_13z & celloutsig_0_2z) | (celloutsig_0_14z[4] & celloutsig_0_13z));
  assign celloutsig_1_0z = ~((in_data[158] & in_data[120]) | (in_data[131] & in_data[99]));
  assign celloutsig_1_2z = ~((in_data[189] & in_data[127]) | (in_data[132] & celloutsig_1_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
