Reading Configuration: tubii_lib tubii cfg_analog


Calling HDLDirect with lib.cell:view tubii_lib.ellie_talk:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ELLIE_TALK(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ellie_talk:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ellie:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ELLIE(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ellie:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.tubii_triggers:sch_1

*********************************************************************
Netlisting Errors   : 1
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUBII_TRIGGERS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.tubii_triggers:sch_1


ERROR(SPCOHD-267): Port range specified in the 
schematic and symbol is different. Modify schematic/symbol 
to make port range same.Port name: RAWTRIGS
Entity file location: 
C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\TUBII_TRIGGERS\entity\vhdl.vhd

First port range: 0..3
Second port range: 3..0
ERROR(SPCOHD-267): Port range specified in the schematic and symbol is different. Modify schematic/symbol to make port range same.Port name: RAWTRIGS
Entity file location: C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\TUBII_TRIGGERS\entity\vhdl.vhd
First port range: 0..3
Second port range: 3..0
First object description:
 The entity declaration for tubii_lib.tubii_triggers(sch_1).
 Entity Port: RAWTRIGS 
Second object description:
 The entity declaration for tubii_lib.tubii_triggers(sch_1).
 Entity Port: RAWTRIGS 
Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.latchexttrig:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   LATCHEXTTRIG(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.latchexttrig:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ports2:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   PORTS2(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ports2:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.gt_delays_ports:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   GT_DELAYS_PORTS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.gt_delays_ports:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.generic_utilities_ports:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   GENERIC_UTILITIES_PORTS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.generic_utilities_ports:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.comparator_ports:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   COMPARATOR_PORTS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.comparator_ports:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.caen_ports:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CAEN_PORTS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.caen_ports:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ttl-ecl:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TTL-ECL(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ttl-ecl:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ecl-nim:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ECL-NIM(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ecl-nim:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.nim-ecl:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   NIM-ECL(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.nim-ecl:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ecl-lvds:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ECL-LVDS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ecl-lvds:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.lvds-ecl:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   LVDS-ECL(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.lvds-ecl:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ecl-ttl:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ECL-TTL(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ecl-ttl:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.translators:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TRANSLATORS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.translators:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ports:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   PORTS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ports:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.tubii_spkr:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUBII_SPKR(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.tubii_spkr:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ecal_control:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ECAL_CONTROL(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ecal_control:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.asyncdelays:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   ASYNCDELAYS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.asyncdelays:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.select_lo_src:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   SELECT_LO_SRC(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.select_lo_src:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.gt_delays:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   GT_DELAYS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.gt_delays:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.caen_buffer:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CAEN_BUFFER(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.caen_buffer:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.caen_coms:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CAEN_COMS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.caen_coms:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.caen_chat:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CAEN_CHAT(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.caen_chat:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.caen:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CAEN(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.caen:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.cntrl_register:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CNTRL_REGISTER(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.cntrl_register:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.tubii_time:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUBII_TIME(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.tubii_time:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.tubii_clks:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUBII_CLKS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.tubii_clks:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.clocks:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   CLOCKS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.clocks:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.vrefs:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   VREFS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.vrefs:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.powers:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   POWERS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.powers:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.tuncomp:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUNCOMP(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.tuncomp:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.fastcomp:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   FASTCOMP(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.fastcomp:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.comparators:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   COMPARATORS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.comparators:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.pulse_inverter:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   PULSE_INVERTER(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.pulse_inverter:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.generic_delays:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   GENERIC_DELAYS(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.generic_delays:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.pulse_scaler:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   PULSE_SCALER(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.pulse_scaler:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.ribbondelay:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   RIBBONDELAY(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.ribbondelay:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.led_pulse:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   LED_PULSE(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.led_pulse:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.generic_pulse:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   GENERIC_PULSE(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.generic_pulse:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.generic_utilities:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   GENERIC_UTILITIES(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.generic_utilities:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.microzedconnection:sch_1

*********************************************************************
Netlisting Errors   : 2
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   MICROZEDCONNECTION(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.microzedconnection:sch_1


ERROR(SPCOHD-267): Port range specified in the 
schematic and symbol is different. Modify schematic/symbol 
to make port range same.Port name: EXTTRIG
Entity file location: 
C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\MICROZEDCONNECTION\entity\vhdl.vhd

First port range: 15..0
Second port range: 0..15
ERROR(SPCOHD-267): Port range specified in the schematic and symbol is different. Modify schematic/symbol to make port range same.Port name: EXTTRIG
Entity file location: C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\MICROZEDCONNECTION\entity\vhdl.vhd
First port range: 15..0
Second port range: 0..15
First object description:
 The entity declaration for tubii_lib.microzedconnection(sch_1).
 Entity Port: EXTTRIG 
Second object description:
 The entity declaration for tubii_lib.microzedconnection(sch_1).
 Entity Port: EXTTRIG 

ERROR(SPCOHD-267): Port range specified in the 
schematic and symbol is different. Modify schematic/symbol 
to make port range same.Port name: LOAD_ENABLE
Entity file 
location: C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\MICROZEDCONNECTION\entity\vhdl.vhd

First port range: 2..0
Second port range: 0..2
ERROR(SPCOHD-267): Port range specified in the schematic and symbol is different. Modify schematic/symbol to make port range same.Port name: LOAD_ENABLE
Entity file location: C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\MICROZEDCONNECTION\entity\vhdl.vhd
First port range: 2..0
Second port range: 0..2
First object description:
 The entity declaration for tubii_lib.microzedconnection(sch_1).
 Entity Port: LOAD_ENABLE 
Second object description:
 The entity declaration for tubii_lib.microzedconnection(sch_1).
 Entity Port: LOAD_ENABLE 
Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.base_mon:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   BASE_MON(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.base_mon:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.trigger_utility_board_mkii:sch_1

*********************************************************************
Netlisting Errors   : 3
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TRIGGER_UTILITY_BOARD_MKII(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


ERROR(SPCOHD-181): Signals on both sides of the 
MERGE/TIE symbol are connected to driver pins of other instances.

Signals on both sides of 3 MERGE, path: I8 are connected to 
driver pins of other instances.
Signal: UN$1$3MERGE$I8$C is 
connected to driver pin: DISPLAY_ZEROES of instance: GENERIC_UTILITIES, 
path: I11.
Signal: SCALER<2> is connected to driver pin: DISPLAY<2..0> 
of instance: CNTRL_REGISTER, path: I2.
If the signals on one 
side of 3 MERGE, path: I8, are connected to driver pins of 
other instances,
ensure that the signals on the other side 
of 3 MERGE are not connected to driver pins of other instances.
ERROR(SPCOHD-181): Signals on both sides of the MERGE/TIE symbol are connected to driver pins of other instances.
Signals on both sides of 3 MERGE, path: I8 are connected to driver pins of other instances.
Signal: UN$1$3MERGE$I8$C is connected to driver pin: DISPLAY_ZEROES of instance: GENERIC_UTILITIES, path: I11.
Signal: SCALER<2> is connected to driver pin: DISPLAY<2..0> of instance: CNTRL_REGISTER, path: I2.
If the signals on one side of 3 MERGE, path: I8, are connected to driver pins of other instances,
ensure that the signals on the other side of 3 MERGE are not connected to driver pins of other instances.
 object description:
 Page: 1  Instance: I8  Cell name: 3 MERGE 
 Page: 1  Instance: I11  Cell name: GENERIC_UTILITIES  Pin: DISPLAY_ZEROES 
 The following net property:
 Page: 1  Instance: I8  Cell name: 3 MERGE  Pin: C  Net: UN$1$3MERGE$I8$C  Property: SIG_NAME=UN$1$3MERGE$I8$C 
 The following net property:
 Page: 1  Instance: I8  Cell name: 3 MERGE  Pin: A  Net: SCALER<0..2>  Property: SIG_NAME=SCALER<0..2> 
 Page: 1  Instance: I2  Cell name: CNTRL_REGISTER  Pin: DISPLAY<2..0> 

ERROR(SPCOHD-181): Signals on both sides of the 
MERGE/TIE symbol are connected to driver pins of other instances.

Signals on both sides of 3 MERGE, path: I8 are connected to 
driver pins of other instances.
Signal: UN$1$3MERGE$I8$B is 
connected to driver pin: TEST_DISPLAY of instance: GENERIC_UTILITIES, 
path: I11.
Signal: SCALER<1> is connected to driver pin: DISPLAY<2..0> 
of instance: CNTRL_REGISTER, path: I2.
If the signals on one 
side of 3 MERGE, path: I8, are connected to driver pins of 
other instances,
ensure that the signals on the other side 
of 3 MERGE are not connected to driver pins of other instances.
ERROR(SPCOHD-181): Signals on both sides of the MERGE/TIE symbol are connected to driver pins of other instances.
Signals on both sides of 3 MERGE, path: I8 are connected to driver pins of other instances.
Signal: UN$1$3MERGE$I8$B is connected to driver pin: TEST_DISPLAY of instance: GENERIC_UTILITIES, path: I11.
Signal: SCALER<1> is connected to driver pin: DISPLAY<2..0> of instance: CNTRL_REGISTER, path: I2.
If the signals on one side of 3 MERGE, path: I8, are connected to driver pins of other instances,
ensure that the signals on the other side of 3 MERGE are not connected to driver pins of other instances.
 object description:
 Page: 1  Instance: I8  Cell name: 3 MERGE 
 Page: 1  Instance: I11  Cell name: GENERIC_UTILITIES  Pin: TEST_DISPLAY 
 The following net property:
 Page: 1  Instance: I8  Cell name: 3 MERGE  Pin: B  Net: UN$1$3MERGE$I8$B  Property: SIG_NAME=UN$1$3MERGE$I8$B 
 The following net property:
 Page: 1  Instance: I8  Cell name: 3 MERGE  Pin: A  Net: SCALER<0..2>  Property: SIG_NAME=SCALER<0..2> 
 Page: 1  Instance: I2  Cell name: CNTRL_REGISTER  Pin: DISPLAY<2..0> 

ERROR(SPCOHD-181): Signals on both sides of the 
MERGE/TIE symbol are connected to driver pins of other instances.

Signals on both sides of 3 MERGE, path: I8 are connected to 
driver pins of other instances.
Signal: UN$1$3MERGE$I8$A is 
connected to driver pin: ALLOW_COUNT of instance: GENERIC_UTILITIES, 
path: I11.
Signal: SCALER<0> is connected to driver pin: DISPLAY<2..0> 
of instance: CNTRL_REGISTER, path: I2.
If the signals on one 
side of 3 MERGE, path: I8, are connected to driver pins of 
other instances,
ensure that the signals on the other side 
of 3 MERGE are not connected to driver pins of other instances.
ERROR(SPCOHD-181): Signals on both sides of the MERGE/TIE symbol are connected to driver pins of other instances.
Signals on both sides of 3 MERGE, path: I8 are connected to driver pins of other instances.
Signal: UN$1$3MERGE$I8$A is connected to driver pin: ALLOW_COUNT of instance: GENERIC_UTILITIES, path: I11.
Signal: SCALER<0> is connected to driver pin: DISPLAY<2..0> of instance: CNTRL_REGISTER, path: I2.
If the signals on one side of 3 MERGE, path: I8, are connected to driver pins of other instances,
ensure that the signals on the other side of 3 MERGE are not connected to driver pins of other instances.
 object description:
 Page: 1  Instance: I8  Cell name: 3 MERGE 
 Page: 1  Instance: I11  Cell name: GENERIC_UTILITIES  Pin: ALLOW_COUNT 
 The following net property:
 Page: 1  Instance: I8  Cell name: 3 MERGE  Pin: A  Net: UN$1$3MERGE$I8$A  Property: SIG_NAME=UN$1$3MERGE$I8$A 
 The following net property:
 Page: 1  Instance: I8  Cell name: 3 MERGE  Pin: A  Net: SCALER<0..2>  Property: SIG_NAME=SCALER<0..2> 
 Page: 1  Instance: I2  Cell name: CNTRL_REGISTER  Pin: DISPLAY<2..0> 

Generating Output File lib.cell:view tubii_lib.trigger_utility_board_mkii:sch_1

Design Entry HDL Direct: Created Netlist.


Calling HDLDirect with lib.cell:view tubii_lib.tubii:sch_1

*********************************************************************
Netlisting Errors   : 0
Netlisting Warnings : 0
*********************************************************************

 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUBII(SCH_1)

Generating for languages: Verilog 
Processing page 1
Processing page 2
Total number of pages: 2


Generating Output File lib.cell:view tubii_lib.tubii:sch_1

Design Entry HDL Direct: Created Netlist.



*********************************************************************
Total Netlisting Errors   : 6
Total Netlisting Warnings : 0
Error (Marker) File	  : temp/pkgNetlist.mkr
*********************************************************************

van.exe -q -nolinks -sironly -cdslib cds.lib -module "tubii_lib.glbl:tubii_cfg_analog" -lib "tubii_lib" -view "tubii_cfg_analog" -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog"
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ellie_talk\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ellie\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\tubii_triggers\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\latchexttrig\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ports2\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\gt_delays_ports\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\generic_utilities_ports\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\comparator_ports\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\caen_ports\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ttl#2decl\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ecl#2dnim\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\nim#2decl\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ecl#2dlvds\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\lvds#2decl\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ecl#2dttl\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\translators\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ports\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\tubii_spkr\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ecal_control\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\asyncdelays\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\select_lo_src\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\gt_delays\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\caen_buffer\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\caen_coms\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\caen_chat\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\caen\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\cntrl_register\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\tubii_time\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\tubii_clks\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\clocks\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\vrefs\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\powers\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\tuncomp\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\fastcomp\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\comparators\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\pulse_inverter\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\generic_delays\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\pulse_scaler\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\ribbondelay\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\led_pulse\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\generic_pulse\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\generic_utilities\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\microzedconnection\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\base_mon\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\trigger_utility_board_mkii\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
van.exe  -nolinks -sironly -cdslib cds.lib "C:\Users\QGPWindowsVB\Downloads\orebi\SPB_Data\TUBII5\worklib\tubii\sch_1\verilog.v" -lib "tubii_lib" -view sch_1 -instanceview sch_1 -instanceview entity -define VAN -globals "tubii_lib.glbl:tubii_cfg_analog" 
