{
  "module_name": "asmxtensa.h",
  "hash_id": "dcb27463403c9a575e2f542fa013320400382883f0d40baf72288ef7f46f31f7",
  "original_prompt": "Ingested from sys_09_Anvil/source/py/asmxtensa.h",
  "human_readable_source": " \n#ifndef MICROPY_INCLUDED_PY_ASMXTENSA_H\n#define MICROPY_INCLUDED_PY_ASMXTENSA_H\n\n#include \"py/misc.h\"\n#include \"py/asmbase.h\"\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define ASM_XTENSA_REG_A0  (0)\n#define ASM_XTENSA_REG_A1  (1)\n#define ASM_XTENSA_REG_A2  (2)\n#define ASM_XTENSA_REG_A3  (3)\n#define ASM_XTENSA_REG_A4  (4)\n#define ASM_XTENSA_REG_A5  (5)\n#define ASM_XTENSA_REG_A6  (6)\n#define ASM_XTENSA_REG_A7  (7)\n#define ASM_XTENSA_REG_A8  (8)\n#define ASM_XTENSA_REG_A9  (9)\n#define ASM_XTENSA_REG_A10 (10)\n#define ASM_XTENSA_REG_A11 (11)\n#define ASM_XTENSA_REG_A12 (12)\n#define ASM_XTENSA_REG_A13 (13)\n#define ASM_XTENSA_REG_A14 (14)\n#define ASM_XTENSA_REG_A15 (15)\n\n\n#define ASM_XTENSA_CCZ_EQ (0)\n#define ASM_XTENSA_CCZ_NE (1)\n\n\n#define ASM_XTENSA_CC_NONE  (0)\n#define ASM_XTENSA_CC_EQ    (1)\n#define ASM_XTENSA_CC_LT    (2)\n#define ASM_XTENSA_CC_LTU   (3)\n#define ASM_XTENSA_CC_ALL   (4)\n#define ASM_XTENSA_CC_BC    (5)\n#define ASM_XTENSA_CC_ANY   (8)\n#define ASM_XTENSA_CC_NE    (9)\n#define ASM_XTENSA_CC_GE    (10)\n#define ASM_XTENSA_CC_GEU   (11)\n#define ASM_XTENSA_CC_NALL  (12)\n#define ASM_XTENSA_CC_BS    (13)\n\n\n#define ASM_XTENSA_ENCODE_RRR(op0, op1, op2, r, s, t) \\\n    ((((uint32_t)op2) << 20) | (((uint32_t)op1) << 16) | ((r) << 12) | ((s) << 8) | ((t) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_RRI4(op0, op1, r, s, t, imm4) \\\n    (((imm4) << 20) | ((op1) << 16) | ((r) << 12) | ((s) << 8) | ((t) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_RRI8(op0, r, s, t, imm8) \\\n    ((((uint32_t)imm8) << 16) | ((r) << 12) | ((s) << 8) | ((t) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_RI16(op0, t, imm16) \\\n    (((imm16) << 8) | ((t) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_RSR(op0, op1, op2, rs, t) \\\n    (((op2) << 20) | ((op1) << 16) | ((rs) << 8) | ((t) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_CALL(op0, n, offset) \\\n    (((offset) << 6) | ((n) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_CALLX(op0, op1, op2, r, s, m, n) \\\n    ((((uint32_t)op2) << 20) | (((uint32_t)op1) << 16) | ((r) << 12) | ((s) << 8) | ((m) << 6) | ((n) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_BRI8(op0, r, s, m, n, imm8) \\\n    (((imm8) << 16) | ((r) << 12) | ((s) << 8) | ((m) << 6) | ((n) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_BRI12(op0, s, m, n, imm12) \\\n    (((imm12) << 12) | ((s) << 8) | ((m) << 6) | ((n) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_RRRN(op0, r, s, t) \\\n    (((r) << 12) | ((s) << 8) | ((t) << 4) | (op0))\n#define ASM_XTENSA_ENCODE_RI7(op0, s, imm7) \\\n    ((((imm7) & 0xf) << 12) | ((s) << 8) | ((imm7) & 0x70) | (op0))\n\n\n#define ASM_XTENSA_NUM_REGS_SAVED (5)\n#define ASM_XTENSA_NUM_REGS_SAVED_WIN (1)\n\ntypedef struct _asm_xtensa_t {\n    mp_asm_base_t base;\n    uint32_t cur_const;\n    uint32_t num_const;\n    uint32_t *const_table;\n    uint32_t stack_adjust;\n} asm_xtensa_t;\n\nvoid asm_xtensa_end_pass(asm_xtensa_t *as);\n\nvoid asm_xtensa_entry(asm_xtensa_t *as, int num_locals);\nvoid asm_xtensa_exit(asm_xtensa_t *as);\n\nvoid asm_xtensa_entry_win(asm_xtensa_t *as, int num_locals);\nvoid asm_xtensa_exit_win(asm_xtensa_t *as);\n\nvoid asm_xtensa_op16(asm_xtensa_t *as, uint16_t op);\nvoid asm_xtensa_op24(asm_xtensa_t *as, uint32_t op);\n\n\n\nstatic inline void asm_xtensa_op_entry(asm_xtensa_t *as, uint reg_src, int32_t num_bytes) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_BRI12(6, reg_src, 0, 3, (num_bytes / 8) & 0xfff));\n}\n\nstatic inline void asm_xtensa_op_add_n(asm_xtensa_t *as, uint reg_dest, uint reg_src_a, uint reg_src_b) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RRRN(10, reg_dest, reg_src_a, reg_src_b));\n}\n\nstatic inline void asm_xtensa_op_addi(asm_xtensa_t *as, uint reg_dest, uint reg_src, int imm8) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 12, reg_src, reg_dest, imm8 & 0xff));\n}\n\nstatic inline void asm_xtensa_op_and(asm_xtensa_t *as, uint reg_dest, uint reg_src_a, uint reg_src_b) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 1, reg_dest, reg_src_a, reg_src_b));\n}\n\nstatic inline void asm_xtensa_op_bcc(asm_xtensa_t *as, uint cond, uint reg_src1, uint reg_src2, int32_t rel8) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(7, cond, reg_src1, reg_src2, rel8 & 0xff));\n}\n\nstatic inline void asm_xtensa_op_bccz(asm_xtensa_t *as, uint cond, uint reg_src, int32_t rel12) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_BRI12(6, reg_src, cond, 1, rel12 & 0xfff));\n}\n\nstatic inline void asm_xtensa_op_call0(asm_xtensa_t *as, int32_t rel18) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_CALL(5, 0, rel18 & 0x3ffff));\n}\n\nstatic inline void asm_xtensa_op_callx0(asm_xtensa_t *as, uint reg) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_CALLX(0, 0, 0, 0, reg, 3, 0));\n}\n\nstatic inline void asm_xtensa_op_callx8(asm_xtensa_t *as, uint reg) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_CALLX(0, 0, 0, 0, reg, 3, 2));\n}\n\nstatic inline void asm_xtensa_op_j(asm_xtensa_t *as, int32_t rel18) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_CALL(6, 0, rel18 & 0x3ffff));\n}\n\nstatic inline void asm_xtensa_op_jx(asm_xtensa_t *as, uint reg) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_CALLX(0, 0, 0, 0, reg, 2, 2));\n}\n\nstatic inline void asm_xtensa_op_l8ui(asm_xtensa_t *as, uint reg_dest, uint reg_base, uint byte_offset) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 0, reg_base, reg_dest, byte_offset & 0xff));\n}\n\nstatic inline void asm_xtensa_op_l16ui(asm_xtensa_t *as, uint reg_dest, uint reg_base, uint half_word_offset) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 1, reg_base, reg_dest, half_word_offset & 0xff));\n}\n\nstatic inline void asm_xtensa_op_l32i(asm_xtensa_t *as, uint reg_dest, uint reg_base, uint word_offset) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 2, reg_base, reg_dest, word_offset & 0xff));\n}\n\nstatic inline void asm_xtensa_op_l32i_n(asm_xtensa_t *as, uint reg_dest, uint reg_base, uint word_offset) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RRRN(8, word_offset & 0xf, reg_base, reg_dest));\n}\n\nstatic inline void asm_xtensa_op_l32r(asm_xtensa_t *as, uint reg_dest, uint32_t op_off, uint32_t dest_off) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RI16(1, reg_dest, ((dest_off - ((op_off + 3) & ~3)) >> 2) & 0xffff));\n}\n\nstatic inline void asm_xtensa_op_mov_n(asm_xtensa_t *as, uint reg_dest, uint reg_src) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RRRN(13, 0, reg_src, reg_dest));\n}\n\nstatic inline void asm_xtensa_op_movi(asm_xtensa_t *as, uint reg_dest, int32_t imm12) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 10, (imm12 >> 8) & 0xf, reg_dest, imm12 & 0xff));\n}\n\n\nstatic inline void asm_xtensa_op_movi_n(asm_xtensa_t *as, uint reg_dest, int imm7) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RI7(12, reg_dest, imm7));\n}\n\nstatic inline void asm_xtensa_op_mull(asm_xtensa_t *as, uint reg_dest, uint reg_src_a, uint reg_src_b) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 2, 8, reg_dest, reg_src_a, reg_src_b));\n}\n\nstatic inline void asm_xtensa_op_neg(asm_xtensa_t *as, uint reg_dest, uint reg_src) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 6, reg_dest, 0, reg_src));\n}\n\nstatic inline void asm_xtensa_op_or(asm_xtensa_t *as, uint reg_dest, uint reg_src_a, uint reg_src_b) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 2, reg_dest, reg_src_a, reg_src_b));\n}\n\nstatic inline void asm_xtensa_op_ret_n(asm_xtensa_t *as) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RRRN(13, 15, 0, 0));\n}\n\nstatic inline void asm_xtensa_op_retw_n(asm_xtensa_t *as) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RRRN(13, 15, 0, 1));\n}\n\nstatic inline void asm_xtensa_op_s8i(asm_xtensa_t *as, uint reg_src, uint reg_base, uint byte_offset) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 4, reg_base, reg_src, byte_offset & 0xff));\n}\n\nstatic inline void asm_xtensa_op_s16i(asm_xtensa_t *as, uint reg_src, uint reg_base, uint half_word_offset) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 5, reg_base, reg_src, half_word_offset & 0xff));\n}\n\nstatic inline void asm_xtensa_op_s32i(asm_xtensa_t *as, uint reg_src, uint reg_base, uint word_offset) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 6, reg_base, reg_src, word_offset & 0xff));\n}\n\nstatic inline void asm_xtensa_op_s32i_n(asm_xtensa_t *as, uint reg_src, uint reg_base, uint word_offset) {\n    asm_xtensa_op16(as, ASM_XTENSA_ENCODE_RRRN(9, word_offset & 0xf, reg_base, reg_src));\n}\n\nstatic inline void asm_xtensa_op_sll(asm_xtensa_t *as, uint reg_dest, uint reg_src) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 1, 10, reg_dest, reg_src, 0));\n}\n\nstatic inline void asm_xtensa_op_srl(asm_xtensa_t *as, uint reg_dest, uint reg_src) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 1, 9, reg_dest, 0, reg_src));\n}\n\nstatic inline void asm_xtensa_op_sra(asm_xtensa_t *as, uint reg_dest, uint reg_src) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 1, 11, reg_dest, 0, reg_src));\n}\n\nstatic inline void asm_xtensa_op_ssl(asm_xtensa_t *as, uint reg_src) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 4, 1, reg_src, 0));\n}\n\nstatic inline void asm_xtensa_op_ssr(asm_xtensa_t *as, uint reg_src) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 4, 0, reg_src, 0));\n}\n\nstatic inline void asm_xtensa_op_sub(asm_xtensa_t *as, uint reg_dest, uint reg_src_a, uint reg_src_b) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 12, reg_dest, reg_src_a, reg_src_b));\n}\n\nstatic inline void asm_xtensa_op_xor(asm_xtensa_t *as, uint reg_dest, uint reg_src_a, uint reg_src_b) {\n    asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRR(0, 0, 3, reg_dest, reg_src_a, reg_src_b));\n}\n\n\nvoid asm_xtensa_j_label(asm_xtensa_t *as, uint label);\nvoid asm_xtensa_bccz_reg_label(asm_xtensa_t *as, uint cond, uint reg, uint label);\nvoid asm_xtensa_bcc_reg_reg_label(asm_xtensa_t *as, uint cond, uint reg1, uint reg2, uint label);\nvoid asm_xtensa_setcc_reg_reg_reg(asm_xtensa_t *as, uint cond, uint reg_dest, uint reg_src1, uint reg_src2);\nsize_t asm_xtensa_mov_reg_i32(asm_xtensa_t *as, uint reg_dest, uint32_t i32);\nvoid asm_xtensa_mov_reg_i32_optimised(asm_xtensa_t *as, uint reg_dest, uint32_t i32);\nvoid asm_xtensa_mov_local_reg(asm_xtensa_t *as, int local_num, uint reg_src);\nvoid asm_xtensa_mov_reg_local(asm_xtensa_t *as, uint reg_dest, int local_num);\nvoid asm_xtensa_mov_reg_local_addr(asm_xtensa_t *as, uint reg_dest, int local_num);\nvoid asm_xtensa_mov_reg_pcrel(asm_xtensa_t *as, uint reg_dest, uint label);\nvoid asm_xtensa_l32i_optimised(asm_xtensa_t *as, uint reg_dest, uint reg_base, uint word_offset);\nvoid asm_xtensa_s32i_optimised(asm_xtensa_t *as, uint reg_src, uint reg_base, uint word_offset);\nvoid asm_xtensa_call_ind(asm_xtensa_t *as, uint idx);\nvoid asm_xtensa_call_ind_win(asm_xtensa_t *as, uint idx);\n\n\n#define ASM_XTENSA_REG_FUN_TABLE ASM_XTENSA_REG_A15\n#define ASM_XTENSA_REG_FUN_TABLE_WIN ASM_XTENSA_REG_A7\n\n#if GENERIC_ASM_API\n\n\n\n\n#define ASM_WORD_SIZE (4)\n\n#if !GENERIC_ASM_API_WIN\n\n\n#define REG_RET ASM_XTENSA_REG_A2\n#define REG_ARG_1 ASM_XTENSA_REG_A2\n#define REG_ARG_2 ASM_XTENSA_REG_A3\n#define REG_ARG_3 ASM_XTENSA_REG_A4\n#define REG_ARG_4 ASM_XTENSA_REG_A5\n#define REG_ARG_5 ASM_XTENSA_REG_A6\n\n#define REG_TEMP0 ASM_XTENSA_REG_A2\n#define REG_TEMP1 ASM_XTENSA_REG_A3\n#define REG_TEMP2 ASM_XTENSA_REG_A4\n\n#define REG_LOCAL_1 ASM_XTENSA_REG_A12\n#define REG_LOCAL_2 ASM_XTENSA_REG_A13\n#define REG_LOCAL_3 ASM_XTENSA_REG_A14\n#define REG_LOCAL_NUM (3)\n\n#define ASM_NUM_REGS_SAVED ASM_XTENSA_NUM_REGS_SAVED\n#define REG_FUN_TABLE ASM_XTENSA_REG_FUN_TABLE\n\n#define ASM_ENTRY(as, nlocal)   asm_xtensa_entry((as), (nlocal))\n#define ASM_EXIT(as)            asm_xtensa_exit((as))\n#define ASM_CALL_IND(as, idx)   asm_xtensa_call_ind((as), (idx))\n\n#else\n\n\n#define REG_PARENT_RET ASM_XTENSA_REG_A2\n#define REG_PARENT_ARG_1 ASM_XTENSA_REG_A2\n#define REG_PARENT_ARG_2 ASM_XTENSA_REG_A3\n#define REG_PARENT_ARG_3 ASM_XTENSA_REG_A4\n#define REG_PARENT_ARG_4 ASM_XTENSA_REG_A5\n#define REG_RET ASM_XTENSA_REG_A10\n#define REG_ARG_1 ASM_XTENSA_REG_A10\n#define REG_ARG_2 ASM_XTENSA_REG_A11\n#define REG_ARG_3 ASM_XTENSA_REG_A12\n#define REG_ARG_4 ASM_XTENSA_REG_A13\n\n#define REG_TEMP0 ASM_XTENSA_REG_A10\n#define REG_TEMP1 ASM_XTENSA_REG_A11\n#define REG_TEMP2 ASM_XTENSA_REG_A12\n\n#define REG_LOCAL_1 ASM_XTENSA_REG_A4\n#define REG_LOCAL_2 ASM_XTENSA_REG_A5\n#define REG_LOCAL_3 ASM_XTENSA_REG_A6\n#define REG_LOCAL_NUM (3)\n\n#define ASM_NUM_REGS_SAVED ASM_XTENSA_NUM_REGS_SAVED_WIN\n#define REG_FUN_TABLE ASM_XTENSA_REG_FUN_TABLE_WIN\n\n#define ASM_ENTRY(as, nlocal)   asm_xtensa_entry_win((as), (nlocal))\n#define ASM_EXIT(as)            asm_xtensa_exit_win((as))\n#define ASM_CALL_IND(as, idx)   asm_xtensa_call_ind_win((as), (idx))\n\n#endif\n\n#define ASM_T               asm_xtensa_t\n#define ASM_END_PASS        asm_xtensa_end_pass\n\n#define ASM_JUMP            asm_xtensa_j_label\n#define ASM_JUMP_IF_REG_ZERO(as, reg, label, bool_test) \\\n    asm_xtensa_bccz_reg_label(as, ASM_XTENSA_CCZ_EQ, reg, label)\n#define ASM_JUMP_IF_REG_NONZERO(as, reg, label, bool_test) \\\n    asm_xtensa_bccz_reg_label(as, ASM_XTENSA_CCZ_NE, reg, label)\n#define ASM_JUMP_IF_REG_EQ(as, reg1, reg2, label) \\\n    asm_xtensa_bcc_reg_reg_label(as, ASM_XTENSA_CC_EQ, reg1, reg2, label)\n#define ASM_JUMP_REG(as, reg) asm_xtensa_op_jx((as), (reg))\n\n#define ASM_MOV_LOCAL_REG(as, local_num, reg_src) asm_xtensa_mov_local_reg((as), ASM_NUM_REGS_SAVED + (local_num), (reg_src))\n#define ASM_MOV_REG_IMM(as, reg_dest, imm) asm_xtensa_mov_reg_i32_optimised((as), (reg_dest), (imm))\n#define ASM_MOV_REG_LOCAL(as, reg_dest, local_num) asm_xtensa_mov_reg_local((as), (reg_dest), ASM_NUM_REGS_SAVED + (local_num))\n#define ASM_MOV_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_mov_n((as), (reg_dest), (reg_src))\n#define ASM_MOV_REG_LOCAL_ADDR(as, reg_dest, local_num) asm_xtensa_mov_reg_local_addr((as), (reg_dest), ASM_NUM_REGS_SAVED + (local_num))\n#define ASM_MOV_REG_PCREL(as, reg_dest, label) asm_xtensa_mov_reg_pcrel((as), (reg_dest), (label))\n\n#define ASM_NEG_REG(as, reg_dest) asm_xtensa_op_neg((as), (reg_dest), (reg_dest))\n#define ASM_LSL_REG_REG(as, reg_dest, reg_shift) \\\n    do { \\\n        asm_xtensa_op_ssl((as), (reg_shift)); \\\n        asm_xtensa_op_sll((as), (reg_dest), (reg_dest)); \\\n    } while (0)\n#define ASM_LSR_REG_REG(as, reg_dest, reg_shift) \\\n    do { \\\n        asm_xtensa_op_ssr((as), (reg_shift)); \\\n        asm_xtensa_op_srl((as), (reg_dest), (reg_dest)); \\\n    } while (0)\n#define ASM_ASR_REG_REG(as, reg_dest, reg_shift) \\\n    do { \\\n        asm_xtensa_op_ssr((as), (reg_shift)); \\\n        asm_xtensa_op_sra((as), (reg_dest), (reg_dest)); \\\n    } while (0)\n#define ASM_OR_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_or((as), (reg_dest), (reg_dest), (reg_src))\n#define ASM_XOR_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_xor((as), (reg_dest), (reg_dest), (reg_src))\n#define ASM_AND_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_and((as), (reg_dest), (reg_dest), (reg_src))\n#define ASM_ADD_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_add_n((as), (reg_dest), (reg_dest), (reg_src))\n#define ASM_SUB_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_sub((as), (reg_dest), (reg_dest), (reg_src))\n#define ASM_MUL_REG_REG(as, reg_dest, reg_src) asm_xtensa_op_mull((as), (reg_dest), (reg_dest), (reg_src))\n\n#define ASM_LOAD_REG_REG_OFFSET(as, reg_dest, reg_base, word_offset) asm_xtensa_l32i_optimised((as), (reg_dest), (reg_base), (word_offset))\n#define ASM_LOAD8_REG_REG(as, reg_dest, reg_base) asm_xtensa_op_l8ui((as), (reg_dest), (reg_base), 0)\n#define ASM_LOAD16_REG_REG(as, reg_dest, reg_base) asm_xtensa_op_l16ui((as), (reg_dest), (reg_base), 0)\n#define ASM_LOAD16_REG_REG_OFFSET(as, reg_dest, reg_base, uint16_offset) asm_xtensa_op_l16ui((as), (reg_dest), (reg_base), (uint16_offset))\n#define ASM_LOAD32_REG_REG(as, reg_dest, reg_base) asm_xtensa_op_l32i_n((as), (reg_dest), (reg_base), 0)\n\n#define ASM_STORE_REG_REG_OFFSET(as, reg_dest, reg_base, word_offset) asm_xtensa_s32i_optimised((as), (reg_dest), (reg_base), (word_offset))\n#define ASM_STORE8_REG_REG(as, reg_src, reg_base) asm_xtensa_op_s8i((as), (reg_src), (reg_base), 0)\n#define ASM_STORE16_REG_REG(as, reg_src, reg_base) asm_xtensa_op_s16i((as), (reg_src), (reg_base), 0)\n#define ASM_STORE32_REG_REG(as, reg_src, reg_base) asm_xtensa_op_s32i_n((as), (reg_src), (reg_base), 0)\n\n#endif \n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}