<root><simulation><result_generated_time />2023-05-17 20:04:08<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 131072, 'I': 50176, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_4', 'OX_2', 'OY_4']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [1024, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 32)], [('C', 8)]], [], []]<I />[[], [[('C', 32)], [('C', 8), ('OX', 2), ('OY', 2)]], [], []]<O />[[[('C', 32)], [('C', 8)]], [[], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('OY', 7), ('OX', 7)], [('K', 16)], []]<I />[[('K', 2), ('K', 16), ('OY', 7), ('OX', 7), ('K', 16)], [], []]<O />[[('K', 2), ('K', 16)], [('OY', 7), ('OX', 7), ('K', 16)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 49, 1, 1], 'I': [1.0, 512.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 1048576, 1048576], 'I': [392, 401408, 401408], 'O': [256, 802816, 802816], 'O_partial': [0, 0, 0], 'O_final': [256, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.5, 0.03, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.5, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.07, 0.0], 'I': [0.77, 0.07, 0.0], 'O': [0.5, 0.07, 0.0]}<effective_mem_size_bit />{'W': [256, 65536, 1048576], 'I': [392, 401408, 401408], 'O': [128, 114688, 802816], 'O_partial': [0, 0, 0], 'O_final': [128, 114688, 802816]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6422528, 131072], [131072, 131072], [131072, 0]]<I />[[802816, 50176], [50176, 50176], [50176, 0]]<O />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[802816, 16384], [2048, 2048], [512, 0]]<I />[[100352, 6272], [784, 784], [196, 0]]<O />[[(0, 12544), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12544], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56161242.4<mem_energy_breakdown><W />[275.7, 405.9, 681.9]<I />[36.0, 155.4, 261.0]<O />[8.8, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8945<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8945<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />28048<latency_cycle_without_data_loading />25088<ideal_computing_cycle />25088<data_loading><load_cycle_total />2960<load_cycle_individual />{'W': [128, 2048, 0], 'I': [784, 784, 0]}<load_cycle_combined />{'W': 2048, 'I': 785}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-25087], [-23460, -21600], [-25088, -25088]], 'I': [[-25087], [-1568, -25088], [-25088, -25088]], 'O': [[-25088], [-21952, -23520], [-23520, -24696]]}<mem_stall_cycle_shared />{'W': [[-25087], [-23460, 0], [0, 0]], 'I': [[-25087], [-1568, 0], [0, 0]], 'O': [[-25088], [-21952, -23520], [-23520, -24696]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 1048576, 1048576], 'I': [392, 401408, 401408], 'O': [256, 802816, 802816], 'O_partial': [0, 0, 0], 'O_final': [256, 802816, 802816]}<data_size_each_level_total />{'W': [65536, 1048576, 1048576], 'I': [401408, 401408, 401408], 'O': [1024, 802816, 802816]}<loop_cycles_each_level />{'W': [1568, 25088, 25088], 'I': [25088, 25088, 25088], 'O': [32, 25088, 25088]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [16, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.0], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.2], [256.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 0.2], [256.0, 16.0], [16.0, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [329.8, 89.8], [57.8, 32.0]], 'I': [[8.0, 0.2], [329.8, 89.8], [57.8, 32.0]], 'O': [[8.0, 8.0], [329.8, 89.8], [57.8, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25088], [1568, 1568, 16], [25088, 25088, 1]], 'I': [[1, 1, 25088], [1568, 25088, 1], [25088, 25088, 1]], 'O': [[1, 1, 25088], [32, 32, 784], [25088, 25088, 1]]}<trans_time_real />{'W': [[0, 1, 25088], [[4, 1568, 16], [128, 1568, 16]], [[2048, 25088, 1], [512, 25088, 1]]], 'I': [[0, 1, 25088], [[6, 25088, 1], [784, 25088, 1]], [[784, 25088, 1], [196, 25088, 1]]], 'O': [[0, 1, 25088], [[4, 32, 784], [2, 32, 784]], [[1568, 25088, 1], [392, 25088, 1]]]}<single_stall_cycle />{'W': [[-1], [-1564, -1440], [-23040, -24576]], 'I': [[-1], [-1562, -784], [-24304, -24892]], 'O': [[-1], [-28, -30], [-23520, -24696]]}<single_stall_count />{'W': [25087, 15, 0], 'I': [25087, 0, 0], 'O': [25088, 784, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1920, 0], 'I': [0, 0], 'O': [3136, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-23168, -25088], [-21952, -23520]], 1: [[-25088, -25088], [-23520, -25088]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.405</simulation></root>