Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 18:22:26 2023

In performance mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 26.02 sec.

Routing started.
Building routing graph takes 1.89 sec.
Processing design graph takes 0.53 sec.
Total nets for routing : 13048.
Global routing takes 3.31 sec.
Detailed routing takes 13.36 sec.
Hold Violation Fix in router takes 9.31 sec.
Finish routing takes 0.86 sec.
Hold violation fix takes 1.58 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 31.52 sec.

IO Port Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                 | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_data[0]          | input         | Y6       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[1]          | input         | U8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[2]          | input         | T8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[3]          | input         | U9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[4]          | input         | W8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[5]          | input         | AB8      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[6]          | input         | Y9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[7]          | input         | AB9      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_href             | input         | AB5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_pclk             | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_rst_n            | output        | AB4      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam_scl              | output        | V9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam_sda              | inout         | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam_vsync            | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rst_n            | output        | B20      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rx_ctl           | input         | F9       | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxc              | input         | F14      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[0]           | input         | H10      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[1]           | input         | H11      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[2]           | input         | G13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[3]           | input         | H13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_tx_ctl           | output        | B18      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txc              | output        | G16      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[0]           | output        | F17      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[1]           | output        | D17      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[2]           | output        | C18      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[3]           | output        | A18      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_rst_n           | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_rx_data[0]      | input         | U14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[10]     | input         | W18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[11]     | input         | AB19     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[12]     | input         | AA18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[13]     | input         | AB18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[14]     | input         | Y18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[15]     | input         | W17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[16]     | input         | Y15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[17]     | input         | AB15     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[18]     | input         | U16      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[19]     | input         | V15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[1]      | input         | U15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[20]     | input         | AA14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[21]     | input         | AB14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[22]     | input         | W14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[23]     | input         | Y14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[2]      | input         | T15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[3]      | input         | W15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[4]      | input         | Y16      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[5]      | input         | AB16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[6]      | input         | AA16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[7]      | input         | AB17     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[8]      | input         | Y17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_data[9]      | input         | V17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_de           | input         | U13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_hs           | input         | V13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_pix_clk      | input         | AA12     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_scl          | output        | V19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_rx_sda          | inout         | V20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_rx_vs           | input         | W13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_tx_data[0]      | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[10]     | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[11]     | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[12]     | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[13]     | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[14]     | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[15]     | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[16]     | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[17]     | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[18]     | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[19]     | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[1]      | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[20]     | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[21]     | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[22]     | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[23]     | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[2]      | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[3]      | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[4]      | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[5]      | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[6]      | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[7]      | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[8]      | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_data[9]      | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_de           | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_hs           | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_pix_clk      | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_scl          | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_tx_sda          | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hdmi_tx_vs           | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| key_rst_n            | input         | H17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led1                 | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led2                 | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led3                 | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led4                 | output        | A3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led5                 | output        | C5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led6                 | output        | A5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led7                 | output        | F7       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| mem_a[0]             | output        | N6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[10]            | output        | P8       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[11]            | output        | T4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[12]            | output        | P7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[13]            | output        | P4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[14]            | output        | T3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[1]             | output        | R4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[2]             | output        | P6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[3]             | output        | F3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[4]             | output        | V5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[5]             | output        | E4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[6]             | output        | V3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[7]             | output        | D2       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[8]             | output        | U4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[9]             | output        | P5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[0]            | output        | F5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[1]            | output        | W4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[2]            | output        | N7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cas_n            | output        | H8       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck               | output        | T6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck_n             | output        | T5       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cke              | output        | Y3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cs_n             | output        | G6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[0]            | output        | W3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[1]            | output        | L1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[2]            | output        | K2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[3]            | output        | G1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dq[0]            | inout         | U1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[10]           | inout         | R1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[11]           | inout         | M1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[12]           | inout         | P2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[13]           | inout         | L3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[14]           | inout         | P3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[15]           | inout         | N4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[16]           | inout         | K4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[17]           | inout         | K1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[18]           | inout         | J3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[19]           | inout         | L4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[1]            | inout         | U3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[20]           | inout         | K3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[21]           | inout         | M3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[22]           | inout         | J1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[23]           | inout         | M4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[24]           | inout         | J6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[25]           | inout         | F1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[26]           | inout         | K7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[27]           | inout         | F2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[28]           | inout         | H5       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[29]           | inout         | H3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[2]            | inout         | T2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[30]           | inout         | J4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[31]           | inout         | G3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[3]            | inout         | Y2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[4]            | inout         | T1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[5]            | inout         | Y1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[6]            | inout         | M7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[7]            | inout         | W1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[8]            | inout         | P1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[9]            | inout         | M2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[0]           | inout         | V2       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[1]           | inout         | N3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[2]           | inout         | M6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[3]           | inout         | E3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[0]         | inout         | V1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[1]         | inout         | N1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[2]         | inout         | L6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[3]         | inout         | E1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_odt              | output        | G7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ras_n            | output        | J7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_rst_n            | output        | C1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_we_n             | output        | H6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk              | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1215     | 6450          | 19                 
|   FF                     | 3424     | 38700         | 9                  
|   LUT                    | 3981     | 25800         | 16                 
|   LUT-FF pairs           | 1690     | 25800         | 7                  
| Use of CLMS              | 789      | 4250          | 19                 
|   FF                     | 2217     | 25500         | 9                  
|   LUT                    | 2609     | 17000         | 16                 
|   LUT-FF pairs           | 1076     | 17000         | 7                  
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 27       | 134           | 21                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 505      | 6672          | 8                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 168      | 296           | 57                 
|   IOBD                   | 31       | 64            | 49                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 4        | 8             | 50                 
|   IOBS_LR                | 104      | 161           | 65                 
|   IOBS_TB                | 27       | 56            | 49                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 168      | 400           | 42                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 7        | 30            | 24                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                           | Site Of GClk Inst     | GClk Fanout Net                                          | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                    | Driver Pin     | Site Of Driver Inst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                                | USCM_84_112           | ntclkbufg_0                                              | 4294            | 0                   | u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | IOCKDIV_6_323           
| clkbufg_1/gopclkbufg                                                | USCM_84_108           | ntclkbufg_1                                              | 510             | 0                   | u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll          | CLKOUT0        | PLL_158_303             
| clkbufg_2/gopclkbufg                                                | USCM_84_109           | ntclkbufg_2                                              | 297             | 0                   | hdmi_rx_pix_clk_ibuf/opit_1                                                    | INCK           | IOL_163_6               
| clkbufg_3/gopclkbufg                                                | USCM_84_113           | ntclkbufg_3                                              | 117             | 0                   | cam_pclk_ibuf/opit_1                                                           | OUT            | IOL_39_6                
| u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg          | USCM_84_110           | u_DDR3_interface_top/u_ddr3_interface/pll_clkin          | 68              | 0                   | sys_clk_ibuf/opit_1                                                            | INCK           | IOL_327_210             
| u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg     | USCM_84_111           | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk     | 1               | 0                   | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | PLL_158_199             
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                       | Site Of Pll Inst     | Pin            | Net Of Pin                                                                      | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                              | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKFB          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN1         | u_DDR3_interface_top/u_ddr3_interface/pll_clkin                                 |  -              |  -                  | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_110                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN2         | ntR1664                                                                         |  -              |  -                  | GND_286                                                                        | Z                    | HARD0N1_156_197               
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKFB          | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN1         | u_DDR3_interface_top/u_ddr3_interface/pll_clkin                                 |  -              |  -                  | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_110                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN2         | ntR1668                                                                         |  -              |  -                  | GND_439                                                                        | Z                    | HARD0N1_156_181               
| u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll          | PLL_158_303          | CLKFB          | u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/ntCLKFB          |  -              |  -                  | u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll          | CLK_INT_FB           | PLL_158_303                   
| u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll          | PLL_158_303          | CLKIN1         | _N21                                                                            |  -              |  -                  | eth_rxc_ibuf/opit_1                                                            | INCK                 | IOL_243_374                   
| u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll          | PLL_158_303          | CLKIN2         | ntR1697                                                                         |  -              |  -                  | GND_438                                                                        | Z                    | HARD0N1_156_305               
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                                                    | 4295            | 0                   |  ...                                                                           |  ...                 |  ...                          
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT1        | u_DDR3_interface_top/u_ddr3_interface/ioclk_gate_clk_pll                        | 1               | 0                   | u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_111                   
| u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                                                    | 2               | 0                   |  ...                                                                           |  ...                 |  ...                          
| u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll          | PLL_158_303          | CLKOUT0        | eth_rx_clk                                                                      | 510             | 1                   |  ...                                                                           |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_stitching                                                  | 6579     | 5641     | 73                  | 0       | 27      | 0           | 1       | 8        | 0            | 0        | 168     | 1           | 0           | 4            | 0        | 0       | 0        | 3       | 0        | 0          | 0             | 0         | 0        | 7        
| + u_Camera_top                                                   | 142      | 82       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cam_data_converter                                         | 35       | 33       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ov5640_lut                                                 | 33       | 25       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sccb_driver                                                | 74       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_interface_top                                           | 5470     | 4606     | 73                  | 0       | 22      | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_AXI_rw_FIFO                                                | 521      | 494      | 0                   | 0       | 22      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_o                                               | 114      | 95       | 0                   | 0       | 6       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_o                                   | 114      | 95       | 0                   | 0       | 6       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 114      | 95       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 6       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video0                                          | 92       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video1                                          | 92       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video2                                          | 93       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 93       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 93       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video3                                          | 93       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 93       | 83       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 93       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arbiter                                                    | 1        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_interface                                             | 4261     | 3950     | 73                  | 0       | 0       | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2573     | 2311     | 0                   | 0       | 0       | 0           | 1       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 319      | 236      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 107      | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 500      | 607      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 96       | 60       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 77       | 60       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1566     | 1329     | 0                   | 0       | 0       | 0           | 0       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 465      | 308      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 146      | 69       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 97       | 34       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 105      | 76       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 161      | 84       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 393      | 284      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 83       | 61       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 158      | 81       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 340      | 262      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 83       | 61       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 106      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 102      | 59       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 339      | 262      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 83       | 61       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 100      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 107      | 59       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 5        | 196      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 4        | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1687     | 1637     | 73                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 175      | 141      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 120      | 72       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17       | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 55       | 69       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 807      | 578      | 70                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 530      | 388      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11       | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 16       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 21       | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 223      | 141      | 70                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 54       | 49       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 74       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 36       | 18       | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 36       | 18       | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 32       | 16       | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32       | 16       | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0        | 1                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31       | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 179      | 298      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 53       | 51       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 41       | 94       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 416      | 475      | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 1        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 388      | 455      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_simplified_AXI                                             | 687      | 162      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Ethernet_top                                                 | 444      | 500      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 5       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                        | 443      | 473      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                                   | 235      | 280      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                                   | 154      | 161      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                                 | 54       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                              | 1        | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 5       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                                 | 1        | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pll_shift                                              | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                                 | 0        | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 5       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_HDMI_top                                                     | 431      | 290      | 0                   | 0       | 1.5     | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ms72xx_init                                                | 363      | 250      | 0                   | 0       | 1.5     | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx                                                 | 87       | 65       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                                 | 84       | 65       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ms7200_lut                                               | 100      | 54       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ms7210_lut                                               | 91       | 63       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                               | 48       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Video_processing_top                                         | 86       | 136      | 0                   | 0       | 3       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_bilinear_interpolation                                     | 86       | 136      | 0                   | 0       | 3       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_bilinear_calculator                                      | 69       | 103      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_image_2x2                                                | 17       | 31       | 0                   | 0       | 3       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_s_d_ram_2048x24                                        | 0        | 0        | 0                   | 0       | 3       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_s_d_ram_2048x24                          | 0        | 0        | 0                   | 0       | 3       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                  
+--------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/device_map/video_stitching_map.adf          
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/device_map/ov5640_hdmi_test.pcf             
| Output     | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/video_stitching_pnr.adf         
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/clock_utilization.txt           
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/video_stitching_plc.adf         
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/video_stitching.prr             
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/video_stitching_prr.prt         
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/video_stitching_pnr.netlist     
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/place_route/prr.db                          
+--------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr -mode {performance} -fix_hold_violation -optimize_dp_recovery -optimize_rp_recovery 
Peak memory: 1,269 MB
Total CPU  time to pnr completion : 0h:1m:11s
Process Total CPU  time to pnr completion : 0h:1m:11s
Total real time to pnr completion : 0h:1m:30s
