#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Mar 30 12:50:17 2017
# Process ID: 17959
# Current directory: /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/Common_Resources/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.dcp' for cell 'design_1_i/Common_Resources/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.dcp' for cell 'design_1_i/Common_Resources/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/MB_Sys0/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/MB_Sys0/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/design_1_microblaze_0_xlconcat_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1.dcp' for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_3/design_1_axi_iic_0_3.dcp' for cell 'design_1_i/MB_Sys1/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_3/design_1_axi_uartlite_0_3.dcp' for cell 'design_1_i/MB_Sys1/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/design_1_microblaze_0_3.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_axi_intc_1/design_1_microblaze_1_axi_intc_1.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_xlconcat_1/design_1_microblaze_1_xlconcat_1.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_5/design_1_dlmb_bram_if_cntlr_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_5/design_1_dlmb_v10_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_5/design_1_ilmb_bram_if_cntlr_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_5/design_1_ilmb_v10_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_5/design_1_lmb_bram_5.dcp' for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_4/design_1_axi_iic_0_4.dcp' for cell 'design_1_i/MB_Sys2/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_4/design_1_axi_uartlite_0_4.dcp' for cell 'design_1_i/MB_Sys2/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_axi_intc_0/design_1_microblaze_2_axi_intc_0.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_xlconcat_0/design_1_microblaze_2_xlconcat_0.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_6/design_1_xbar_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/design_1_auto_ds_8.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_6/design_1_dlmb_bram_if_cntlr_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_6/design_1_dlmb_v10_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_6/design_1_ilmb_bram_if_cntlr_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_6/design_1_ilmb_v10_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_6/design_1_lmb_bram_6.dcp' for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/Common_Resources/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/Common_Resources/clk_wiz_0/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/Common_Resources/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1906.551 ; gain = 488.508 ; free physical = 191 ; free virtual = 11238
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/Common_Resources/clk_wiz_0/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/Common_Resources/mdm_1/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/Common_Resources/mdm_1/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/Common_Resources/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/MB_Sys0/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/MB_Sys0/axi_uartlite_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/MB_Sys0/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/MB_Sys0/axi_uartlite_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/MB_Sys0/axi_iic_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/MB_Sys0/axi_iic_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/design_1_microblaze_0_3.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/design_1_microblaze_0_3.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_5/design_1_dlmb_v10_5.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_5/design_1_dlmb_v10_5.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_5/design_1_ilmb_v10_5.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_5/design_1_ilmb_v10_5.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_axi_intc_1/design_1_microblaze_1_axi_intc_1.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_intc/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_axi_intc_1/design_1_microblaze_1_axi_intc_1.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_intc/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_3/design_1_axi_iic_0_3_board.xdc] for cell 'design_1_i/MB_Sys1/axi_iic_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_3/design_1_axi_iic_0_3_board.xdc] for cell 'design_1_i/MB_Sys1/axi_iic_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_3/design_1_axi_uartlite_0_3_board.xdc] for cell 'design_1_i/MB_Sys1/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_3/design_1_axi_uartlite_0_3_board.xdc] for cell 'design_1_i/MB_Sys1/axi_uartlite_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_3/design_1_axi_uartlite_0_3.xdc] for cell 'design_1_i/MB_Sys1/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_3/design_1_axi_uartlite_0_3.xdc] for cell 'design_1_i/MB_Sys1/axi_uartlite_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_6/design_1_dlmb_v10_6.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_6/design_1_dlmb_v10_6.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_6/design_1_ilmb_v10_6.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_6/design_1_ilmb_v10_6.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_axi_intc_0/design_1_microblaze_2_axi_intc_0.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_intc/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_axi_intc_0/design_1_microblaze_2_axi_intc_0.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_intc/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_4/design_1_axi_iic_0_4_board.xdc] for cell 'design_1_i/MB_Sys2/axi_iic_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_4/design_1_axi_iic_0_4_board.xdc] for cell 'design_1_i/MB_Sys2/axi_iic_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_4/design_1_axi_uartlite_0_4_board.xdc] for cell 'design_1_i/MB_Sys2/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_4/design_1_axi_uartlite_0_4_board.xdc] for cell 'design_1_i/MB_Sys2/axi_uartlite_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_4/design_1_axi_uartlite_0_4.xdc] for cell 'design_1_i/MB_Sys2/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_4/design_1_axi_uartlite_0_4.xdc] for cell 'design_1_i/MB_Sys2/axi_uartlite_0/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/design_1_microblaze_0_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_5/design_1_dlmb_v10_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_5/design_1_ilmb_v10_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_5/design_1_dlmb_bram_if_cntlr_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_5/design_1_ilmb_bram_if_cntlr_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_5/design_1_lmb_bram_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_axi_intc_1/design_1_microblaze_1_axi_intc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_3/design_1_axi_iic_0_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_3/design_1_axi_uartlite_0_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_6/design_1_dlmb_v10_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_6/design_1_ilmb_v10_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_6/design_1_dlmb_bram_if_cntlr_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_6/design_1_ilmb_bram_if_cntlr_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_6/design_1_lmb_bram_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_axi_intc_0/design_1_microblaze_2_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_4/design_1_axi_iic_0_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_6/design_1_xbar_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_4/design_1_axi_uartlite_0_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/design_1_auto_ds_8.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_axi_intc_1/design_1_microblaze_1_axi_intc_1_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_intc/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_axi_intc_1/design_1_microblaze_1_axi_intc_1_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_intc/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_axi_intc_0/design_1_microblaze_2_axi_intc_0_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_intc/U0'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_2_axi_intc_0/design_1_microblaze_2_axi_intc_0_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_intc/U0'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/MB_Sys0/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/MB_Sys1/microblaze_1_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/design_1_auto_ds_8_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/design_1_auto_ds_8_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/MB_Sys2/microblaze_2_axi_periph/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_3/data/mb_bootloop_le.elf /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 630 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 291 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 42 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 195 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.555 ; gain = 904.848 ; free physical = 257 ; free virtual = 11229
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1939.570 ; gain = 32.012 ; free physical = 256 ; free virtual = 11228
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 16e5ecf6d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 214987ef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1944.570 ; gain = 0.000 ; free physical = 245 ; free virtual = 11219

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 2263 cells.
Phase 2 Constant propagation | Checksum: 200d6c531

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.570 ; gain = 0.000 ; free physical = 239 ; free virtual = 11213

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5572 unconnected nets.
INFO: [Opt 31-11] Eliminated 5246 unconnected cells.
Phase 3 Sweep | Checksum: 1fd160c5f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.570 ; gain = 0.000 ; free physical = 238 ; free virtual = 11212

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 19c35e013

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.570 ; gain = 0.000 ; free physical = 237 ; free virtual = 11211

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1944.570 ; gain = 0.000 ; free physical = 237 ; free virtual = 11211
Ending Logic Optimization Task | Checksum: 19c35e013

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.570 ; gain = 0.000 ; free physical = 237 ; free virtual = 11211

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 19c35e013

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 155 ; free virtual = 10976
Ending Power Optimization Task | Checksum: 19c35e013

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2200.785 ; gain = 256.215 ; free physical = 155 ; free virtual = 10976
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.785 ; gain = 293.227 ; free physical = 155 ; free virtual = 10976
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 151 ; free virtual = 10977
INFO: [Common 17-1381] The checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 10973
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 10973

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d506ffe6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 184 ; free virtual = 11018

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1da86799a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 164 ; free virtual = 11002

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1da86799a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 164 ; free virtual = 11002
Phase 1 Placer Initialization | Checksum: 1da86799a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 164 ; free virtual = 11002

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dbe0c66b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 164 ; free virtual = 11006

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dbe0c66b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 165 ; free virtual = 11006

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24dc95f83

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 156 ; free virtual = 11005

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18c304e49

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 157 ; free virtual = 11005

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24b925d5b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 157 ; free virtual = 11005

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18d035ed4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 157 ; free virtual = 11005

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 184975387

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 11004

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1206611df

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 11003

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1206611df

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 11003
Phase 3 Detail Placement | Checksum: 1206611df

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 11003

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.775. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 207650213

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10997
Phase 4.1 Post Commit Optimization | Checksum: 207650213

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10997

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 207650213

Time (s): cpu = 00:01:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10997

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 207650213

Time (s): cpu = 00:01:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10997

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11bdaedc1

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10998
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11bdaedc1

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10998
Ending Placer Task | Checksum: c06d559a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:43 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10998
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 10998
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 129 ; free virtual = 10998
INFO: [Common 17-1381] The checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 175 ; free virtual = 11002
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 174 ; free virtual = 11001
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 174 ; free virtual = 11001
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 174 ; free virtual = 11001
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b6e84292 ConstDB: 0 ShapeSum: 9851308 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 144a50f0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 179 ; free virtual = 11008

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 144a50f0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 177 ; free virtual = 11007

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 144a50f0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 173 ; free virtual = 11004

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 144a50f0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 173 ; free virtual = 11004
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9f7e9a71

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 162 ; free virtual = 10993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.044  | TNS=0.000  | WHS=-0.241 | THS=-383.387|

Phase 2 Router Initialization | Checksum: 6bf88897

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 143 ; free virtual = 10985

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1935fed7e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 134 ; free virtual = 10975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1935
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21f5c617b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 132 ; free virtual = 10973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1836440a6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 133 ; free virtual = 10973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d1894f6c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 133 ; free virtual = 10973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1522445c0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 133 ; free virtual = 10973

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 222c6f0d2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 136 ; free virtual = 10976
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.290  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 222c6f0d2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 136 ; free virtual = 10976
Phase 4 Rip-up And Reroute | Checksum: 222c6f0d2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 135 ; free virtual = 10976

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 222c6f0d2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 135 ; free virtual = 10976

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 222c6f0d2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 135 ; free virtual = 10976
Phase 5 Delay and Skew Optimization | Checksum: 222c6f0d2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 135 ; free virtual = 10976

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17837dc85

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.303  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2241b8248

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978
Phase 6 Post Hold Fix | Checksum: 2241b8248

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.4068 %
  Global Horizontal Routing Utilization  = 13.5267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c5d01934

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c5d01934

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1f88b16

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.303  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e1f88b16

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 137 ; free virtual = 10978

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 136 ; free virtual = 10977
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 134 ; free virtual = 10976
INFO: [Common 17-1381] The checkpoint '/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 156 ; free virtual = 10976
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2200.785 ; gain = 0.000 ; free physical = 149 ; free virtual = 10945
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
180 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 12:53:15 2017...
