<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="optional.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cm0_wrapper.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cm0_wrapper.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cm0_wrapper.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cm0_wrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cm0_wrapper.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cm0_wrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cm0_wrapper.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cm0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cm0_wrapper.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cm0_wrapper.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cm0_wrapper.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cm0_wrapper.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cm0_wrapper.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cm0_wrapper.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cm0_wrapper.ptwx"/>
    <file xil_pn:fileType="FILE_RBT" xil_pn:name="cm0_wrapper.rbt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cm0_wrapper.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cm0_wrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cm0_wrapper.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cm0_wrapper.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cm0_wrapper.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cm0_wrapper.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cm0_wrapper.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cm0_wrapper.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cm0_wrapper_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cm0_wrapper_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cm0_wrapper_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cm0_wrapper_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cm0_wrapper_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cm0_wrapper_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cm0_wrapper_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cm0_wrapper_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cm0_wrapper_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cm0_wrapper_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cm0_wrapper_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cm0_wrapper_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cm0_wrapper_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cm0_wrapper_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cm0_wrapper_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/cm0_wrapper_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/cm0_wrapper_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/cm0_wrapper_timesim.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/cm0_wrapper_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/cm0_wrapper_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="netgen/synthesis/cm0_wrapper_synthesis_mhf_info.txt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1666832615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4608012312781946301" xil_pn:start_ts="1666832616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8390951569385155543" xil_pn:start_ts="1666832616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1666832616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6067770178676188159" xil_pn:start_ts="1666832616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7424531393529281855" xil_pn:start_ts="1666832616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666832616" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5249278325430106271" xil_pn:start_ts="1666832616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666908646" xil_pn:in_ck="8937361771246606628" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9059480342919589520" xil_pn:start_ts="1666908611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cm0_wrapper.lso"/>
      <outfile xil_pn:name="cm0_wrapper.ngc"/>
      <outfile xil_pn:name="cm0_wrapper.ngr"/>
      <outfile xil_pn:name="cm0_wrapper.prj"/>
      <outfile xil_pn:name="cm0_wrapper.stx"/>
      <outfile xil_pn:name="cm0_wrapper.syr"/>
      <outfile xil_pn:name="cm0_wrapper.xst"/>
      <outfile xil_pn:name="cm0_wrapper_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1666893772" xil_pn:in_ck="-5003805974061384244" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8223118429200972972" xil_pn:start_ts="1666893772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666908650" xil_pn:in_ck="3601351385469530514" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8673725782544389026" xil_pn:start_ts="1666908646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cm0_wrapper.bld"/>
      <outfile xil_pn:name="cm0_wrapper.ngd"/>
      <outfile xil_pn:name="cm0_wrapper_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666908726" xil_pn:in_ck="9075354768556873587" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="9038877664296549887" xil_pn:start_ts="1666908658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cm0_wrapper.pcf"/>
      <outfile xil_pn:name="cm0_wrapper_map.map"/>
      <outfile xil_pn:name="cm0_wrapper_map.mrp"/>
      <outfile xil_pn:name="cm0_wrapper_map.ncd"/>
      <outfile xil_pn:name="cm0_wrapper_map.ngm"/>
      <outfile xil_pn:name="cm0_wrapper_map.xrpt"/>
      <outfile xil_pn:name="cm0_wrapper_summary.xml"/>
      <outfile xil_pn:name="cm0_wrapper_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666908863" xil_pn:in_ck="5119691740800707948" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="8313326105510903995" xil_pn:start_ts="1666908726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cm0_wrapper.ncd"/>
      <outfile xil_pn:name="cm0_wrapper.pad"/>
      <outfile xil_pn:name="cm0_wrapper.par"/>
      <outfile xil_pn:name="cm0_wrapper.ptwx"/>
      <outfile xil_pn:name="cm0_wrapper.unroutes"/>
      <outfile xil_pn:name="cm0_wrapper.xpi"/>
      <outfile xil_pn:name="cm0_wrapper_pad.csv"/>
      <outfile xil_pn:name="cm0_wrapper_pad.txt"/>
      <outfile xil_pn:name="cm0_wrapper_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666897651" xil_pn:in_ck="-5003805974061391869" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="2317813076182229272" xil_pn:start_ts="1666897638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cm0_wrapper.bgn"/>
      <outfile xil_pn:name="cm0_wrapper.bit"/>
      <outfile xil_pn:name="cm0_wrapper.drc"/>
      <outfile xil_pn:name="cm0_wrapper.rbt"/>
      <outfile xil_pn:name="cm0_wrapper.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666908890" xil_pn:in_ck="-5003805974061391869" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-3625026804059494175" xil_pn:start_ts="1666908879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/cm0_wrapper_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/cm0_wrapper_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/cm0_wrapper_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1666908863" xil_pn:in_ck="5929927075700100975" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1666908855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cm0_wrapper.twr"/>
      <outfile xil_pn:name="cm0_wrapper.twx"/>
    </transform>
    <transform xil_pn:end_ts="1666908650" xil_pn:in_ck="9075354768556873587" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1666908650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666898738" xil_pn:in_ck="-5003805974061391738" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1906581914546862833" xil_pn:start_ts="1666898736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/cm0_wrapper_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/cm0_wrapper_synthesis.vhd"/>
      <outfile xil_pn:name="netgen/synthesis/cm0_wrapper_synthesis_mhf_info.txt"/>
    </transform>
  </transforms>

</generated_project>
