module mux4to1(S,W,f);
  input [3:0]W;
  input [1:0]S;
  output reg f;
  
  always @(S,W)
    case(S)
      0:f=W[0];
      1:f=W[1];
      2:f=W[2];
      3:f=W[3];
    endcase
   
endmodule
