Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  8 12:51:48 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file part2_wrapper_timing_summary_routed.rpt -pb part2_wrapper_timing_summary_routed.pb -rpx part2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : part2_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   39        0.241        0.000                      0                   39        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.657        0.000                      0                   39        0.241        0.000                      0                   39        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 2.023ns (60.153%)  route 1.340ns (39.847%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_gen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_gen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.271    pulse_gen/s_cnt[2]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  pulse_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    pulse_gen/s_cnt0_carry_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  pulse_gen/s_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.059    pulse_gen/s_cnt0_carry__0_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  pulse_gen/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.173    pulse_gen/s_cnt0_carry__1_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.507 r  pulse_gen/s_cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.849     8.356    pulse_gen/s_cnt0_carry__2_n_6
    SLICE_X86Y84         LUT5 (Prop_lut5_I4_O)        0.331     8.687 r  pulse_gen/s_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.687    pulse_gen/s_cnt_0[14]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606    15.029    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[14]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)        0.075    15.343    pulse_gen/s_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.879ns (58.174%)  route 1.351ns (41.826%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_gen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_gen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.271    pulse_gen/s_cnt[2]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  pulse_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    pulse_gen/s_cnt0_carry_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  pulse_gen/s_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.059    pulse_gen/s_cnt0_carry__0_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  pulse_gen/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.173    pulse_gen/s_cnt0_carry__1_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.395 r  pulse_gen/s_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.860     8.255    pulse_gen/s_cnt0_carry__2_n_7
    SLICE_X86Y84         LUT5 (Prop_lut5_I4_O)        0.299     8.554 r  pulse_gen/s_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.554    pulse_gen/s_cnt_0[13]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606    15.029    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)        0.031    15.299    pulse_gen/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.186%)  route 2.469ns (77.814%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.723     5.326    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  pulse_gen/s_cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.189    pulse_gen/s_cnt[0]
    SLICE_X86Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.313 r  pulse_gen/s_cnt[16]_i_3/O
                         net (fo=17, routed)          1.061     8.375    pulse_gen/s_cnt[16]_i_3_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.499 r  pulse_gen/s_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.499    pulse_gen/s_cnt_0[16]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606    15.029    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[16]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)        0.032    15.300    pulse_gen/s_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.195%)  route 2.468ns (77.805%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.723     5.326    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  pulse_gen/s_cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.189    pulse_gen/s_cnt[0]
    SLICE_X86Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.313 r  pulse_gen/s_cnt[16]_i_3/O
                         net (fo=17, routed)          1.060     8.374    pulse_gen/s_cnt[16]_i_3_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.498 r  pulse_gen/s_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.498    pulse_gen/s_cnt_0[15]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606    15.029    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[15]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)        0.031    15.299    pulse_gen/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.767ns (57.394%)  route 1.312ns (42.606%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_gen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_gen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.271    pulse_gen/s_cnt[2]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  pulse_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    pulse_gen/s_cnt0_carry_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.279 r  pulse_gen/s_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.820     8.099    pulse_gen/s_cnt0_carry__0_n_6
    SLICE_X85Y82         LUT5 (Prop_lut5_I4_O)        0.303     8.402 r  pulse_gen/s_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.402    pulse_gen/s_cnt_0[6]
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.602    15.025    pulse_gen/clk_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[6]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y82         FDRE (Setup_fdre_C_D)        0.031    15.279    pulse_gen/s_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.863ns (61.766%)  route 1.153ns (38.234%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_gen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_gen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.271    pulse_gen/s_cnt[2]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  pulse_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    pulse_gen/s_cnt0_carry_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.059 r  pulse_gen/s_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.059    pulse_gen/s_cnt0_carry__0_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.372 r  pulse_gen/s_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.034    pulse_gen/s_cnt0_carry__1_n_4
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.306     8.340 r  pulse_gen/s_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.340    pulse_gen/s_cnt_0[12]
    SLICE_X86Y83         FDRE                                         r  pulse_gen/s_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.605    15.028    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  pulse_gen/s_cnt_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X86Y83         FDRE (Setup_fdre_C_D)        0.031    15.298    pulse_gen/s_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.437%)  route 2.300ns (76.563%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.723     5.326    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  pulse_gen/s_cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.189    pulse_gen/s_cnt[0]
    SLICE_X86Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.313 r  pulse_gen/s_cnt[16]_i_3/O
                         net (fo=17, routed)          0.892     8.205    pulse_gen/s_cnt[16]_i_3_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.329 r  pulse_gen/s_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.329    pulse_gen/s_cnt_0[9]
    SLICE_X86Y83         FDRE                                         r  pulse_gen/s_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.605    15.028    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  pulse_gen/s_cnt_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X86Y83         FDRE (Setup_fdre_C_D)        0.031    15.298    pulse_gen/s_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 1.651ns (55.786%)  route 1.309ns (44.214%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_gen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_gen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.271    pulse_gen/s_cnt[2]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  pulse_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    pulse_gen/s_cnt0_carry_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.167 r  pulse_gen/s_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.817     7.984    pulse_gen/s_cnt0_carry__0_n_7
    SLICE_X85Y82         LUT5 (Prop_lut5_I4_O)        0.299     8.283 r  pulse_gen/s_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.283    pulse_gen/s_cnt_0[5]
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.602    15.025    pulse_gen/clk_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[5]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y82         FDRE (Setup_fdre_C_D)        0.029    15.277    pulse_gen/s_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.704ns (24.147%)  route 2.212ns (75.853%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.723     5.326    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  pulse_gen/s_cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.189    pulse_gen/s_cnt[0]
    SLICE_X86Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.313 r  pulse_gen/s_cnt[16]_i_3/O
                         net (fo=17, routed)          0.804     8.117    pulse_gen/s_cnt[16]_i_3_n_0
    SLICE_X85Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.241 r  pulse_gen/s_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.241    pulse_gen/s_cnt_0[10]
    SLICE_X85Y83         FDRE                                         r  pulse_gen/s_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    pulse_gen/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  pulse_gen/s_cnt_reg[10]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X85Y83         FDRE (Setup_fdre_C_D)        0.029    15.278    pulse_gen/s_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 pulse_gen/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.749ns (60.938%)  route 1.121ns (39.062%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_gen/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_gen/s_cnt_reg[2]/Q
                         net (fo=2, routed)           0.491     6.271    pulse_gen/s_cnt[2]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.945 r  pulse_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    pulse_gen/s_cnt0_carry_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.258 r  pulse_gen/s_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.630     7.888    pulse_gen/s_cnt0_carry__0_n_4
    SLICE_X86Y82         LUT5 (Prop_lut5_I4_O)        0.306     8.194 r  pulse_gen/s_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.194    pulse_gen/s_cnt_0[8]
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.604    15.027    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[8]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.031    15.297    pulse_gen/s_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  7.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pulse_gen/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.188ns (48.732%)  route 0.198ns (51.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pulse_gen/pulse_reg/Q
                         net (fo=3, routed)           0.198     1.861    display_driver/pulse
    SLICE_X88Y84         LUT4 (Prop_lut4_I2_O)        0.047     1.908 r  display_driver/s_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    display_driver/s_counter[2]_i_1_n_0
    SLICE_X88Y84         FDRE                                         r  display_driver/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    display_driver/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  display_driver/s_counter_reg[2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.131     1.667    display_driver/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pulse_gen/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.465%)  route 0.198ns (51.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pulse_gen/pulse_reg/Q
                         net (fo=3, routed)           0.198     1.861    display_driver/pulse
    SLICE_X88Y84         LUT3 (Prop_lut3_I1_O)        0.045     1.906 r  display_driver/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    display_driver/s_counter[1]_i_1_n_0
    SLICE_X88Y84         FDRE                                         r  display_driver/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    display_driver/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  display_driver/s_counter_reg[1]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.121     1.657    display_driver/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pulse_gen/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.339%)  route 0.199ns (51.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pulse_gen/pulse_reg/Q
                         net (fo=3, routed)           0.199     1.862    display_driver/pulse
    SLICE_X88Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  display_driver/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    display_driver/s_counter[0]_i_1_n_0
    SLICE_X88Y84         FDRE                                         r  display_driver/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    display_driver/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  display_driver/s_counter_reg[0]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.120     1.656    display_driver/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.321%)  route 0.177ns (55.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_reset_reg/Q
                         net (fo=18, routed)          0.177     1.839    pulse_gen/SR[0]
    SLICE_X85Y83         FDRE                                         r  pulse_gen/s_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    pulse_gen/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  pulse_gen/s_cnt_reg[10]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X85Y83         FDRE (Hold_fdre_C_R)        -0.018     1.516    pulse_gen/s_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 pulse_gen/s_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.231ns (51.104%)  route 0.221ns (48.896%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  pulse_gen/s_cnt_reg[8]/Q
                         net (fo=2, routed)           0.122     1.784    pulse_gen/s_cnt[8]
    SLICE_X85Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  pulse_gen/s_cnt[16]_i_5/O
                         net (fo=17, routed)          0.099     1.927    pulse_gen/s_cnt[16]_i_5_n_0
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.972 r  pulse_gen/s_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.972    pulse_gen/s_cnt_0[6]
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[6]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X85Y82         FDRE (Hold_fdre_C_D)         0.092     1.647    pulse_gen/s_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 pulse_gen/s_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (50.991%)  route 0.222ns (49.009%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  pulse_gen/s_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  pulse_gen/s_cnt_reg[8]/Q
                         net (fo=2, routed)           0.122     1.784    pulse_gen/s_cnt[8]
    SLICE_X85Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  pulse_gen/s_cnt[16]_i_5/O
                         net (fo=17, routed)          0.100     1.928    pulse_gen/s_cnt[16]_i_5_n_0
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.973 r  pulse_gen/s_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.973    pulse_gen/s_cnt_0[5]
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  pulse_gen/s_cnt_reg[5]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X85Y82         FDRE (Hold_fdre_C_D)         0.091     1.646    pulse_gen/s_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/pulse_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.531%)  route 0.207ns (59.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_reset_reg/Q
                         net (fo=18, routed)          0.207     1.869    pulse_gen/SR[0]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/pulse_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/pulse_reg/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y84         FDRE (Hold_fdre_C_R)        -0.018     1.540    pulse_gen/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.531%)  route 0.207ns (59.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_reset_reg/Q
                         net (fo=18, routed)          0.207     1.869    pulse_gen/SR[0]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[13]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y84         FDRE (Hold_fdre_C_R)        -0.018     1.540    pulse_gen/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.531%)  route 0.207ns (59.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_reset_reg/Q
                         net (fo=18, routed)          0.207     1.869    pulse_gen/SR[0]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[14]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y84         FDRE (Hold_fdre_C_R)        -0.018     1.540    pulse_gen/s_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/s_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.531%)  route 0.207ns (59.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X82Y84         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_reset_reg/Q
                         net (fo=18, routed)          0.207     1.869    pulse_gen/SR[0]
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  pulse_gen/s_cnt_reg[15]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y84         FDRE (Hold_fdre_C_R)        -0.018     1.540    pulse_gen/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    display_driver/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    display_driver/s_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    display_driver/s_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y84    pulse_gen/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y82    pulse_gen/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    pulse_gen/s_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    pulse_gen/s_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    pulse_gen/s_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y84    pulse_gen/s_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    pulse_gen/s_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    pulse_gen/s_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    pulse_gen/s_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    pulse_gen/s_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    pulse_gen/s_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    pulse_gen/s_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    pulse_gen/s_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    display_driver/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y84    pulse_gen/pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y84    pulse_gen/pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    pulse_gen/s_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    pulse_gen/s_cnt_reg[0]/C



