// Seed: 1638364274
module module_0;
  wire id_1;
  wire id_2;
  module_2();
  wor  id_3;
  always @(1 * 1) begin
    if (1)
      #1 begin
        wait (id_3);
      end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
  assign id_2 = {id_3 == id_3, 1'b0};
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_5;
  module_2();
  assign id_3 = 1;
  logic [7:0] id_6;
  assign id_4 = ~id_1;
  wire id_7;
  assign id_6[1'b0] = 1 ? id_2 : 1;
  assign id_5 = 1;
endmodule
