<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="CMD_FIFO" module="CMD_FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2024 06 27 13:36:42.900" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="CMD_FIFO.lpc" type="lpc" modified="2024 06 27 13:36:41.516"/>
		<File name="CMD_FIFO.vhd" type="top_level_vhdl" modified="2024 06 27 13:36:41.569"/>
		<File name="CMD_FIFO_tmpl.vhd" type="template_vhdl" modified="2024 06 27 13:36:41.569"/>
		<File name="tb_CMD_FIFO_tmpl.vhd" type="testbench_vhdl" modified="2024 06 27 13:36:41.587"/>
  </Package>
</DiamondModule>
