$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Tue Dec 21 14:19:00 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! A_input [7] $end
$var wire 1 " A_input [6] $end
$var wire 1 # A_input [5] $end
$var wire 1 $ A_input [4] $end
$var wire 1 % A_input [3] $end
$var wire 1 & A_input [2] $end
$var wire 1 ' A_input [1] $end
$var wire 1 ( A_input [0] $end
$var wire 1 ) ALU_output [7] $end
$var wire 1 * ALU_output [6] $end
$var wire 1 + ALU_output [5] $end
$var wire 1 , ALU_output [4] $end
$var wire 1 - ALU_output [3] $end
$var wire 1 . ALU_output [2] $end
$var wire 1 / ALU_output [1] $end
$var wire 1 0 ALU_output [0] $end
$var wire 1 1 B_input [7] $end
$var wire 1 2 B_input [6] $end
$var wire 1 3 B_input [5] $end
$var wire 1 4 B_input [4] $end
$var wire 1 5 B_input [3] $end
$var wire 1 6 B_input [2] $end
$var wire 1 7 B_input [1] $end
$var wire 1 8 B_input [0] $end
$var wire 1 9 Op_code [6] $end
$var wire 1 : Op_code [5] $end
$var wire 1 ; Op_code [4] $end
$var wire 1 < Op_code [3] $end
$var wire 1 = Op_code [2] $end
$var wire 1 > Op_code [1] $end
$var wire 1 ? Op_code [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_Op_code [6] $end
$var wire 1 J ww_Op_code [5] $end
$var wire 1 K ww_Op_code [4] $end
$var wire 1 L ww_Op_code [3] $end
$var wire 1 M ww_Op_code [2] $end
$var wire 1 N ww_Op_code [1] $end
$var wire 1 O ww_Op_code [0] $end
$var wire 1 P ww_A_input [7] $end
$var wire 1 Q ww_A_input [6] $end
$var wire 1 R ww_A_input [5] $end
$var wire 1 S ww_A_input [4] $end
$var wire 1 T ww_A_input [3] $end
$var wire 1 U ww_A_input [2] $end
$var wire 1 V ww_A_input [1] $end
$var wire 1 W ww_A_input [0] $end
$var wire 1 X ww_B_input [7] $end
$var wire 1 Y ww_B_input [6] $end
$var wire 1 Z ww_B_input [5] $end
$var wire 1 [ ww_B_input [4] $end
$var wire 1 \ ww_B_input [3] $end
$var wire 1 ] ww_B_input [2] $end
$var wire 1 ^ ww_B_input [1] $end
$var wire 1 _ ww_B_input [0] $end
$var wire 1 ` ww_ALU_output [7] $end
$var wire 1 a ww_ALU_output [6] $end
$var wire 1 b ww_ALU_output [5] $end
$var wire 1 c ww_ALU_output [4] $end
$var wire 1 d ww_ALU_output [3] $end
$var wire 1 e ww_ALU_output [2] $end
$var wire 1 f ww_ALU_output [1] $end
$var wire 1 g ww_ALU_output [0] $end
$var wire 1 h \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 i \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 j \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 k \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 l \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 m \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 n \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 o \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 p \ALU_output[0]~output_o\ $end
$var wire 1 q \ALU_output[1]~output_o\ $end
$var wire 1 r \ALU_output[2]~output_o\ $end
$var wire 1 s \ALU_output[3]~output_o\ $end
$var wire 1 t \ALU_output[4]~output_o\ $end
$var wire 1 u \ALU_output[5]~output_o\ $end
$var wire 1 v \ALU_output[6]~output_o\ $end
$var wire 1 w \ALU_output[7]~output_o\ $end
$var wire 1 x \Op_code[6]~input_o\ $end
$var wire 1 y \Op_code[5]~input_o\ $end
$var wire 1 z \Op_code[3]~input_o\ $end
$var wire 1 { \Op_code[2]~input_o\ $end
$var wire 1 | \Op_code[0]~input_o\ $end
$var wire 1 } \Op_code[1]~input_o\ $end
$var wire 1 ~ \temp_output~6_combout\ $end
$var wire 1 !! \temp_output~7_combout\ $end
$var wire 1 "! \A_input[0]~input_o\ $end
$var wire 1 #! \Op_code[4]~input_o\ $end
$var wire 1 $! \temp_output~0_combout\ $end
$var wire 1 %! \temp_output~1_combout\ $end
$var wire 1 &! \temp_output~2_combout\ $end
$var wire 1 '! \B_input[0]~input_o\ $end
$var wire 1 (! \Add0~0_combout\ $end
$var wire 1 )! \Add0~1_combout\ $end
$var wire 1 *! \temp_output~4_combout\ $end
$var wire 1 +! \temp_output~3_combout\ $end
$var wire 1 ,! \temp_output~5_combout\ $end
$var wire 1 -! \temp_output~8_combout\ $end
$var wire 1 .! \A_input[1]~input_o\ $end
$var wire 1 /! \B_input[1]~input_o\ $end
$var wire 1 0! \temp_output~11_combout\ $end
$var wire 1 1! \temp_output~12_combout\ $end
$var wire 1 2! \Add0~3_combout\ $end
$var wire 1 3! \Add0~2\ $end
$var wire 1 4! \Add0~4_combout\ $end
$var wire 1 5! \temp_output~9_combout\ $end
$var wire 1 6! \temp_output~10_combout\ $end
$var wire 1 7! \temp_output~13_combout\ $end
$var wire 1 8! \A_input[2]~input_o\ $end
$var wire 1 9! \B_input[2]~input_o\ $end
$var wire 1 :! \temp_output~15_combout\ $end
$var wire 1 ;! \temp_output~16_combout\ $end
$var wire 1 <! \Add0~6_combout\ $end
$var wire 1 =! \Add0~5\ $end
$var wire 1 >! \Add0~7_combout\ $end
$var wire 1 ?! \temp_output~14_combout\ $end
$var wire 1 @! \temp_output~17_combout\ $end
$var wire 1 A! \A_input[3]~input_o\ $end
$var wire 1 B! \B_input[3]~input_o\ $end
$var wire 1 C! \Add0~9_combout\ $end
$var wire 1 D! \Add0~8\ $end
$var wire 1 E! \Add0~10_combout\ $end
$var wire 1 F! \temp_output~19_combout\ $end
$var wire 1 G! \temp_output~20_combout\ $end
$var wire 1 H! \temp_output~18_combout\ $end
$var wire 1 I! \temp_output~21_combout\ $end
$var wire 1 J! \A_input[4]~input_o\ $end
$var wire 1 K! \B_input[4]~input_o\ $end
$var wire 1 L! \temp_output~24_combout\ $end
$var wire 1 M! \temp_output~25_combout\ $end
$var wire 1 N! \Add0~12_combout\ $end
$var wire 1 O! \Add0~11\ $end
$var wire 1 P! \Add0~13_combout\ $end
$var wire 1 Q! \temp_output~22_combout\ $end
$var wire 1 R! \temp_output~23_combout\ $end
$var wire 1 S! \temp_output~26_combout\ $end
$var wire 1 T! \A_input[5]~input_o\ $end
$var wire 1 U! \temp_output~29_combout\ $end
$var wire 1 V! \B_input[5]~input_o\ $end
$var wire 1 W! \temp_output~27_combout\ $end
$var wire 1 X! \temp_output~28_combout\ $end
$var wire 1 Y! \temp_output~30_combout\ $end
$var wire 1 Z! \Add0~15_combout\ $end
$var wire 1 [! \Add0~14\ $end
$var wire 1 \! \Add0~16_combout\ $end
$var wire 1 ]! \temp_output~31_combout\ $end
$var wire 1 ^! \B_input[6]~input_o\ $end
$var wire 1 _! \temp_output~33_combout\ $end
$var wire 1 `! \A_input[6]~input_o\ $end
$var wire 1 a! \temp_output~34_combout\ $end
$var wire 1 b! \Add0~18_combout\ $end
$var wire 1 c! \Add0~17\ $end
$var wire 1 d! \Add0~19_combout\ $end
$var wire 1 e! \temp_output~32_combout\ $end
$var wire 1 f! \temp_output~35_combout\ $end
$var wire 1 g! \temp_output~36_combout\ $end
$var wire 1 h! \B_input[7]~input_o\ $end
$var wire 1 i! \temp_output~37_combout\ $end
$var wire 1 j! \temp_output~38_combout\ $end
$var wire 1 k! \A_input[7]~input_o\ $end
$var wire 1 l! \temp_output~39_combout\ $end
$var wire 1 m! \temp_output~40_combout\ $end
$var wire 1 n! \Add0~21_combout\ $end
$var wire 1 o! \Add0~20\ $end
$var wire 1 p! \Add0~22_combout\ $end
$var wire 1 q! \temp_output~41_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@
1A
xB
1C
1D
1E
1F
1G
1H
0m
zn
zo
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
1|
1}
1~
1!!
1"!
0#!
0$!
0%!
0&!
1'!
1(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
14!
05!
06!
17!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0!
0"
0#
0$
0%
0&
0'
1(
01
02
03
04
05
06
07
18
09
0:
0;
0<
1=
1>
1?
0I
0J
0K
0L
1M
1N
1O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0)
0*
0+
0,
0-
0.
1/
00
$end
#150000
0>
0N
0}
0~
1*!
1U!
1,!
0!!
07!
1-!
1p
0q
1g
0f
10
0/
#360000
1>
0=
0?
0O
1N
0M
0{
1}
0|
0*!
1%!
0+!
0U!
0,!
0-!
0p
0g
00
#560000
1<
1L
1z
1~
1+!
10!
1:!
1F!
1L!
1W!
1_!
1i!
1!!
17!
1q
1f
1/
#780000
0>
0N
0}
0~
1*!
1j!
1,!
0!!
07!
1-!
1p
0q
1g
0f
10
0/
#960000
0<
0L
0z
0+!
00!
0:!
0F!
0L!
0W!
0_!
0i!
0j!
0,!
0-!
0p
0g
00
#1000000
