0.6
2018.3
Dec  6 2018
23:39:36
/home/aokim/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v,1550776323,verilog,,,,top_zedboard_tb,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/Board_Common/dfilter.v,1551572265,verilog,,/home/aokim/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v,,dfilter,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/Board_Common/refclk.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v,,refclk,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/Board_Common/reg_ronly.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/Board_Common/reg_rw.v,,reg_ronly,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/Board_Common/reg_rw.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register.v,,reg_rw,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
,,,,/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,syncronizer,,,,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/Execute/alu.v,1548268921,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/Execute/comp.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,alu,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/Execute/comp.v,1551572265,verilog,,/home/aokim/RockWave/HDL_SRC/Board_Common/dfilter.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,comp,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v,1550774143,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_execute,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/Fetch/rom.v,1550778404,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/StateMachine/statemachine.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,rom,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v,1550606755,verilog,,/home/aokim/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_fetch,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v,1551572265,verilog,,/home/aokim/RockWave/HDL_SRC/Board_Common/refclk.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,bytewrite_ram_1b;ram,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v,1550606755,verilog,,/home/aokim/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_memoryaccess,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,register,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/Fetch/rom.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,register_file,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/StateMachine/statemachine.v,1548268921,verilog,,/home/aokim/RockWave/HDL_SRC/Board_Common/synchronizer.v,,statemachine,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v,1550606755,verilog,,/home/aokim/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,writeback,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v,1550774143,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_core,,,../../../../../../HDL_SRC/CORE,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,1552416546,verilog,,,,,,,,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v,1551572265,verilog,,/home/aokim/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,instruction_decode,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v,1548268921,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v,,obuf,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v,,fnc_gpio,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v,1552168550,verilog,,/home/aokim/RockWave/HDL_SRC/Board_Common/reg_ronly.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,reg_gpio,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
,,,,/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_gpio,,,,,,,,
/home/aokim/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v,1552593880,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,localbus,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v,1552593834,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v,,fnc_vgacontroller,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
,,,,/home/aokim/RockWave/SYNTH/Zedboard/top_zedboard.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_vgacontroller,,,,,,,,
/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.sim/sim_1/behav/xsim/glbl.v,1551572265,verilog,,,,glbl,,,,,,,,
/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1552508035,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/Execute/alu.v,,blk_mem_gen_0,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/pll_pixelclock_1/pll_pixelclock.v,1552507103,verilog,,/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,pll_pixelclock,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/pll_pixelclock_1/pll_pixelclock_clk_wiz.v,1552507103,verilog,,/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/pll_pixelclock_1/pll_pixelclock.v,,pll_pixelclock_clk_wiz,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/vram_1/sim/vram.v,1552507670,verilog,,/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/pll_pixelclock_1/pll_pixelclock_clk_wiz.v,,vram,,,../../../../../../HDL_SRC/CORE;../../../../Zedboard.srcs/sources_1/ip/pll_pixelclock_1,,,,,
/home/aokim/RockWave/SYNTH/Zedboard/top_zedboard.v,1550778772,verilog,,/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v,/home/aokim/RockWave/HDL_SRC/CORE/core_general.vh,top_zedboard,,,../../../../../../HDL_SRC/CORE,,,,,
