0.6
2019.2
Nov  6 2019
21:57:16
D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
,,,,,,tb,,,,,,,,
D:/SMD/FPGA/sequence/sequence.srcs/sources_1/new/sequence_detector.v,1696763703,verilog,,D:/SMD/FPGA/sequence/sequence.srcs/sim_1/new/tb.v,,sequence_detector,,,,,,,,
