sim_seconds                                  0.057094                       # Number of seconds simulated
sim_ticks                                 57093504000                       # Number of ticks simulated
final_tick                               4288650368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7864547                       # Simulator instruction rate (inst/s)
host_op_rate                                  8635125                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              470152862                       # Simulator tick rate (ticks/s)
host_mem_usage                                1600152                       # Number of bytes of host memory used
host_seconds                                   121.44                       # Real time elapsed on the host
sim_insts                                   955039290                       # Number of instructions simulated
sim_ops                                    1048615374                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       750080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       734976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       738048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       731136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       700416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       712704                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4413440                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        43776                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        169472                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2930                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2871                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2883                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2856                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2736                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2784                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17240                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          662                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              662                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       179355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     13137747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       121065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     12873198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       143484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     12927005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     12805940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        89677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     12267876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       103129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     12483101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        49323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        35871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            77301964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       179355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       121065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       143484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        89677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       103129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        49323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         766742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2968324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2968324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2968324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       179355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     13137747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       121065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     12873198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       143484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     12927005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     12805940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        89677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     12267876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       103129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     12483101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        49323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        35871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           80270288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17240                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      662                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  137920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4405216                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  8224                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                169760                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4413440                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             169472                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  257                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        31208                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8558                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8800                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           12404                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            9081                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            7497                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            6736                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            9256                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            7896                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8072                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            6721                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           7664                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           9800                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           7960                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9056                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           9522                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8640                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             352                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            168                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            457                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            528                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            232                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 57124154000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              137920                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5296                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16956                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16963                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16976                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16987                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16999                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17015                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17026                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17043                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   235                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   219                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  207                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  196                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  184                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  168                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  156                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  139                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  217                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  217                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18157                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.967616                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.616658                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    27.570684                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          240      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           28      0.15%      1.48% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           18      0.10%      1.58% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            3      0.02%      1.59% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           17      0.09%      1.69% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           30      0.17%      1.85% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          227      1.25%      3.10% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17594     96.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18157                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   627.274775                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   336.753874                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   612.301113                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           31     13.96%     13.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           22      9.91%     23.87% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           13      5.86%     29.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           16      7.21%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           14      6.31%     43.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383            7      3.15%     46.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            9      4.05%     50.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.60%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            9      4.05%     58.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            5      2.25%     60.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            3      1.35%     61.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            8      3.60%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            8      3.60%     68.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            9      4.05%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      2.70%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            6      2.70%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            7      3.15%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.70%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            4      1.80%     86.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            2      0.90%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            4      1.80%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            2      0.90%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.90%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.35%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            3      1.35%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            2      0.90%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.45%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            3      1.35%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            2      0.90%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            4      1.80%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3584-3647            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.896396                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.872131                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.030347                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.45%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              2      0.90%      1.80% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.90%      2.70% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.45%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            213     95.95%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.45%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3630907250                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5964295100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                440521600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26375.33                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43325.33                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      77.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   77.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 120387                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4424                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.65                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3190936.99                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  54156216550                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1698060650                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          7973683.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          9980409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          7052572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          8380108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          7331990.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          7970659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6               7738416                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          8394019.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          5379072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               6732816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               4757688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5653248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               4946184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5          5377032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               5220360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7          5662632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         43450867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1             55927872                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         37681612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         45965836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         39626995.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5             43175808                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         41973734.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         45866995.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6317429.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5673369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5740139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1791157803.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1805073482.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1776418588.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1794066445.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4        1786052592                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1795592093.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1791986866.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1808002042.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       79256964912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       79244758176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       79269894048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       79254413472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       79261443168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       79253075184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       79256237664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       79242189264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        86851186194.239990                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        86869260551.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        86841948244.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        86854738967.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        86845236112.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        86851401281.279999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        86849214513.599991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        86856252051.839996                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.470989                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.484406                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.464132                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.473626                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.466572                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.471149                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.469526                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.474750                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       703488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       712448                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       711936                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       691712                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       721664                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       711680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4304896                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       175616                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        175616                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2748                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2783                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2781                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2702                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2819                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2780                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16816                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          686                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              686                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       206258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     12321682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       147968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     12478618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       143484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     12469650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        85194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     12115424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     12640037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        94161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     12465166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        62774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        53806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            75400802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       206258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       147968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       143484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        85194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        94161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        62774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         856420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3075937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3075937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3075937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       206258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     12321682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       147968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     12478618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       143484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     12469650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        85194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     12115424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     12640037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        94161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     12465166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        62774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        53806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           78476739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16816                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      686                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  134528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4299264                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  5632                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                175872                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4304896                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             175616                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            7105                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            8184                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            8528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            9105                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            6712                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            8768                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            8304                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            7424                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            9696                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8130                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           9033                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           9576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           9571                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           7360                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           8328                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8528                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             537                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             391                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            392                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            472                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 57103496000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              134528                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5488                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16532                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16538                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16548                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16555                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16565                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16583                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16596                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16611                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   221                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   207                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  198                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  191                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  181                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  164                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  154                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  140                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  230                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17753                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.077733                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   247.722517                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    27.376998                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          242      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           18      0.10%      1.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           12      0.07%      1.53% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            3      0.02%      1.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           11      0.06%      1.61% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           19      0.11%      1.72% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          231      1.30%      3.02% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17217     96.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17753                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          230                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   586.365217                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   337.420363                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   560.378418                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           30     13.04%     13.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           27     11.74%     24.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           11      4.78%     29.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            8      3.48%     33.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            8      3.48%     36.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           17      7.39%     43.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           15      6.52%     50.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           11      4.78%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           12      5.22%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            6      2.61%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703           10      4.35%     67.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767           10      4.35%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            2      0.87%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            9      3.91%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            8      3.48%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            9      3.91%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            7      3.04%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.30%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.30%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            1      0.43%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            1      0.43%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            4      1.74%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            2      0.87%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.87%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      0.87%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            3      1.30%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            3      1.30%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.43%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.43%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2496-2559            1      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-3135            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3136-3199            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          230                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          230                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.895652                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.869445                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.056268                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.43%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              2      0.87%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              2      0.87%      2.61% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.43%      3.04% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            222     96.52%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          230                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3559510000                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            5836776400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                429926400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26493.91                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43443.91                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      75.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   75.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.38                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 117505                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4590                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.64                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3262684.04                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  54203902250                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1650374950                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          7313241.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          8347449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          7582377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          7364044.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          8248262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          8286364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6               7804944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          7896873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               4933536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5631216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5115096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               4967808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               5564304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               5590008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               5265240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               5327256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         39372403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         45277939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         40943385.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         39691891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         45433689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         45300403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         42448972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7             42736512                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6204625.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5547294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1779662499.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1793785622.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1783939962.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1786054014.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1790686719.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1799208155.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1795235483.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1799432616.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       79267048512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       79254659808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       79263296352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       79261441920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       79257378144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       79249903200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       79253388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       79249706304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        86844430796.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        86854377025.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        86847137029.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        86845537338.240005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        86853388498.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        86854508174.400009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        86850120486.720001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        86851137128.640015                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.465975                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.473358                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.467983                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.466796                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.472624                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.473455                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.470198                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.470953                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       717824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       705536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       720128                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       696064                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       695552                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       724736                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4314112                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        50176                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       172800                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        172800                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2804                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2756                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2813                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2719                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2717                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2831                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16852                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          675                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              675                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       228678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     12572779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     12357553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker        17935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       130032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     12613134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     12191650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       125548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     12182682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       112097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     12693843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        85194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        35871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            75562222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       228678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       130032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       125548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       112097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        85194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         878839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3026614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3026614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3026614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       228678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     12572779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     12357553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker        17935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       130032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     12613134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     12191650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       125548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     12182682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       112097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     12693843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        85194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        35871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           78588836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16852                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      675                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  134816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4305696                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  8416                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                173056                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4314112                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             172800                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        33396                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8800                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            7840                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            8544                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8401                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8256                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8496                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            9408                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            7929                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            8152                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            6616                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           7714                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           9170                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           8120                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           9465                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9153                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           8489                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             336                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             464                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             281                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            416                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            263                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 57109389000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              134816                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5400                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16561                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16565                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16570                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16581                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16589                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16607                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16624                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16636                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   229                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   218                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  213                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  202                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  195                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  177                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  160                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  148                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  226                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17747                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.366710                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   248.268016                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    26.454418                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          230      1.30%      1.30% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           14      0.08%      1.37% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            9      0.05%      1.43% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            9      0.05%      1.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           14      0.08%      1.56% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          221      1.25%      2.80% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17250     97.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17747                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   593.880531                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   328.087569                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   560.510727                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           29     12.83%     12.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           34     15.04%     27.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           10      4.42%     32.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            7      3.10%     35.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           10      4.42%     39.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           16      7.08%     46.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            6      2.65%     49.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           11      4.87%     54.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            9      3.98%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            9      3.98%     62.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            8      3.54%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            8      3.54%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            9      3.98%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895           12      5.31%     78.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            2      0.88%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            2      0.88%     80.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            4      1.77%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            3      1.33%     83.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            2      0.88%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            3      1.33%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            3      1.33%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.33%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            5      2.21%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            2      0.88%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            5      2.21%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.44%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            2      0.88%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.44%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.44%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.44%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.44%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            2      0.88%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            1      0.44%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            2      0.88%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2368-2431            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          226                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.929204                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.917677                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.669551                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              2      0.88%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              3      1.33%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            220     97.35%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          226                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3539758950                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5820432300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                430569600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26307.54                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43257.54                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      75.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   75.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.38                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 117696                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4518                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.67                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3258366.46                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  54176853200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1677424000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          7758374.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          8204716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          8081942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          8267011.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          6954595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          7631366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6               8110368                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7               7877520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5233824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               5534928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               5452104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3          5576952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               4691592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               5148144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               5471280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               5314200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         42467942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             43874688                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         43911628.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         45550502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         37019174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         40798617.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         44325465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         43274649.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5643509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6599024.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5474718.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5733089.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5543976.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5321687.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1782291412.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1795388973.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1791375425.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1788583446.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1789623345.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1799216527.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1800897252.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1791063466.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       79264742448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       79253253360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       79256774016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       79259223120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       79258310928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       79249895856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       79248421536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       79257047664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        86848607876.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        86853326055.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        86851947869.759995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        86853367991.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        86842544718.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        86848893965.759995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        86853240243.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7         86850369552                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.469075                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.472578                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.471555                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.472609                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.464575                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.469288                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.472514                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.470383                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       733440                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       705536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       716288                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       699648                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       709888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       752384                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4363008                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        45056                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       161792                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        161792                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2865                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2756                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2798                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2733                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2773                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2939                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17043                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          632                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              632                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst       188323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     12846295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     12357553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       130032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     12545876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       112097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     12254424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     12433779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        89677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     13178102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        53806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            76418641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       188323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       130032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       112097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        89677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        53806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         789162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2833808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2833808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2833808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       188323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     12846295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     12357553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       130032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     12545876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       112097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     12254424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     12433779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        89677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     13178102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        53806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           79252449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17043                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      632                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  136344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4357312                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5696                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                161792                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4363008                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             161792                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        11480                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            7152                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            7912                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            9721                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            8624                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            9776                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8472                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            7816                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8657                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            9185                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8568                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           8336                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           9065                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           8184                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           7713                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8688                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           8297                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             352                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             351                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             376                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             328                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             320                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            241                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            424                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            448                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            184                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 57097048000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              136344                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5056                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16818                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16828                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16839                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16844                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16851                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16865                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16879                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16887                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   196                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   181                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  170                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  165                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  158                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  144                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  130                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  122                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17899                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.478016                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   248.574096                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    25.937983                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          216      1.21%      1.21% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           21      0.12%      1.32% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           10      0.06%      1.38% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           10      0.06%      1.44% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           22      0.12%      1.56% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          208      1.16%      2.72% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17412     97.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17899                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   644.292453                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   349.443779                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   613.789055                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           22     10.38%     10.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           34     16.04%     26.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           13      6.13%     32.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            6      2.83%     35.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            8      3.77%     39.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           10      4.72%     43.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            8      3.77%     47.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           11      5.19%     52.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            5      2.36%     55.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            6      2.83%     58.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            7      3.30%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            6      2.83%     64.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            7      3.30%     67.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            7      3.30%     70.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            9      4.25%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            9      4.25%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            3      1.42%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.42%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            4      1.89%     83.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            4      1.89%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.42%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      0.94%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            4      1.89%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            3      1.42%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            1      0.47%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            2      0.94%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            1      0.47%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            2      0.94%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.47%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            1      0.47%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            6      2.83%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2367            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2368-2431            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2752-2815            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-2879            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.849057                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.830047                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.873978                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              2      0.94%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.47%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.94%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.47%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              2      0.94%      3.77% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            204     96.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3560122000                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5868135700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                435731200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26145.45                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43095.45                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      76.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   76.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 119100                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4223                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3230384.61                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  54208797800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1645479400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          7537017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1               8751456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2               8083152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          7858771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4               8080128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          7927718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          7754745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          7945862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5084496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5903760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5452920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          5301552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               5450880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               5348064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               5231376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               5360304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         40578969.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         48687475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             44386368                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             42758976                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4             44316480                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         43311091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         41886374.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         43046515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5570519.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5531120.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5610332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1783791069.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1787615449.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1784196544.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1794359963.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1794730472.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1792836230.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1798408203.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1803971422.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       79263426960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       79260072240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       79263071280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       79254156000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       79253830992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       79255492608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       79250604912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       79245724896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        86846771265.599991                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        86857243788.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        86851367176.320007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        86850506006.400009                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        86852449836.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        86850917197.439987                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        86849966308.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        86852069976.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.467712                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.475486                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.471124                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.470484                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.471927                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.470790                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.470084                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.471645                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       725504                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       727552                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       717056                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       693760                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       728576                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       718336                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4359168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        46592                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       168960                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        168960                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2834                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2842                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2801                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2710                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2846                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2806                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17028                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          660                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              660                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       228678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     12707295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     12743166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     12559327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       107613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     12151295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       103129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     12761102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     12581747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        44839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        31387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            76351383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       228678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       107613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       103129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        44839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         816065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2959356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2959356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2959356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       228678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     12707295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     12743166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     12559327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       107613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     12151295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       103129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     12761102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     12581747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        44839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        31387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           79310739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17028                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      660                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  136224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4353280                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5888                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                168960                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4359168                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             168960                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8424                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            6928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            8634                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            8257                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            6808                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            9137                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           11225                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            9400                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            8672                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            8376                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           6832                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8104                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           8464                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13          10282                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           9001                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             257                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            392                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            207                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            184                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 57123526000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              136224                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5280                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16749                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16752                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16768                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16781                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16792                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16804                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16831                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16841                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   238                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   228                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  213                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  200                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  189                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  177                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  151                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  142                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  219                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17928                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.244534                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   248.063386                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    26.811686                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          234      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           19      0.11%      1.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           11      0.06%      1.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           13      0.07%      1.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           16      0.09%      1.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          226      1.26%      2.89% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17409     97.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17928                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   611.387387                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   355.602999                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   530.411011                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           27     12.16%     12.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           30     13.51%     25.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           11      4.95%     30.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            7      3.15%     33.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            7      3.15%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            7      3.15%     40.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            7      3.15%     43.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           13      5.86%     49.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            8      3.60%     52.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           12      5.41%     58.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            9      4.05%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           11      4.95%     67.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            9      4.05%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            7      3.15%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            7      3.15%     77.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            6      2.70%     80.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            8      3.60%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            3      1.35%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            6      2.70%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.90%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            2      0.90%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            5      2.25%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            1      0.45%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.90%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.45%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            4      1.80%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      0.90%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            2      0.90%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.45%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            2      0.90%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2879            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.783784                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.748305                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.168248                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      1.35%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              3      1.35%      2.70% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              3      1.35%      4.05% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            213     95.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3577409750                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5883287750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                435328000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26296.75                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43246.75                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      76.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   76.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 118990                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4402                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3229507.35                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  54149538850                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1704738350                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          7656163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          8145446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          7544275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          8858505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          7939814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          7491052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          8335353.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          8096457.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          5164872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               5494944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          5089392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5975976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               5356224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               5053488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               5623056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               5461896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         41399155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         44523148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         40389273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         48826252.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4             43078464                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5             40023360                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6             45354816                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7             44244096                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5892756.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5908930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5955379.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5988556.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5700326.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5739724.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5869532.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5497528.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1776676046.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1791739258.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1785794915.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1800583159.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1799567994.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1797788226.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1803962064.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1800806636.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       79269668208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       79256454864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       79261669200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       79248697056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       79249587552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       79251148752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       79245733104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       79248501024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        86846927566.079987                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        86852736957.119995                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        86846912800.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        86859399871.679993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        86851700739.840012                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        86847714968.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        86855348291.520004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        86853078002.880005                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.467828                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.472140                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.467817                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.477086                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.471371                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.468412                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.474079                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.472394                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       700416                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       684032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       706560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       674816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       686592                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       701184                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4194304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        37376                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       162816                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        162816                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2736                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2672                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2760                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2636                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2682                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2739                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16384                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              636                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       188323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     12267876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       112097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     11980908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     12375488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        62774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     11819488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        62774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     12025746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        67258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     12281327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            73463769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       188323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       112097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        62774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        62774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        67258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         654645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2851743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2851743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2851743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       188323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     12267876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       112097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     11980908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     12375488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        62774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     11819488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        62774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     12025746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        67258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     12281327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           76315512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16384                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      636                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  131072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4187296                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7008                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                162592                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4194304                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             162816                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          124                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            7104                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            7640                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            9441                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            7928                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            8728                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            8264                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8168                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            7521                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            8289                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            9120                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8313                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           8000                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7545                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8344                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           7672                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8776                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             208                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             241                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            471                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            337                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            392                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 57112196000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              131072                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5088                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16144                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16152                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16163                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16173                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16181                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16197                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16205                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16215                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   192                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   179                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  169                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  160                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  152                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  136                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  128                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  118                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17234                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.401532                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.403937                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    26.229353                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          214      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           19      0.11%      1.35% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           10      0.06%      1.41% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           10      0.06%      1.47% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           20      0.12%      1.58% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          206      1.20%      2.78% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16755     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17234                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   605.406542                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   314.897420                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   598.895908                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           35     16.36%     16.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           30     14.02%     30.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           14      6.54%     36.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            7      3.27%     40.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            6      2.80%     42.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            4      1.87%     44.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            5      2.34%     47.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           13      6.07%     53.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           10      4.67%     57.94% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            5      2.34%     60.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            5      2.34%     62.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           13      6.07%     68.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            5      2.34%     71.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895           10      4.67%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            5      2.34%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.87%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            6      2.80%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            5      2.34%     85.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            1      0.47%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.87%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            2      0.93%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            1      0.47%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            4      1.87%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            5      2.34%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            3      1.40%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.47%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.47%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            2      0.93%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            2      0.93%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            1      0.47%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2624-2687            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2752-2815            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.742991                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.693717                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.364996                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      2.34%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.47%      2.80% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.47%      3.27% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.47%      3.74% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.47%      4.21% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            204     95.33%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3432436650                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5650395000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                418729600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26231.24                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43181.24                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      73.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   73.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.28                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 114456                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4244                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3355593.18                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  54240859000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1613418200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          7467465.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          8023276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          7940419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          7607174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          7859980.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          7547299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          7658582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          7895059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5037576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               5412528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          5356632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5131824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               5302368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5          5091432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               5166504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7          5326032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         40560998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         43601126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         43240204.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             41336256                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         42935692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         40543526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         41495001.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         42463948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5603696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5968650.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5716500.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5557662.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5537756.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5630653.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5448176.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5766266.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1780013473.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1789122110.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1790976625.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1784705823.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1790409945.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1793120117.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1795977869.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1806574671.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       79266740640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       79258750608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       79257123840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       79262624544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       79257620928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       79255243584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       79252736784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       79243441344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        86845894215.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        86851348664.639999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        86850824587.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        86847433649.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        86850137036.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        86847646977.599991                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        86848953283.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        86851937687.040009                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.467061                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.471110                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.470721                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.468204                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.470210                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.468362                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.469332                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.471547                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       716800                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       745472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       710912                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       722944                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       725248                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       745728                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4406528                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       149760                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        149760                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2800                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2912                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2777                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2824                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2833                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2913                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17213                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          585                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              585                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       134516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     12554843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       242129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     13057037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        67258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     12451714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        40355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     12662456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     12702811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        53806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     13061521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        58290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            77180900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       134516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       242129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        67258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        40355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        53806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        58290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         677065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2623065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2623065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2623065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       134516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     12554843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       242129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     13057037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        67258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     12451714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        40355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     12662456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     12702811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        53806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     13061521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        58290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           79803965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17213                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      585                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  137704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4397856                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  8672                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                149760                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4406528                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             149760                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            9272                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            8008                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8960                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8873                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            9616                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8776                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8458                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            8656                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            9026                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            8568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           7585                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           7843                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           6472                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           9600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           9152                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8568                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             216                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            313                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            279                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 57106543000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              137704                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4680                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16973                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16977                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16987                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16996                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17005                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17019                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17039                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17050                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   212                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   199                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  189                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  180                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  171                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  157                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  137                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  194                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  195                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17995                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.715532                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   249.041301                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    25.118949                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          205      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           19      0.11%      1.24% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            8      0.04%      1.29% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            9      0.05%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           18      0.10%      1.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          195      1.08%      2.52% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17541     97.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17995                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          195                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   700.107692                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   348.695546                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   669.133363                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           34     17.44%     17.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           24     12.31%     29.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            8      4.10%     33.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            4      2.05%     35.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            4      2.05%     37.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            6      3.08%     41.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            7      3.59%     44.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            3      1.54%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            7      3.59%     49.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            4      2.05%     51.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703           10      5.13%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            7      3.59%     60.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.59%     64.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            7      3.59%     67.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            2      1.03%     68.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.59%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            7      3.59%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            6      3.08%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            3      1.54%     80.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            6      3.08%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            1      0.51%     84.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.54%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            3      1.54%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            3      1.54%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            3      1.54%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            1      0.51%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            2      1.03%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.51%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            4      2.05%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.51%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            2      1.03%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.51%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            2      1.03%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            2      1.03%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            1      0.51%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3392-3455            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          195                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          195                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.985508                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.812277                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.51%      0.51% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            193     98.97%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          195                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3595074850                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5924564200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                439785600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26158.75                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43108.75                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      77.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   77.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120211                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3907                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3208593.27                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  54172054650                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1682222550                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0               8068032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          8132745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               8095248                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          7985174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          8154518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          7199539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          7664025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          8202297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               5442720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5486376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5461080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               5386824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               5501064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               4856832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               5170176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               5533296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         44377382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         44424307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         44594035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             43412928                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         44317977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5             38907648                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         41578867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         44910028.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5816033.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5325419.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5424537.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1785367169.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1790821823.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1787846915.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1795008176.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1797096784.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1783811698.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1795084511.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1799606407.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       79262044416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       79257259632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       79259869200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       79253587392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       79251755280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       79263408864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       79253520432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       79249553856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        86851460042.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        86852427870.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        86851917315.840012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        86851630397.759995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        86853112022.400009                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        86843980366.080002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        86848912914.239990                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        86853797003.519989                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.471192                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.471911                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.471532                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.471319                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.472419                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.465640                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.469302                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.472927                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       700928                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       717568                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       714752                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       692224                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       703488                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       704000                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4268032                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       171008                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        171008                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2738                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2803                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2792                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2704                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2748                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2750                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16672                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          668                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              668                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       139000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     12276843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       121065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     12568295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        53806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     12518972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        31387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     12124392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        49323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     12321682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker        17935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        44839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     12330650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        17935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            74755125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       139000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       121065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        53806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        31387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        49323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        44839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         538065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2995227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2995227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2995227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       139000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     12276843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       121065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     12568295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        53806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     12518972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        31387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     12124392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        49323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     12321682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker        17935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        44839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     12330650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        17935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           77750351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16672                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      668                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  133376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4262080                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5952                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                171008                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4268032                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             171008                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            8513                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            8169                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            8592                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           10280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            7754                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7720                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           10120                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            6154                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            8560                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            7616                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8104                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           8536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7552                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           8360                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           9176                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             376                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             352                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 57093631000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              133376                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5344                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16424                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16431                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16447                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16453                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16462                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16477                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16494                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16504                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   207                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   194                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  178                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  172                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  163                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  148                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  131                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  121                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  223                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17569                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.324435                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   248.115489                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    26.701845                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          237      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           12      0.07%      1.42% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            4      0.02%      1.44% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            5      0.03%      1.47% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           11      0.06%      1.53% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          230      1.31%      2.84% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17070     97.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17569                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   598.735426                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   341.095661                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   523.178028                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           32     14.35%     14.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           26     11.66%     26.01% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           10      4.48%     30.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            9      4.04%     34.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            8      3.59%     38.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            3      1.35%     39.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447           11      4.93%     44.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           10      4.48%     48.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           12      5.38%     54.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            9      4.04%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703           10      4.48%     62.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767           10      4.48%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            8      3.59%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            9      4.04%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959           12      5.38%     80.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            4      1.79%     82.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            3      1.35%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      2.24%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            5      2.24%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            2      0.90%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            6      2.69%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      0.90%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.90%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            1      0.45%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      0.90%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            2      0.90%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            3      1.35%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            2      0.90%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2368-2431            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.964126                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.956402                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.535720                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            222     99.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3502217000                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5759787500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                426208000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26294.89                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43244.89                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      74.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       3.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   74.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    3.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 116506                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4459                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3292596.94                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  54183615000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1669103200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0               7823088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          8831894.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          7215868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          7925299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          7570886.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          7694870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          7464441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          8053516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               5277480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               5958024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4867848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3          5346432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               5107344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               5190984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               5035536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               5432928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         42953164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         48406924.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         38602636.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         43090444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         41275353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         41090649.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         40102732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7             43994496                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6350192.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5733089.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5             5816448                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5530705.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1779140306.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1797732357.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1784708997.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1791724484.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1785525200.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5        1802854368                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1795897869.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1801548037.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       79267506576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       79251197760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       79262621760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       79256467824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       79261905792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       79246704768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       79252806960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       79247850672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        86848751452.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        86858947517.759995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        86844150891.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        86850757938.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        86847296067.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        86849822452.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        86847308610.239990                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        86852814365.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.469182                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.476751                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.465767                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.470671                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.468102                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.469977                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.468111                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.472198                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       704000                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       753408                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       706048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       700672                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       728064                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       716288                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4362752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       192768                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        192768                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2750                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2943                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2758                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2737                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2844                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2798                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17042                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          753                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              753                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       206258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     12330650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       165903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     13196037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       165903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     12366521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     12272359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     12752134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       130032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     12545876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        40355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            76414157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       206258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       165903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       165903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       130032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        40355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         941613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       3376356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            3376356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       3376356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       206258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     12330650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       165903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     13196037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       165903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     12366521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     12272359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     12752134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       130032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     12545876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        40355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           79790513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17042                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      753                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  136336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4352896                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  9856                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                193280                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4362752                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             192768                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  308                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs        26154                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            9496                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8658                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            7944                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            8457                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            8952                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            8338                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            9033                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            9105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            7840                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            9354                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8200                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           7755                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           6744                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           9248                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8560                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           8344                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             455                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             440                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            688                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            265                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 57114887000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              136336                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6024                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16770                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16774                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16788                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16796                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16805                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16818                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16836                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16840                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   218                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   203                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  189                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  159                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  141                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  137                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  246                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  247                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  249                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  249                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18051                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.851753                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   247.201905                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    28.225137                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          264      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           23      0.13%      1.59% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            7      0.04%      1.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            7      0.04%      1.67% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           23      0.13%      1.79% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          252      1.40%      3.19% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17475     96.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18051                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   540.664032                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   310.404084                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   470.219927                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-31            6      2.37%      2.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-63           35     13.83%     16.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-95           16      6.32%     22.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-127           10      3.95%     26.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-159            7      2.77%     29.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-191            6      2.37%     31.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-223            6      2.37%     33.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::224-255           14      5.53%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-287            3      1.19%     40.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::288-319            1      0.40%     41.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-351            6      2.37%     43.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::352-383            3      1.19%     44.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-415            6      2.37%     47.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::416-447            7      2.77%     49.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-479            6      2.37%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::480-511            8      3.16%     55.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-543            4      1.58%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::544-575            5      1.98%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-607            7      2.77%     61.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::608-639            7      2.77%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-671            2      0.79%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::672-703            4      1.58%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-735            5      1.98%     68.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::736-767            5      1.98%     70.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-799            6      2.37%     73.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::800-831            5      1.98%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-863            4      1.58%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::864-895            3      1.19%     77.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-927            3      1.19%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::928-959            4      1.58%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-991            2      0.79%     81.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::992-1023            4      1.58%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1055            6      2.37%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1056-1087            1      0.40%     85.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1119            2      0.79%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1120-1151            3      1.19%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1183            4      1.58%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1184-1215            1      0.40%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1247            3      1.19%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1248-1279            1      0.40%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1311            1      0.40%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1375            1      0.40%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1376-1407            1      0.40%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1439            4      1.58%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1440-1471            2      0.79%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1504-1535            3      1.19%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1567            1      0.40%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1568-1599            1      0.40%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1631            2      0.79%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1696-1727            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1760-1791            1      0.40%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1823            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1888-1919            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.873518                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.834400                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.300111                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              3      1.19%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.40%      1.58% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              2      0.79%      2.37% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              2      0.79%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.40%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.40%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            240     94.86%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.40%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              2      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3570364800                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            5876039400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                435289600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26247.28                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43197.28                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      76.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       3.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   76.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    3.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.73                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 118972                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5045                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.75                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3209603.09                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  54123370050                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1730907150                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0               8158752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          8091619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               7711200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          8129721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4               7823088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          7203772.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          7997270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          7833369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               5503920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          5458632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5202000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               5484336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               5277480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               4859688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               5394984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               5284416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0             44700864                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         43774348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         41636275.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         44235110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         42534835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         38297625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         43091443.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         42298713.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5989386.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6107996.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5825986.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5879070.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5593743.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5835939.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5554344.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1783189477.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1793511201.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1785365637.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1794912909.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1793258887.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1792027797.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1804987244.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1803180225.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       79263954672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       79254900528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       79262045760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       79253670960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       79255121856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       79256201760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       79244833824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       79246418928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        86851967436.479996                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        86852314690.560013                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        86848257223.679993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        86852782472.639999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        86850103479.359985                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        86844654751.679993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        86852611070.400009                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        86851040362.560013                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.471569                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.471827                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.468815                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.472174                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.470185                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.466141                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.472047                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.470881                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       733696                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       740352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       727040                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       684800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       728320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       724224                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4379136                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       136192                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        136192                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2866                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2892                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2840                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2675                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2845                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2829                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17106                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          532                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              532                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       147968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     12850779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       188323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     12967360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        76226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     12734198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        62774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     11994359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        76226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     12756618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     12684876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        53806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        26903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            76701125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       147968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       188323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        76226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        62774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        76226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        53806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         686033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2385420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2385420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2385420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       147968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     12850779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       188323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     12967360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        76226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     12734198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        62774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     11994359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        76226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     12756618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     12684876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        53806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        26903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           79086545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17106                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      532                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  136848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4372800                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  6336                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                135936                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4379136                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             136192                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         5949                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9360                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            7712                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8321                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            7921                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8064                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8424                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            9920                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            7696                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            7512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            6208                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8650                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8786                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           8537                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           9897                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9657                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           9985                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             241                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             247                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             400                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             224                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 57121945000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              136848                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4256                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16899                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16901                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16909                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16919                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16926                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16937                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16948                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16954                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   190                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   178                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  170                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  160                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  153                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  142                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  131                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17840                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.731839                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.073387                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    25.057173                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          203      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           17      0.10%      1.23% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            8      0.04%      1.28% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      1.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            8      0.04%      1.33% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           17      0.10%      1.43% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          193      1.08%      2.51% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17392     97.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17840                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   771.175141                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   407.722442                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   708.845739                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           23     12.99%     12.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           24     13.56%     26.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           10      5.65%     32.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            3      1.69%     33.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            3      1.69%     35.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            5      2.82%     38.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            6      3.39%     41.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            4      2.26%     44.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            2      1.13%     45.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            3      1.69%     46.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            7      3.95%     50.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            7      3.95%     54.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            5      2.82%     57.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.26%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            6      3.39%     63.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            5      2.82%     66.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            5      2.82%     68.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151           10      5.65%     74.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      2.26%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            6      3.39%     80.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            4      2.26%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            2      1.13%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            3      1.69%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            2      1.13%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            3      1.69%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            3      1.69%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            3      1.69%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            3      1.69%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.56%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      1.13%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            3      1.69%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2239            2      1.13%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3008-3071            1      0.56%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3392-3455            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3712-3775            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          177                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            177    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          177                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3573554100                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5889771600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                437280000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26151.15                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43101.15                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      76.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   76.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 119517                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3541                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3238572.68                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  54251963550                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1602389150                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          7991827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          7930137.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          7887801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          8162985.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4               7426944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          7806758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6               8476272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7               8899632                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          5391312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5349696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5321136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               5506776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               5010240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               5266464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               5718120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               6003720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0             43819776                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         43633574.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         43171814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             44244096                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         40080268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5             42576768                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         46678195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         48715430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5849625.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5952061.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5404631.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5945425.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1778692642.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1779601979.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1791794744.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1799135487.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1786373907.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1793204003.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1802972891.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1813679570.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       79267899264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       79267101600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       79256406192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       79249966944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       79261161312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       79255170000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       79246600800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       79237208976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        86850114812.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        86849717591.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        86850539628.479996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        86853438715.199997                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        86846076967.679993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        86849898989.760010                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        86856530293.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7         86860923120                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.470194                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.469899                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.470509                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.472661                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.467197                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.470034                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.474956                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.478217                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       689664                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       724992                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       711936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       666880                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       676864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       701440                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4215808                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       158976                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        158976                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2694                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2832                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2781                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2605                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2644                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2740                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16468                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          621                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              621                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       156936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     12079553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       125548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     12698327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        40355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       103129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     12469650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     11680488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        89677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     11855359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     12285811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        40355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            73840414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       156936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       125548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       103129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        89677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        40355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         730871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2784485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2784485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2784485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       156936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     12079553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       125548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     12698327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        40355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       103129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     12469650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     11680488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        89677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     11855359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     12285811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        40355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           76624899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16468                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      621                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  131744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4210112                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  5696                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                158720                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4215808                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             158976                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        16798                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            7368                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            8817                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            8000                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            7896                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            7416                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8184                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            8849                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            9433                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8600                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            7632                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           6571                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           8320                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7688                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           7784                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           9024                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           9984                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            344                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            255                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            249                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 57093310000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              131744                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4968                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16220                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16225                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16236                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16251                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16258                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16279                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16302                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16310                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   228                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   216                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  205                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  191                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  164                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  141                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  132                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  205                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  205                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  207                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  204                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17313                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.344019                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.270295                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    26.450402                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          221      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           15      0.09%      1.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           12      0.07%      1.43% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           12      0.07%      1.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           16      0.09%      1.59% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          213      1.23%      2.82% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        16824     97.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17313                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   630.798077                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   354.677211                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   563.806780                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           25     12.02%     12.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           34     16.35%     28.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            7      3.37%     31.73% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            6      2.88%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.37%     37.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            5      2.40%     40.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447           11      5.29%     45.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            4      1.92%     47.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            9      4.33%     51.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639           11      5.29%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           11      5.29%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            6      2.88%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            8      3.85%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            8      3.85%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            5      2.40%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            6      2.88%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            5      2.40%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            2      0.96%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            1      0.48%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            7      3.37%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            4      1.92%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            3      1.44%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            4      1.92%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            4      1.92%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            4      1.92%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            1      0.48%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            2      0.96%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            2      0.96%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            2      0.96%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2367            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2880-2943            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.846154                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.823320                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.945564                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              3      1.44%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.48%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.48%      2.40% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              3      1.44%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            200     96.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3428824400                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5658868100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                421011200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26061.63                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43011.63                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      73.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   73.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.77                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 115077                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4136                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3340939.20                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  54225636050                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1626761150                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          7673097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          7666444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          7743254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          8205926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4               7738416                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          7140873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          7884777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          8343820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5176296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5171808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5223624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               5535744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               5220360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               4817256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               5319096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               5628768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         41666726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         41812492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         41794521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         45076761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         42138470.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         38002598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         42822873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         45728217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5782855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2             5806080                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5497528.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5514117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7             5650560                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1779148405.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1782178306.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1792255377.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1794085269.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1789498967.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1794073777.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1795664597.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1801591977.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       79267499472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       79264841664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       79256002128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       79254396960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       79258420032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       79254407040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       79253011584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       79247812128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        86847417217.919998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        86847738142.080002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        86849295350.400009                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        86853431124.479996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        86848984138.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        86844426027.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        86850770354.879990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        86855225836.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.468191                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.468430                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.469586                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.472656                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.469355                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.465971                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.470681                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.473988                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           18                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           18                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           18                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           18                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       676864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       687616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       703232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       664576                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       686336                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       689408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4150272                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       179200                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        179200                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2644                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2686                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2747                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2596                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2681                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2693                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16212                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          700                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              700                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       174871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     11855359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       134516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     12043682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       107613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     12317198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     11640133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        94161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     12021263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        94161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     12075069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        31387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            72692543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       174871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       134516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       107613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        94161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        94161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        31387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         735355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3138711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3138711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3138711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       174871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     11855359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       134516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     12043682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       107613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     12317198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     11640133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        94161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     12021263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        94161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     12075069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        31387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           75831254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16212                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      700                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  129696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4136512                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 13760                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                178912                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4150272                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             179200                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  430                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        25326                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            7456                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            7112                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            7401                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            6920                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            6946                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            8411                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            8408                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            9129                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            7736                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            8392                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           9192                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8266                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           6664                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13          10225                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           7880                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           9128                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             368                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             312                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             432                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             312                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            624                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            375                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            320                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 57118497000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              129696                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5600                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 15981                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 15980                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 15991                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16009                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16022                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16033                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16036                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   169                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   154                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  142                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  131                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  124                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  111                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  100                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   97                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  236                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  235                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17130                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.922008                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   247.363810                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    27.974810                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          245      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           20      0.12%      1.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           10      0.06%      1.61% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           10      0.06%      1.66% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           18      0.11%      1.77% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          232      1.35%      3.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16595     96.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17130                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   558.572650                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   314.661132                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   506.205845                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           39     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           27     11.54%     28.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           11      4.70%     32.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            7      2.99%     35.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           15      6.41%     42.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            8      3.42%     45.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           12      5.13%     50.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           10      4.27%     55.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            7      2.99%     58.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            7      2.99%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           12      5.13%     66.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           11      4.70%     70.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            8      3.42%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            7      2.99%     77.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      2.14%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            7      2.99%     82.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            5      2.14%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            5      2.14%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            4      1.71%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.28%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            4      1.71%     91.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            3      1.28%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            3      1.28%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.85%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            2      0.85%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            3      1.28%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.85%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.43%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            2      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          234                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.893162                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.864783                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.089019                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.43%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.43%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.43%      2.14% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              3      1.28%      3.42% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            224     95.73%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.43%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          234                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3383461650                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5574520350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                413651200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26174.41                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43124.41                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      72.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   72.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 113060                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4667                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3377394.57                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  54187092200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1667185000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          6944313.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          7256390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          7602940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3               8430912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4               7566048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          7884777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          7907155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          7893849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               4684656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4895184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5128968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               5687520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               5104080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               5319096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6          5334192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               5325216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0             37190400                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             38862720                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         40773657.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         45819571.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         40983820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         42920716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         42909235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7             42826368                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5600793.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5925519.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6180986.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5467668.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5480939.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1777604152.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1781957183.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1790018697.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1798571214.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1790786856.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1799586106.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1794481824.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1803594948.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       79268854080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       79265035632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       79257964128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       79250461920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       79257290304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       79249571664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       79254049104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       79246055136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        86841348760.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        86844200610.239990                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        86847884276.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        86855622489.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        86847669143.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        86851293384.959991                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        86850835199.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        86851646822.399994                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.463687                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.465804                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.468538                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.474282                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.468378                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.471069                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.470729                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.471331                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       747264                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       766720                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       726016                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       751104                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       750080                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       740096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4517888                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       225792                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        225792                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2919                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2995                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2836                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2934                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2930                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2891                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17648                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          882                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              882                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        89677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     13088424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       125548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     13429199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        98645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     12716263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        67258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     13155682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         8968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        67258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     13137747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     12962876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        35871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        22419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            79131384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        89677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       125548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        98645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        67258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        67258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        35871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         564968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       3954776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            3954776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       3954776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        89677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     13088424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       125548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     13429199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        98645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     12716263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        67258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     13155682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         8968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        67258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     13137747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     12962876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        35871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        22419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           83086160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17648                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      882                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  141184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4500320                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 17568                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                225280                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4517888                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             225792                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        39115                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            9530                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            7674                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            9448                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            8208                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            8528                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            9720                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            6601                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9401                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            8044                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            7601                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           8476                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           9290                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12          10606                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13          10000                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          10363                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           7145                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             392                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             376                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             336                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             472                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             504                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             537                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            607                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            552                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            480                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            472                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            480                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 57118341000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              141184                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7056                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17333                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17322                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17337                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17348                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17361                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17377                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17397                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17414                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   244                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   229                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  214                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  203                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  191                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  174                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  154                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  137                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  292                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  293                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  295                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  294                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  293                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18804                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   251.308232                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   246.078335                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    29.982478                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          312      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           19      0.10%      1.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           16      0.09%      1.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.86% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           17      0.09%      1.95% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           17      0.09%      2.04% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          286      1.52%      3.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18135     96.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18804                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          295                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   472.576271                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   288.739340                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   430.868416                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           39     13.22%     13.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           35     11.86%     25.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           16      5.42%     30.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           20      6.78%     37.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           25      8.47%     45.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           17      5.76%     51.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447            9      3.05%     54.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           14      4.75%     59.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           14      4.75%     64.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           26      8.81%     72.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           15      5.08%     77.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           14      4.75%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            5      1.69%     84.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            9      3.05%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            4      1.36%     88.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            8      2.71%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            3      1.02%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            3      1.02%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            5      1.69%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      1.02%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            1      0.34%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            2      0.68%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            2      0.68%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.34%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            1      0.34%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            2      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2624-2687            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2752-2815            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          295                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          295                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.864407                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.839436                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.973416                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              3      1.02%      1.02% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.34%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.34%      1.69% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.34%      2.03% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.68%      2.71% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            286     96.95%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          295                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3714765700                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6098528950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                450032000                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26414.23                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43364.23                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      78.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       3.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   79.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    3.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.83                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 122990                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5881                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3082479.28                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  53970620900                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1883656300                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          7908364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          8188387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2               8503488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          8229513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          7797081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          8170243.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          9054460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          8554291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               5335008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          5523912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5736480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5551656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               5259936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5          5511672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               6108168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7          5770752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         42995097.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         45031833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         46174003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         43615603.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4             41862912                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5             43942080                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         49864089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         46046707.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5915566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5782855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        6214164.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6642155.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5942522.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6117949.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        6005145.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6161080.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1787410140.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1785142379.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1801476846.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3        1806099264                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1793339654.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1802735406.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1805279558.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1815751653.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       79260252336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       79262241600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       79247913120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       79243858368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       79255051008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       79246809120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       79244577408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       79235391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        86850286877.759995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        86852381332.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        86856488467.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        86854466925.119995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        86849723479.679993                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        86853756836.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        86861359195.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        86858146208.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.470322                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.471876                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.474925                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.473425                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.469903                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.472897                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.478541                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.476156                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       739584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       728832                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       751104                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       704512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       735232                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       721408                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4431360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       183296                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        183296                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2889                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2847                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2934                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2752                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2872                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2818                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17310                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          716                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              716                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       139000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     12953908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         4484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       224194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     12765585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        22419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       103129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     13155682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        26903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        94161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     12339617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        17935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       112097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     12877682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        17935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        76226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     12635553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        35871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            77615835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       139000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       224194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       103129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        94161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       112097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        76226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        35871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         784678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3210453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3210453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3210453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       139000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     12953908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         4484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       224194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     12765585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        22419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       103129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     13155682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        26903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        94161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     12339617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        17935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       112097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     12877682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        17935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        76226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     12635553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        35871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           80826288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17310                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      716                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  138480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4420960                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 10400                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                183296                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4431360                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             183296                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  325                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs        38178                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            8392                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           10025                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            7128                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            7944                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            7792                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            8923                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            9856                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            7905                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            9625                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            9064                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           9354                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           9755                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           7168                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9984                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           6696                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           8544                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             320                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             257                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             440                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            655                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            320                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            360                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            344                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 57092102000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              138480                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5728                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17049                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17052                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17061                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17071                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17083                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17102                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17115                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17126                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   229                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   216                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  207                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  198                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  166                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  153                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  142                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18268                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.039413                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.589350                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    27.586007                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          258      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           14      0.08%      1.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           11      0.06%      1.55% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            2      0.01%      1.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           11      0.06%      1.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           14      0.08%      1.70% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          247      1.35%      3.05% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17711     96.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18268                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   577.079167                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   338.009262                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   499.961118                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           36     15.00%     15.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           30     12.50%     27.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            5      2.08%     29.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            5      2.08%     31.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           14      5.83%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           10      4.17%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           15      6.25%     47.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            7      2.92%     50.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           13      5.42%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            8      3.33%     59.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            9      3.75%     63.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            9      3.75%     67.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           16      6.67%     73.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            9      3.75%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           11      4.58%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            6      2.50%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            2      0.83%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.25%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      1.67%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            7      2.92%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            4      1.67%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            2      0.83%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            1      0.42%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      0.83%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.42%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            2      0.83%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.42%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            3      1.25%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2496-2559            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2816-2879            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          240                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.866667                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.843962                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.932297                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.42%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.42%      1.67% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.42%      2.08% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.42%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            234     97.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          240                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3602287950                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5944015200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                442096000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26074.25                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43024.25                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      77.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   77.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.53                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 120834                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4781                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3167208.59                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  54100412350                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1753864850                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0               8331120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          6987859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          8024486.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3               8146656                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4               8424864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          8365593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6               8219232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7               7191072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               5620200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               4714032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5413344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5495760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               5683440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               5643456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               5544720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               4851120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         45306892.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         37789939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             43278144                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         44652441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         46421107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5             45921408                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         44986406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         38461862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6234071.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6035005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5657195.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7             5391360                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1790345047.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1774901476.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1794352521.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3        1793386440                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1804926559.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5        1793587536                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1801316407.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1791148063.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       79257677856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       79271224848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       79254162528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       79255009968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       79244887056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       79254833568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       79248053856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       79256973456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        86853985552.319992                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        86841400253.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        86851736394.240005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        86852818825.919998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        86856373957.439987                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        86854598146.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        86854191365.759995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        86844487298.879990                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.473067                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.463725                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.471398                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.472201                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.474840                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.473522                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.473220                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.466017                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       735232                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       728832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       744192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       703488                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       751104                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       744192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4448512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        40704                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       156160                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        156160                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2872                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2847                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2907                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2748                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2934                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2907                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17377                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          610                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              610                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       143484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     12877682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       206258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     12765585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        89677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     13034618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        71742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     12321682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        80710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     13155682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        58290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     13034618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        62774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        13452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            77916255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       143484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       206258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        89677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        71742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        80710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        58290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        62774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         712936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2735162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2735162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2735162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       143484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     12877682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       206258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     12765585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        89677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     13034618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        71742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     12321682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        80710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     13155682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        58290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     13034618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        62774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        13452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           80651417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17377                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      610                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  139016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4443040                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  5472                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                156416                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4448512                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             156160                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            9256                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           11016                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8752                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            7881                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8584                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            7506                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            9104                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8840                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9552                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8400                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           8984                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           7856                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           6872                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           7440                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14          11225                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           7577                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             480                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             289                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             244                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            432                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            243                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            336                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 57130588000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              139016                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4880                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17101                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17114                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17127                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17136                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17146                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17163                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17176                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17189                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   231                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   213                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  201                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  192                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  183                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  167                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  154                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  141                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  202                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18194                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.800704                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   249.205366                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    24.802235                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          206      1.13%      1.13% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           10      0.05%      1.19% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           11      0.06%      1.25% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            3      0.02%      1.26% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           10      0.05%      1.32% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           12      0.07%      1.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          196      1.08%      2.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17746     97.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18194                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   683.769608                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   365.167778                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   608.149848                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           27     13.24%     13.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           31     15.20%     28.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           10      4.90%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            3      1.47%     34.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            8      3.92%     38.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            2      0.98%     39.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            3      1.47%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            7      3.43%     44.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            8      3.92%     48.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            9      4.41%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            7      3.43%     56.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            8      3.92%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            7      3.43%     63.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            7      3.43%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            7      3.43%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            6      2.94%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            7      3.43%     76.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            4      1.96%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            4      1.96%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            5      2.45%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            3      1.47%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            3      1.47%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            3      1.47%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.47%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            3      1.47%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.98%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.98%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            2      0.98%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.49%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            3      1.47%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.49%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            2      0.98%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.49%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            2      0.98%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2495            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2623            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          204                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          204                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.960784                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.946221                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.835441                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.49%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.49%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.49%      1.96% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      0.98%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            195     95.59%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              2      0.98%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          204                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3649360550                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6002783300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                444304000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26283.70                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43233.70                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      77.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   77.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 121456                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4083                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.67                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3176215.49                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  54182973300                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1672237400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          8728473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          7985174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2               7572096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          8374060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          8129116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          7949491.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          7338643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7               8158752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5888256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               5386824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5108160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               5649168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               5483928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5          5362752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               4950672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               5503920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         48506764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         43338547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         40976332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         46354214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         44639462.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         43130380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6             39307008                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         44781235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5985239.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5494625.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5480939.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5614064.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5497528.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1790522395.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1782812073.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1784616082.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1796933773.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1798194576.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1795069189.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1793497302.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1797974930.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       79257522288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       79264285728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       79262703264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       79251898272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       79250792304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       79253533872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       79254912720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       79250984976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        86857501024.319992                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        86850263951.040009                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        86847129623.039993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        86855174478.720001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        86853190692.480011                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        86851130114.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        86846037276.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        86853371707.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.475677                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.470305                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.467978                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.473950                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.472477                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.470948                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.467167                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.472612                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       725248                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       720896                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       759040                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       717824                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       725504                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       713216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4411648                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       148480                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        148480                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2833                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2816                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2965                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2804                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2834                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17233                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          580                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              580                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       147968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     12702811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       161419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     12626585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       130032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     13294682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       139000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     12572779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       116581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     12707295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       112097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     12492069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        49323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        17935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            77270577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       147968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       161419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       130032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       139000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       116581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       112097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        49323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         856420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2600646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2600646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2600646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       147968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     12702811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       161419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     12626585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       130032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     13294682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       139000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     12572779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       116581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     12707295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       112097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     12492069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        49323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        17935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           79871223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17233                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      580                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  137864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4406272                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                148480                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4411648                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             148480                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            7985                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7690                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            7752                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           10201                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            9176                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            7816                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            8665                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            8264                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            8512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            7889                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10          12080                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           8906                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           8552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           8632                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8344                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           7232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             248                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             407                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             136                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            345                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 57091578000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              137864                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4640                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16999                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17010                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17015                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17026                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17035                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 17053                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 17072                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 17085                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   219                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   200                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  195                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  184                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  175                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  158                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  139                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  191                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  192                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  195                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  194                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  193                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  190                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18027                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.662784                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.943656                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    25.286642                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          208      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           18      0.10%      1.25% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           10      0.06%      1.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           10      0.06%      1.36% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           18      0.10%      1.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          200      1.11%      2.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17563     97.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18027                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   711.958763                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   408.718955                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   620.961813                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           15      7.73%      7.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           30     15.46%     23.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           14      7.22%     30.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            6      3.09%     33.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            6      3.09%     36.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            4      2.06%     38.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            7      3.61%     42.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            7      3.61%     45.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            4      2.06%     47.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            9      4.64%     52.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            6      3.09%     55.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            4      2.06%     57.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831           11      5.67%     63.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            9      4.64%     68.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            6      3.09%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            5      2.58%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            2      1.03%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            3      1.55%     76.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            5      2.58%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            2      1.03%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            4      2.06%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            4      2.06%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            6      3.09%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            3      1.55%     88.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      1.03%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            4      2.06%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            3      1.55%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      1.03%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.52%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            5      2.58%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            2      1.03%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.52%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2751            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          194                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.917526                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.884144                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.244012                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              2      1.03%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.52%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      1.03%      2.58% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.52%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.03%      4.12% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            184     94.85%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              2      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          194                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3602142300                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5936089500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                440627200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26160.11                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43110.11                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      77.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   77.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 120441                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3868                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3205051.25                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  54214741600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1240912800                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1639535600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          7401542.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          8486553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          7928323.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7691241.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          7818854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          8809516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          8048678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7               7680960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               4993104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               5725056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2          5348472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5188536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               5274624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               5942928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               5429664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               5181600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         40092748.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         46347225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             43088448                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         41742105.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4             42097536                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         49072358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         43822771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         41559398.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6187622.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5501260.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      5740470364.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1779056749.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1        1792705176                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1792272450.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1790147836.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1800176808.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1803782419.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1796524686.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1795623174.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       79267579872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       79255607568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       79255987152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       79257850848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       79249053504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       79245890688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       79252257120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       79253047920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        86845214666.880005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        86855529566.399994                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        86850838252.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        86848704582.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        86850671230.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        86859475756.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        86852180206.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        86849064678.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.466556                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.474213                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.470731                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.469147                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.470607                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.477143                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.471727                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.469414                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              270612                       # Transaction distribution
system.membus.trans_dist::ReadResp             270612                       # Transaction distribution
system.membus.trans_dist::WriteReq                 44                       # Transaction distribution
system.membus.trans_dist::WriteResp                44                       # Transaction distribution
system.membus.trans_dist::Writeback             10598                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           262296                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          47748                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          227770                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25478                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1116055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1116359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1116359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72253953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72254561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72254561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    135306000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4463408500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        44000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        22000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    174867000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    131243785                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     23901443                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    113885000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        14487                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12880708                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18826500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2331                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        16809                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           29                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          169                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1211                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          209                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        11721                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           46                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           63                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      4882492                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    124670467                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         1000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       130473                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      3430490                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       329997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     91168500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        16500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       521000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          3995                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        28594                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             8789952                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          216360967                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           106627                       # Total snoops (count)
system.membus.snoop_fanout::samples            616639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  616639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              616639                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               97500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 152                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           424575000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              510013                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4596142000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer3.succeeded             499567                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             270503                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            270503                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10598                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          204715                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         23055                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         227770                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1141                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1141                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        28634                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        11684                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8807                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8571                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8660                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8539                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        25348                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        24245                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        14575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        16650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        21883                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        20906                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        28054                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       252334                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        28476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        11605                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8282                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8637                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8982                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8821                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        25274                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        24520                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        14358                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        16708                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        21782                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        20993                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        27919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       252339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        28752                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        11536                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8466                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         9062                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8703                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8653                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8607                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8454                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8594                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        25350                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        24305                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        14308                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        16955                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        21685                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        20986                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        27928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       252344                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        28546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        11817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8287                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8874                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8653                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8982                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8696                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        25199                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        24488                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        14437                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        16840                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        21795                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        20891                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        27791                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       252411                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1009428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1122048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1147392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1131520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1116672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1133312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1116160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1132800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1133568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1135616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1084160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1157120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1071616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1179904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18069504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1176064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1071616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1169152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1147904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1127680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1127680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1127936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1141760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1086976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1123584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1105664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1146624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18068993                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1196288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1115648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1095936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1178624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1131520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1126144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1123840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1103872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1121280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1118208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1134848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1106944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1123328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1080832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18039296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1179392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1145088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1075456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1154304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1127936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1165568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1143296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1132800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1086464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1107968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1172736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1138944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1096704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1151488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1071360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1126656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18076160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72253953                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    378541800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2675256100                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     99618800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    286575000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     32273000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    318690043                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1575800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11201250                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          406                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           65                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           10                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           13                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           54                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       409400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        23000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         2400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        56000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        16000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        63187                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        63600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          541                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          19                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             547400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             86187                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           87733000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              57645                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           37270200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              23587                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29082000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17144                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30067400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17995                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29584200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17819                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29606000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17806                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30035400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17691                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29980600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17509                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29621200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17350                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           76667400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              50923                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          74026000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             49110                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          45865000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             29155                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          52402200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             33887                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          67531400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             43949                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          64713600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             42238                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          84398800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             56204                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         751254682                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            124831                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         751266132                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            124835                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         750376917                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            124841                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         752251162                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            124908                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       270503                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       270503                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10598                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       204715                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        23055                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       227770                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1141                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1141                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       252334                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       252339                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       252344                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       252411                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1009428                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18069504                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18068993                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18039296                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18076160                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72253953                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    216402400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1082012000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     42392000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    163772000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     18444000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    182216000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       912800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4564000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         4338                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         3243                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           19                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     10402600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      5740900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        45200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  7600                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     16188700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    110556000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       127503                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    110540900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       127504                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    110520800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       127503                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    110306400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       127503                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1268792800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.2                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       499415                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2771531                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2769650                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1881                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                44                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               44                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            37801                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          262320                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         47852                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         310172                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2361                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       414638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       500337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       442423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       505659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         7074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       435971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       501207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       441407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       488625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       432768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       499234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       418206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       499411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5622483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       887808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     31906656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1000608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       966656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31998316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1011256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       905472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     32178776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1002352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       796928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     31122008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       977184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       864768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     31717984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       998404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       776448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     31822688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       997896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       145664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        81189                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           52                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              202159313                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1389407442                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25057562735                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        44000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        22000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1228562432                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    132887082                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     24002336                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    114050278                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq      1195469                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     23961069                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    120624462                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        75086                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5135                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           26                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1020                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         6695                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1489                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           98                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          561                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1454                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          435                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    630368179                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     66010876                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       102500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      8039997                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     61508880                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     14093995                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1334998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      1212498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     12321473                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      7076991                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        86483                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5668                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          727647522                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          74422865                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          677622                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3168800                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3168800    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3168800                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2800133330                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3168953                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         112817930                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3468                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        6726840182                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.8                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            254909                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         250669487                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            250185                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         122869256                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3776                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        7335772695                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            12.8                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            277873                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         253354418                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            252845                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        115110744                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             3537                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       7109563541                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           12.5                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           271142                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        251095989                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           250619                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        101342221                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3113                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       7402776128                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           13.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           280069                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        244823463                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           244329                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        109945232                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             3378                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       7063726525                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           12.4                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           269687                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        250113497                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           249633                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         98725286                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3033                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       6872892718                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           12.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           258616                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        250399520                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           249937                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         18495490                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              569                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          9723997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              368                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            13996                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               13                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         5708    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         5708                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         5708    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         5708                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         5708                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         5708    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         5708                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         5708                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         5708    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         5708                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         5708                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             5708    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         5708                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         5708                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            5708    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         5708                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    271928                       # number of replacements
system.l2.tags.tagsinuse                  8183.778325                       # Cycle average of tags in use
system.l2.tags.total_refs                      566965                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.084982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      312.937561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.252730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    21.142637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1334.821169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.462122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    14.370331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1298.283800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.797959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    13.365297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1314.819623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.074571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    14.705412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1256.555046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.043919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    11.151103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1268.232153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.165301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     9.992332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1272.462324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.138391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    15.110793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    10.893751                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.162942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.158482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.160500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.153388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.154813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.155330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.001330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20206554                       # Number of tag accesses
system.l2.tags.data_accesses                 20206554                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       250129                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2660                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        72928                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       252799                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2969                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        72875                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       250551                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2854                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        73437                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       244271                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2479                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        71155                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       249580                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2751                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        72312                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       249448                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2428                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        72586                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker           11                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          369                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          130                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1948772                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            37801                       # number of Writeback hits
system.l2.Writeback_hits::total                 37801                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           91                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           74                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           61                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  427                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                104                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2167                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       250129                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2660                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         73234                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       252799                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2969                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         73281                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       250551                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2854                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         73774                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       244271                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2479                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         71494                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       249580                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2751                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         72720                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       249448                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2428                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         72943                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker           11                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           369                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           144                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1950939                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       250129                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2660                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        73234                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       252799                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2969                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        73281                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       250551                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2854                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        73774                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       244271                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2479                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        71494                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       249580                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2751                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        72720                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       249448                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2428                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        72943                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker           11                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          369                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          144                       # number of overall hits
system.l2.overall_hits::total                 1950939                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          808                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        44822                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          807                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        45213                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          683                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        45074                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          634                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        43687                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          627                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        44681                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          605                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        44942                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          200                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           64                       # number of ReadReq misses
system.l2.ReadReq_misses::total                272996                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        31140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        35557                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        35117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        35962                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        35226                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        31294                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             204312                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         3810                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         3884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         3913                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         3703                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         3858                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         3884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            23055                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1544                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          808                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        45074                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          807                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        45466                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          683                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        45359                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          634                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        43925                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          627                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        44906                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          605                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        45230                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          200                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           67                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274540                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          808                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        45074                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          807                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        45466                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          683                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        45359                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          634                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        43925                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          627                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        44906                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          605                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        45230                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          200                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           67                       # number of overall misses
system.l2.overall_misses::total                274540                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2838500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     98543000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   5656195460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1577500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     96719500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   5709398957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4452999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     80063500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   5690025456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3032000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     73529500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   5517404476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2393999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     74386500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   5645009470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3112500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     71377000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   5678726455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       252000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     25255500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      8070500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34442364772                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      9228499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      8062500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      7779997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      7919498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      6857500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      7555499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     47468493                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      2115500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1830500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1444000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1372500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       984500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      1918000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9730500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     27511500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     28133499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     31770000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     27363500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     25701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     30878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       373500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     171730999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2838500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     98543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   5683706960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     96719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   5737532456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4452999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     80063500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   5721795456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3032000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     73529500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   5544767976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2393999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     74386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   5670710470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     71377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   5709604455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     25255500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      8444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34614095771                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2838500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     98543000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   5683706960                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1577500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     96719500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   5737532456                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4452999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     80063500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   5721795456                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3032000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     73529500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   5544767976                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2393999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     74386500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   5670710470                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3112500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     71377000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   5709604455                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       252000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     25255500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      8444000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34614095771                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       250152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       117750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       252814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       118088                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       250588                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         3537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       118511                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       244296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       114842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       249601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         3378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       116993                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       249474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       117528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2221768                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        37801                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             37801                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        31231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        35631                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        35178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        36020                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        35291                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        31366                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           204739                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         3839                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         3899                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         3931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         3726                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         3868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         3893                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          23159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3711                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       250152                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3468                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       118308                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       252814                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3776                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       118747                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       250588                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         3537                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       119133                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       244296                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3113                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       115419                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       249601                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         3378                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       117626                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       249474                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3033                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       118173                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          569                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          211                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2225479                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       250152                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3468                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       118308                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       252814                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3776                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       118747                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       250588                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         3537                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       119133                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       244296                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3113                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       115419                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       249601                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         3378                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       117626                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       249474                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3033                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       118173                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          569                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          211                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2225479                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.232987                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.380654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.213718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.382875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.193101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.380336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.203662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.380410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.185613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.381912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000104                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.199472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.382394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.351494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.329897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.122873                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.997923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.998390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.998158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.997705                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997914                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.992446                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.996153                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.995421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.993827                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.997415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.997688                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.995509                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.451613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.383915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.458199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.412478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.355450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.446512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.176471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.416060                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000092                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.232987                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.380989                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000059                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.213718                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.382881                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000148                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.193101                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.380743                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000102                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.203662                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.380570                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000084                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.185613                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.381769                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000104                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.199472                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.382744                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.153846                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.351494                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.317536                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123362                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000092                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.232987                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.380989                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000059                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.213718                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.382881                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000148                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.193101                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.380743                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000102                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.203662                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.380570                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000084                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.185613                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.381769                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000104                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.199472                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.382744                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.153846                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.351494                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.317536                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123362                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 123413.043478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 121959.158416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126192.393467                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 105166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 119850.681537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 126277.817376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 120351.324324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 117223.279649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126237.419710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       121280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 115977.129338                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126293.965619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 113999.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 118638.755981                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 126340.267004                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 119711.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 117978.512397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126356.781073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       126000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 126277.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 126101.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126164.356884                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   296.355138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   226.748601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   221.545035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   220.218508                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   194.671549                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   241.436026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  4062.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   232.333358                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   555.249344                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   471.292482                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   369.026323                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   370.645423                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   255.184033                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   493.820803                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data 21833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   422.055953                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 109172.619048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 111199.600791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 111473.684211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 114972.689076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 114226.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 107215.277778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111224.740285                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 123413.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 121959.158416                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126097.239207                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 105166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 119850.681537                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126193.913166                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 120351.324324                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 117223.279649                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 126144.656099                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       121280                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 115977.129338                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 126232.623244                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 113999.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 118638.755981                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 126279.572218                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 119711.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 117978.512397                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 126234.898408                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       126000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 126277.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 126029.850746                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126080.337186                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 123413.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 121959.158416                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126097.239207                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 105166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 119850.681537                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126193.913166                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 120351.324324                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 117223.279649                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 126144.656099                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       121280                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 115977.129338                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 126232.623244                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 113999.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 118638.755981                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 126279.572218                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 119711.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 117978.512397                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 126234.898408                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       126000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 126277.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 126029.850746                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126080.337186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10598                       # number of writebacks
system.l2.writebacks::total                     10598                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          206                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          278                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          147                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          295                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          113                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          325                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          138                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          293                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          128                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          290                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          126                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2493                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2493                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2493                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        44742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          529                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        45066                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        44961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        43549                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          334                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        44553                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        44816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           270503                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        31140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        35557                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        35117                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        35962                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        35226                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        31294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        204312                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         3810                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         3884                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         3913                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         3703                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         3858                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         3884                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        23055                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1544                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        44994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        45319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        45246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        43787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        44778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        45104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272047                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        44994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        45319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        45246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        43787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        44778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        45104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           272047                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1247000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     69873000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   5155658960                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       453000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     61110000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5197567459                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2866499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     44754500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   5183305956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1819500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     35514500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5023150976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1190499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     38987000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5141328970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1360000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     36333500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5171819455                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     22747000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      7284000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31198371774                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1707853921                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1950934389                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1926284410                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1972268787                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1932429890                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1716748904                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       880500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  11207400801                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    208834480                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    212879488                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    214624981                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    202971983                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    211518478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    212875984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       173000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1263878394                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     24739500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     25350499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     28635000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     24745500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     23226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     27710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       340500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    154746999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     69873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   5180398460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     61110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5222917958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2866499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     44754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   5211940956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1819500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     35514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5047896476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1190499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     38987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5164554970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     36333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5199529455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     22747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      7624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31353118773                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     69873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   5180398460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     61110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5222917958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2866499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     44754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   5211940956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1819500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     35514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5047896476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1190499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     38987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5164554970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     36333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5199529455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     22747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      7624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31353118773                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       375500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       400500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       328000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       330500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       353000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       380500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       122500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2290500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        91500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       891500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       515500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       560500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       448000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       450500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       493000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       500500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       214000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3182000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.173587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.379975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.140095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.381631                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.109697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.379383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.099261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.379208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.098875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.380818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.103858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.381322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.346221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.324742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.121751                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.997923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.998390                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.998158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.997705                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997914                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.992446                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.996153                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.995421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.993827                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.997415                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.997688                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.995509                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.451613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.383915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.458199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.412478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.355450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.446512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.176471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.416060                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.173587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.380312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.140095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.381643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.109697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.379794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.099261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.379374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.098875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.380681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.103858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.381678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.346221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.312796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.173587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.380312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.140095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.381643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.109697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.379794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.099261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.379374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.098875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.380681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.103858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.381678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.346221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.312796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122242                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 113363.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 116068.106312                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115230.856019                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115519.848771                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115332.344983                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 114659.960000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115346.649485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115284.490025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 113718.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 114933.656958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115344.806448                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 108227.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 116727.544910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 115398.042107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115344.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115401.183841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115467.005076                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 115619.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115334.660887                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54844.377681                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54867.800686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54853.330581                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54843.134058                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54858.056265                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54858.723845                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55031.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54854.344341                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54812.199475                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54809.342945                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54849.215691                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54812.849851                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54825.940384                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54808.440783                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 57666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54820.142876                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 98172.619048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 100199.600791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 100473.684211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 103972.689076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 103226.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 96215.277778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       113500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100224.740285                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 113363.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 116068.106312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115135.317153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115519.848771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115247.864207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 114659.960000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115346.649485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115191.198250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 113718.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 114933.656958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115282.994405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 108227.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 116727.544910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 115336.883514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115344.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 115278.677168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115467.005076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 115522.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115248.904686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 113363.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 116068.106312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115135.317153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115519.848771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115247.864207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 114659.960000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115346.649485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115191.198250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 113718.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 114933.656958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115282.994405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 108227.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 116727.544910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 115336.883514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115344.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 115278.677168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115467.005076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 115522.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115248.904686                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       3995                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              61                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        67911                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67911    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67911                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2673                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2673    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2673                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     304509039.943938                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    292397066.942260                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    85612663.594723                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            3      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           94      1.65%      1.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          359      6.29%      7.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         1475     25.84%     33.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         2167     37.96%     71.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          901     15.78%     87.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          565      9.90%     97.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08           79      1.38%     98.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           41      0.72%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            7      0.12%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.09%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.09%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.11%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        304504274.251586      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17385216                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    11983742.116328                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   26286522.803623                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         3966     69.48%     69.48% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1307     22.90%     92.38% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.38% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          265      4.64%     97.02% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           61      1.07%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           29      0.51%     98.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           31      0.54%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           12      0.21%     99.35% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           14      0.25%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08           12      0.21%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.09%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.02%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.02%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            3      0.05%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       11985391.542968      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 684288                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67911                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96187.306916                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95761.259607                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11146.684980                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           90      0.13%      0.13% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        65509     96.46%     96.60% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         1175      1.73%     98.33% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          613      0.90%     99.23% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          319      0.47%     99.70% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          167      0.25%     99.94% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           20      0.03%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           11      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67911                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67911                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           840867.046576                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          791322.526006                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    9      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              5      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67853     99.91%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          11656000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67911                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2673                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         21322211.372989                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        29530442.008580                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2673    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          103000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       385326000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2673                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70584                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             808871.288111                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            764146.911666                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      9      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 9      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 5      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               10      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70512     99.90%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value             9333000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70584                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         5708                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.111072                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.314249                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             5074     88.89%     88.89% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              634     11.11%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         5708                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         5708                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            5708    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         5708                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              5708                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            11.895060                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           11.422601                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.341026                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                     9      0.16%      0.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                    89      1.56%      1.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   350      6.13%      7.85% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   833     14.59%     22.44% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1411     24.72%     47.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                1394     24.42%     71.58% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                 915     16.03%     87.61% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 434      7.60%     95.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 185      3.24%     98.46% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                  42      0.74%     99.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                  21      0.37%     99.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   6      0.11%     99.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   3      0.05%     99.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   6      0.11%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   3      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   3      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   3      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                5708                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             5708                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.468115                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.026817                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3966     69.48%     69.48% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1307     22.90%     92.38% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    265      4.64%     97.02% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     61      1.07%     98.09% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     29      0.51%     98.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     31      0.54%     99.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     12      0.21%     99.35% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     14      0.25%     99.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     12      0.21%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      5      0.09%     99.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.02%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     1      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     3      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               5708                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67914                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67914    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67914                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2669                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.904459                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.468680                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.935895                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2668     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2669                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     304535949.544499                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    291841833.984929                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    87226660.208459                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            5      0.09%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           86      1.51%      1.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          377      6.60%      8.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         1532     26.84%     35.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         2012     35.25%     70.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          955     16.73%     87.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          593     10.39%     97.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08           85      1.49%     98.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           36      0.63%     99.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           10      0.18%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.09%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.07%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            7      0.12%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        304517725.869479      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17385984                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    11965802.382621                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   24899477.894298                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         3930     68.85%     68.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1350     23.65%     92.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          247      4.33%     96.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           72      1.26%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.53%     98.62% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           35      0.61%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           19      0.33%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.21%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            7      0.12%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       11962989.694940      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 683009                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67914                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96202.816798                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95758.462771                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      11345.398655                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535          109      0.16%      0.16% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        65492     96.43%     96.59% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         1134      1.67%     98.26% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          643      0.95%     99.21% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          336      0.49%     99.71% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          165      0.24%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           20      0.03%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           10      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67914                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67914                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           840791.147628                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          790076.502366                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   19      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               7      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               4      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              7      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67853     99.91%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          11503000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67914                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2669                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         21412240.164856                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        27984457.855199                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2668     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           97000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       242850000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2669                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70583                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             809034.710908                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            764449.487557                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     19      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 6      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 8      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                12      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 7      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                9      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70502     99.89%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            11503000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70583                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         5708                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.117204                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.321691                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             5039     88.28%     88.28% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              669     11.72%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         5708                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         5708                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            5708    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         5708                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              5708                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            11.895936                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           11.398384                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.415099                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                    12      0.21%      0.21% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                   461      8.08%      8.29% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                 2223     38.95%     47.23% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                2265     39.68%     86.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                 653     11.44%     98.35% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                  66      1.16%     99.51% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                  13      0.23%     99.74% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   7      0.12%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   7      0.12%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                5708                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             5708                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.467414                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.972636                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3930     68.85%     68.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1350     23.65%     92.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    247      4.33%     96.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     72      1.26%     98.09% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     30      0.53%     98.62% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     35      0.61%     99.23% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     19      0.33%     99.56% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     12      0.21%     99.77% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      7      0.12%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      3      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               5708                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67804                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67804    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67804                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2662                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2662    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2662                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     304033637.000701                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    291974693.971814                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    85369368.390234                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            4      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           90      1.58%      1.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          345      6.04%      7.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         1527     26.75%     34.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08         2123     37.19%     71.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          940     16.47%     88.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          528      9.25%     97.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08           85      1.49%     98.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           37      0.65%     99.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           11      0.19%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.09%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.11%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        304024499.880056      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17357824                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    11938892.782060                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   25178327.385513                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         3948     69.17%     69.17% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1301     22.79%     91.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     91.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          298      5.22%     97.18% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           61      1.07%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           27      0.47%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           29      0.51%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           14      0.25%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.21%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08           10      0.18%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            2      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       11936068.944026      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 681472                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67804                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96140.261636                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95736.720688                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10876.283540                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           74      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        65504     96.61%     96.72% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         1131      1.67%     98.39% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          593      0.87%     99.26% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          306      0.45%     99.71% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          160      0.24%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           24      0.04%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            7      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67804                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67804                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           842033.906554                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          785386.486968                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   23      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               5      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               7      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              9      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67734     99.90%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value           7942000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67804                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2662                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         21453138.617581                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        29319727.077887                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2662    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       319693000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2662                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70466                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             810224.320949                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            759261.367149                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     23      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 9      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 7      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               10      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70386     99.89%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value             7396000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70466                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         5708                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.114226                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.318113                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             5056     88.58%     88.58% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              652     11.42%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         5708                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         5708                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            5708    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         5708                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              5708                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            11.876139                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           11.406945                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.330923                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                    12      0.21%      0.23% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    75      1.31%      1.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   348      6.10%      7.64% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   883     15.47%     23.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1374     24.07%     47.18% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                1400     24.53%     71.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                 920     16.12%     87.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 452      7.92%     95.74% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 147      2.58%     98.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                  50      0.88%     99.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                  17      0.30%     99.49% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                  10      0.18%     99.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   3      0.05%     99.72% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   6      0.11%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   2      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   4      0.07%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   4      0.07%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                5708                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             5708                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.466363                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.983528                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3948     69.17%     69.17% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1301     22.79%     91.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    298      5.22%     97.18% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     61      1.07%     98.25% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     27      0.47%     98.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     29      0.51%     99.23% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     14      0.25%     99.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     12      0.21%     99.68% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     10      0.18%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      3      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     3      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               5708                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        68015                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        68015    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         68015                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2595                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2595    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2595                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     304984442.887176                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    292806614.238170                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    86003649.682061                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            4      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08           86      1.51%      1.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          345      6.04%      7.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         1535     26.89%     34.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         2080     36.44%     70.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          939     16.45%     87.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          550      9.64%     97.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          102      1.79%     98.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           42      0.74%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            8      0.14%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.07%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            8      0.14%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        304970597.005221      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17411840                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    11638402.242467                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   26646756.804373                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         4032     70.64%     70.64% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1274     22.32%     92.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          237      4.15%     97.11% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           50      0.88%     97.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.53%     98.51% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           26      0.46%     98.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           21      0.37%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08           14      0.25%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            9      0.16%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            7      0.12%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            3      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           5708                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       11635649.477741      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 664320                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           68015                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96176.206719                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95750.391968                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11100.300852                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          100      0.15%      0.15% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        65637     96.50%     96.65% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         1130      1.66%     98.31% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          606      0.89%     99.20% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          364      0.54%     99.74% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          143      0.21%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           20      0.03%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            7      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             68015                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               68015                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           839422.333309                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          788752.173033                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   19      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               9      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               5      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              4      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67950     99.90%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value           9529000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 68015                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2595                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         21975873.988439                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        30490780.339916                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2595    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          129000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       231489000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2595                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70610                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             808572.581787                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            765040.719637                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     19      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 9      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 6      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 6      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                7      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70534     99.89%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value             7306000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70610                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         5708                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.116678                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.321065                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             5042     88.33%     88.33% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              666     11.67%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         5708                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         5708                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            5708    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         5708                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              5708                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            11.913455                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           11.436357                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.364417                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                    10      0.18%      0.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    74      1.30%      1.49% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   356      6.24%      7.73% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   896     15.70%     23.42% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1331     23.32%     46.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                1388     24.32%     71.06% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                 938     16.43%     87.49% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 452      7.92%     95.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 155      2.72%     98.13% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                  63      1.10%     99.23% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                  20      0.35%     99.58% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   4      0.07%     99.65% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   5      0.09%     99.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   3      0.05%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   3      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   6      0.11%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   2      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                5708                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             5708                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.454625                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.040889                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   4032     70.64%     70.64% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1274     22.32%     92.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    237      4.15%     97.11% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     50      0.88%     97.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     30      0.53%     98.51% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     26      0.46%     98.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     21      0.37%     99.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     14      0.25%     99.58% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      9      0.16%     99.74% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      7      0.12%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     3      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     3      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               5708                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       295997                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       295997    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         295997                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10599                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975941                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.866101                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.476896                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10598     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10599                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1218063069.376314                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1182143119.406051                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     299002487.357753                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08           28      0.49%      0.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          335      5.87%      6.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         1339     23.46%     29.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09         2247     39.37%     69.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1281     22.44%     91.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          387      6.78%     98.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09           53      0.93%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           13      0.23%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            6      0.11%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            7      0.12%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            3      0.05%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            7      0.12%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             5708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1218017097.006342      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69540864                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          5708                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     47526839.523476                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    84048170.464945                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         4642     81.32%     81.32% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          849     14.87%     96.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           38      0.67%     96.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           38      0.67%     97.53% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           26      0.46%     97.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           15      0.26%     98.25% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           29      0.51%     98.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           18      0.32%     99.07% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           19      0.33%     99.40% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           14      0.25%     99.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            8      0.14%     99.79% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            6      0.11%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            2      0.04%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            3      0.05%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            5708                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        47520099.659674      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2713089                       # Number of bytes written
system.Hmon.readLatencyHist::samples           271644                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105319.916877                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104888.139336                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       11540.287485                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          370      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          149      0.05%      0.19% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       265676     97.80%     97.99% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2563      0.94%     98.94% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1953      0.72%     99.66% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          206      0.08%     99.73% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          642      0.24%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           58      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            5      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            8      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             271644                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               295997                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            192885.390730                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           256696.584182                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                41      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  5563      1.88%      1.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              5360      1.81%      3.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             5143      1.74%      5.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             7544      2.55%      7.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             5481      1.85%      9.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             5533      1.87%     11.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             5069      1.71%     13.42% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             6128      2.07%     15.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             4657      1.57%     17.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             4742      1.60%     18.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             4441      1.50%     20.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             4608      1.56%     21.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             4870      1.65%     23.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4322      1.46%     24.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             5123      1.73%     26.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4171      1.41%     27.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             4668      1.58%     29.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4420      1.49%     31.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4938      1.67%     32.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            4153      1.40%     34.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             195022     65.89%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            6608000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 295997                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10599                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          5386687.847910                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         7356031.218834                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            128      1.21%      1.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             23      0.22%      1.42% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             27      0.25%      1.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             14      0.13%      1.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             29      0.27%      2.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             13      0.12%      2.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             18      0.17%      2.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             10      0.09%      2.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             28      0.26%      2.74% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             24      0.23%      2.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             34      0.32%      3.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             20      0.19%      3.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             33      0.31%      3.78% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             25      0.24%      4.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             18      0.17%      4.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             15      0.14%      4.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            18      0.17%      4.50% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10122     95.50%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         72853500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10599                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 306596                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              186217.382158                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             253082.081363                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  41      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    5827      1.90%      1.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                5575      1.82%      3.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               5328      1.74%      5.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               8602      2.81%      8.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               5889      1.92%     10.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               5914      1.93%     12.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               5460      1.78%     13.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               6746      2.20%     16.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               5230      1.71%     17.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               5029      1.64%     19.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               4829      1.58%     21.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               5121      1.67%     22.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               5147      1.68%     24.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               4898      1.60%     25.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               7707      2.51%     28.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4365      1.42%     29.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               4801      1.57%     31.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               4645      1.52%     32.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5101      1.66%     34.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              4428      1.44%     36.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               195913     63.90%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              6495000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   306596                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         5708                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.501927                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.660399                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              3340     58.51%     58.51% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1905     33.37%     91.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               429      7.52%     99.40% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                34      0.60%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          5708                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         5708                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             5708    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         5708                       # Outstanding write transactions
system.Hmon.readTransHist::samples               5708                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             51.847057                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            50.407040                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            12.162928                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      1      0.02%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                     7      0.12%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                   30      0.53%      0.67% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                  164      2.87%      3.54% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                  588     10.30%     13.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 1270     22.25%     36.09% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                 1588     27.82%     63.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                 1236     21.65%     85.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                  563      9.86%     95.43% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  186      3.26%     98.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                   34      0.60%     99.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                   16      0.28%     99.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   7      0.12%     99.68% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  1      0.02%     99.70% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  6      0.11%     99.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  4      0.07%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  6      0.11%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 5708                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              5708                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.856517                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.283132                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  5205     91.19%     91.19% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   324      5.68%     96.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   49      0.86%     97.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  30      0.53%     98.25% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  35      0.61%     98.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  31      0.54%     99.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  22      0.39%     99.79% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   6      0.11%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   4      0.07%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.02%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                5708                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8226174                       # DTB read hits
system.cpu0.dtb.read_misses                    125167                       # DTB read misses
system.cpu0.dtb.write_hits                    1165796                       # DTB write hits
system.cpu0.dtb.write_misses                       81                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8351341                       # DTB read accesses
system.cpu0.dtb.write_accesses                1165877                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          9391970                       # DTB hits
system.cpu0.dtb.misses                         125248                       # DTB misses
system.cpu0.dtb.accesses                      9517218                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    31256423                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                31256423                       # ITB inst accesses
system.cpu0.itb.hits                         31256423                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     31256423                       # DTB accesses
system.cpu0.numCycles                       112938405                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   29639875                       # Number of instructions committed
system.cpu0.committedOps                     29947262                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             23809903                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     116184                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4223106                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    23809903                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           32578318                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          16693184                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           114496907                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           19147399                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      9403050                       # number of memory refs
system.cpu0.num_load_insts                    8226959                       # Number of load instructions
system.cpu0.num_store_insts                   1176091                       # Number of store instructions
system.cpu0.num_idle_cycles              1244068.117612                       # Number of idle cycles
system.cpu0.num_busy_cycles              111694336.882388                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.988985                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.011015                       # Percentage of idle cycles
system.cpu0.Branches                          5352181                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 20555326     68.61%     68.61% # Class of executed instruction
system.cpu0.op_class::IntMult                     308      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.61% # Class of executed instruction
system.cpu0.op_class::MemRead                 8226959     27.46%     96.07% # Class of executed instruction
system.cpu0.op_class::MemWrite                1176091      3.93%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  29958686                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3468                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31430802                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3468                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9063.091696                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         62516314                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        62516314                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     31252955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31252955                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     31252955                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31252955                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     31252955                       # number of overall hits
system.cpu0.icache.overall_hits::total       31252955                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3468                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3468                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3468                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3468                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3468                       # number of overall misses
system.cpu0.icache.overall_misses::total         3468                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    142325930                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    142325930                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    142325930                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    142325930                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    142325930                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    142325930                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     31256423                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31256423                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     31256423                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31256423                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     31256423                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31256423                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000111                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000111                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000111                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 41039.772203                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41039.772203                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 41039.772203                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41039.772203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 41039.772203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41039.772203                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3468                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3468                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3468                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3468                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3468                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3468                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    135174070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    135174070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    135174070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    135174070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    135174070                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    135174070                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 38977.528835                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38977.528835                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 38977.528835                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38977.528835                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 38977.528835                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38977.528835                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               218                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           122147                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          250.191791                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13409141                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           122147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           109.778717                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   250.191791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.977312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         18989619                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        18989619                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      8002567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8002567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1099648                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1099648                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          132                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          132                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        23379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        23379                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        11036                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        11036                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      9102215                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9102215                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      9102347                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9102347                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       195946                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       195946                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        46572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        46572                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          124                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          124                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         4009                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4009                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         8369                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8369                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       242518                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        242518                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       242642                       # number of overall misses
system.cpu0.dcache.overall_misses::total       242642                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   8868615629                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8868615629                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2278741188                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2278741188                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    170282898                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    170282898                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    291629993                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    291629993                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      2530000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2530000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  11147356817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11147356817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  11147356817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11147356817                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      8198513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8198513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1146220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1146220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          256                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          256                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        27388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        27388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        19405                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19405                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      9344733                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9344733                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      9344989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9344989                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.023900                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023900                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.040631                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.040631                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.484375                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.484375                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.146378                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.146378                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.431281                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.431281                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.025952                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025952                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.025965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025965                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 45260.508655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45260.508655                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 48929.425148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48929.425148                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 42475.155400                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42475.155400                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 34846.456327                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 34846.456327                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45965.069879                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45965.069879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45941.579846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45941.579846                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6327                       # number of writebacks
system.cpu0.dcache.writebacks::total             6327                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           98                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       195946                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       195946                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        46572                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        46572                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          124                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          124                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         3911                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3911                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         8332                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8332                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       242518                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       242518                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       242642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       242642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   8466641421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8466641421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   2185335812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2185335812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4412002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4412002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    157222097                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    157222097                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    275726007                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    275726007                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      1764000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1764000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  10651977233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10651977233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  10656389235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10656389235                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       607489                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       607489                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       242000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       242000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       849489                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       849489                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.023900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.040631                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040631                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.484375                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.484375                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.142800                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.142800                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.429374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.429374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.025952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.025965                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025965                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 43209.054643                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43209.054643                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 46923.812849                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46923.812849                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 35580.661290                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 35580.661290                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 40199.973664                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40199.973664                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 33092.415627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33092.415627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43922.419091                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43922.419091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43918.156111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43918.156111                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7745                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8123689                       # DTB read hits
system.cpu1.dtb.read_misses                    126511                       # DTB read misses
system.cpu1.dtb.write_hits                    1173608                       # DTB write hits
system.cpu1.dtb.write_misses                       86                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8250200                       # DTB read accesses
system.cpu1.dtb.write_accesses                1173694                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          9297297                       # DTB hits
system.cpu1.dtb.misses                         126597                       # DTB misses
system.cpu1.dtb.accesses                      9423894                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    30850953                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                30850953                       # ITB inst accesses
system.cpu1.itb.hits                         30850953                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     30850953                       # DTB accesses
system.cpu1.numCycles                       114167987                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   29227930                       # Number of instructions committed
system.cpu1.committedOps                     29538709                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             23519986                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     117303                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4145626                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    23519986                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           32271502                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16515614                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           112966105                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           18820283                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      9308708                       # number of memory refs
system.cpu1.num_load_insts                    8124625                       # Number of load instructions
system.cpu1.num_store_insts                   1184083                       # Number of store instructions
system.cpu1.num_idle_cycles              24783.938862                       # Number of idle cycles
system.cpu1.num_busy_cycles              114143203.061138                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999783                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000217                       # Percentage of idle cycles
system.cpu1.Branches                          5256570                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 20241503     68.50%     68.50% # Class of executed instruction
system.cpu1.op_class::IntMult                     322      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                24      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.50% # Class of executed instruction
system.cpu1.op_class::MemRead                 8124625     27.49%     95.99% # Class of executed instruction
system.cpu1.op_class::MemWrite                1184083      4.01%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  29550557                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3776                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31005331                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8211.157574                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         61705682                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        61705682                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     30847177                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30847177                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     30847177                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30847177                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     30847177                       # number of overall hits
system.cpu1.icache.overall_hits::total       30847177                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3776                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3776                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3776                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3776                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3776                       # number of overall misses
system.cpu1.icache.overall_misses::total         3776                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    144785756                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    144785756                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    144785756                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    144785756                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    144785756                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    144785756                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     30850953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30850953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     30850953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30850953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     30850953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30850953                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000122                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000122                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 38343.685381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38343.685381                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 38343.685381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38343.685381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 38343.685381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38343.685381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3776                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3776                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3776                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    136935244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    136935244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    136935244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    136935244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    136935244                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    136935244                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 36264.630297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36264.630297                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 36264.630297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36264.630297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 36264.630297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36264.630297                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               291                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           122390                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          250.534623                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6296624                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           122390                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.447210                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   250.534623                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.978651                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978651                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         18818893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        18818893                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7885350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7885350                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1099361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1099361                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          153                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          153                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        23388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23388                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        10867                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10867                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      8984711                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8984711                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      8984864                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8984864                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       210583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       210583                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        54716                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        54716                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          129                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          129                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         4067                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4067                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         8491                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8491                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       265299                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        265299                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       265428                       # number of overall misses
system.cpu1.dcache.overall_misses::total       265428                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   9445461173                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9445461173                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2610454128                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2610454128                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    170778396                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    170778396                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    297474492                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    297474492                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      2916000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2916000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  12055915301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12055915301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  12055915301                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12055915301                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      8095933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8095933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1154077                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1154077                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          282                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          282                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        27455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        27455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        19358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      9250010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9250010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      9250292                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9250292                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.026011                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026011                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.047411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.047411                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.457447                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.457447                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.148133                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.148133                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.438630                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438630                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.028681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.028694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028694                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44853.863669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44853.863669                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 47709.155055                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47709.155055                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 41991.245636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41991.245636                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 35034.093982                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 35034.093982                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45442.746867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45442.746867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45420.661351                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45420.661351                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6246                       # number of writebacks
system.cpu1.dcache.writebacks::total             6246                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       210583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       210583                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        54716                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        54716                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          129                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          129                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         3966                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3966                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         8452                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         8452                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       265299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       265299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       265428                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       265428                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   9011557825                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9011557825                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2500700866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2500700866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2850001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2850001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    159203599                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    159203599                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    281371508                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    281371508                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      2108000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2108000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  11512258691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11512258691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  11515108692                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11515108692                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       659477                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       659477                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       287000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       287000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       946477                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       946477                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.026011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026011                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.047411                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047411                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.457447                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.457447                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.144455                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.144455                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.436615                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.436615                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.028681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028681                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.028694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028694                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42793.377552                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42793.377552                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 45703.283610                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45703.283610                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 22093.031008                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22093.031008                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 40142.107665                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40142.107665                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 33290.523900                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 33290.523900                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43393.524631                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43393.524631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43383.172431                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43383.172431                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              8462                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8180106                       # DTB read hits
system.cpu2.dtb.read_misses                    125407                       # DTB read misses
system.cpu2.dtb.write_hits                    1168774                       # DTB write hits
system.cpu2.dtb.write_misses                      102                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8305513                       # DTB read accesses
system.cpu2.dtb.write_accesses                1168876                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          9348880                       # DTB hits
system.cpu2.dtb.misses                         125509                       # DTB misses
system.cpu2.dtb.accesses                      9474389                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    31074693                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                31074694                       # ITB inst accesses
system.cpu2.itb.hits                         31074693                       # DTB hits
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.accesses                     31074694                       # DTB accesses
system.cpu2.numCycles                       113919882                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   29460500                       # Number of instructions committed
system.cpu2.committedOps                     29770686                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             23681030                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     116336                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4192025                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    23681030                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           32435151                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          16610294                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           113829711                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           19010999                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      9359977                       # number of memory refs
system.cpu2.num_load_insts                    8180923                       # Number of load instructions
system.cpu2.num_store_insts                   1179054                       # Number of store instructions
system.cpu2.num_idle_cycles              268446.584748                       # Number of idle cycles
system.cpu2.num_busy_cycles              113651435.415252                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.997644                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.002356                       # Percentage of idle cycles
system.cpu2.Branches                          5313777                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 20421920     68.57%     68.57% # Class of executed instruction
system.cpu2.op_class::IntMult                     268      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.57% # Class of executed instruction
system.cpu2.op_class::MemRead                 8180923     27.47%     96.04% # Class of executed instruction
system.cpu2.op_class::MemWrite                1179054      3.96%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  29782168                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             3537                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31207052                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3537                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          8823.028555                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         62152923                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        62152923                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     31071156                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31071156                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     31071156                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31071156                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     31071156                       # number of overall hits
system.cpu2.icache.overall_hits::total       31071156                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         3537                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3537                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         3537                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3537                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         3537                       # number of overall misses
system.cpu2.icache.overall_misses::total         3537                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    126134244                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    126134244                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    126134244                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    126134244                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    126134244                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    126134244                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     31074693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31074693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     31074693                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31074693                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     31074693                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31074693                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 35661.363868                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35661.363868                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 35661.363868                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35661.363868                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 35661.363868                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35661.363868                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         3537                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3537                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         3537                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3537                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         3537                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3537                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    118743756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    118743756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    118743756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    118743756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    118743756                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    118743756                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 33571.884648                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33571.884648                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 33571.884648                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33571.884648                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 33571.884648                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33571.884648                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               267                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           122665                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          250.348146                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11093880                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           122665                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            90.440468                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   250.348146                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.977922                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.977922                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18915092                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18915092                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7946441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7946441                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1096740                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1096740                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          121                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          121                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        23318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        23318                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        10807                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10807                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      9043181                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         9043181                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      9043302                       # number of overall hits
system.cpu2.dcache.overall_hits::total        9043302                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       206094                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       206094                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        52550                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        52550                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          127                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          127                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         3989                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3989                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         8497                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8497                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       258644                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        258644                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       258771                       # number of overall misses
system.cpu2.dcache.overall_misses::total       258771                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   9209207597                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9209207597                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2572564584                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2572564584                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    168071393                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    168071393                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    299319991                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    299319991                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      2556499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2556499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  11781772181                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11781772181                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  11781772181                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11781772181                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      8152535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8152535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1149290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1149290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          248                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          248                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        27307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        27307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        19304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      9301825                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9301825                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      9302073                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9302073                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.025280                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025280                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.045724                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045724                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.512097                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.512097                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.146080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.146080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.440168                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.440168                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.027806                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.027819                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027819                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 44684.501232                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44684.501232                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 48954.606736                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 48954.606736                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 42133.715969                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 42133.715969                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 35226.549488                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 35226.549488                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45552.080006                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45552.080006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45529.723891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45529.723891                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6565                       # number of writebacks
system.cpu2.dcache.writebacks::total             6565                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           99                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       206094                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       206094                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        52550                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        52550                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          127                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          127                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         3890                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3890                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         8459                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8459                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       258644                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       258644                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       258771                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       258771                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   8784614459                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8784614459                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2467109408                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2467109408                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3748004                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3748004                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    155999101                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    155999101                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    283151009                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    283151009                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      1799501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1799501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  11251723867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11251723867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  11255471871                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11255471871                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       526985                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       526985                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       192500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       192500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       719485                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       719485                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.025280                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.025280                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.045724                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045724                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.512097                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.512097                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.142454                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.142454                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.438199                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438199                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.027806                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027806                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.027819                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027819                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 42624.309582                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42624.309582                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 46947.847916                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46947.847916                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 29511.842520                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 29511.842520                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 40102.596658                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40102.596658                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 33473.343067                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 33473.343067                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43502.744572                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43502.744572                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43495.878097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43495.878097                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8091                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     8139543                       # DTB read hits
system.cpu3.dtb.read_misses                    122236                       # DTB read misses
system.cpu3.dtb.write_hits                    1142433                       # DTB write hits
system.cpu3.dtb.write_misses                       84                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 8261779                       # DTB read accesses
system.cpu3.dtb.write_accesses                1142517                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          9281976                       # DTB hits
system.cpu3.dtb.misses                         122320                       # DTB misses
system.cpu3.dtb.accesses                      9404296                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    30930313                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                30930313                       # ITB inst accesses
system.cpu3.itb.hits                         30930313                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     30930313                       # DTB accesses
system.cpu3.numCycles                       113960157                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   29351262                       # Number of instructions committed
system.cpu3.committedOps                     29653272                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             23554874                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     114859                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4193852                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    23554874                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           32179417                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          16497353                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           113354373                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18997369                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      9292629                       # number of memory refs
system.cpu3.num_load_insts                    8140223                       # Number of load instructions
system.cpu3.num_store_insts                   1152406                       # Number of store instructions
system.cpu3.num_idle_cycles              229058.071157                       # Number of idle cycles
system.cpu3.num_busy_cycles              113731098.928842                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.997990                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.002010                       # Percentage of idle cycles
system.cpu3.Branches                          5315398                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 20371315     68.67%     68.67% # Class of executed instruction
system.cpu3.op_class::IntMult                     277      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.67% # Class of executed instruction
system.cpu3.op_class::MemRead                 8140223     27.44%     96.12% # Class of executed instruction
system.cpu3.op_class::MemWrite                1152406      3.88%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  29664223                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3113                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31042151                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3113                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9971.779955                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         61863739                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        61863739                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     30927200                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30927200                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     30927200                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30927200                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     30927200                       # number of overall hits
system.cpu3.icache.overall_hits::total       30927200                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3113                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3113                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3113                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3113                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3113                       # number of overall misses
system.cpu3.icache.overall_misses::total         3113                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    114293721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    114293721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    114293721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    114293721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    114293721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    114293721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     30930313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30930313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     30930313                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30930313                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     30930313                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30930313                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000101                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000101                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 36714.976229                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36714.976229                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 36714.976229                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36714.976229                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 36714.976229                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36714.976229                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3113                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3113                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3113                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3113                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3113                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3113                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    107728279                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    107728279                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    107728279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    107728279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    107728279                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    107728279                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 34605.936075                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 34605.936075                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 34605.936075                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 34605.936075                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 34605.936075                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 34605.936075                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               278                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           118851                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          250.454216                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           10051077                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           118851                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            84.568720                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   250.454216                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.978337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         18790288                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        18790288                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7899874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7899874                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1067792                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1067792                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           83                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           83                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        23139                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23139                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        10731                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        10731                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      8967666                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8967666                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      8967749                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8967749                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       212405                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       212405                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        55490                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        55490                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          103                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          103                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         3923                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3923                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         8244                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8244                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       267895                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        267895                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       267998                       # number of overall misses
system.cpu3.dcache.overall_misses::total       267998                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   9397047737                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9397047737                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2642333498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2642333498                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    165081396                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    165081396                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    284065994                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    284065994                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      3085999                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3085999                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  12039381235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12039381235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  12039381235                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12039381235                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      8112279                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8112279                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1123282                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1123282                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          186                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          186                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        27062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        27062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        18975                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18975                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      9235561                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9235561                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      9235747                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9235747                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.026183                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026183                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.049400                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049400                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.553763                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.553763                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.144963                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.144963                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.434466                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.434466                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.029007                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029007                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.029017                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029017                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 44241.179525                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44241.179525                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 47618.192431                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47618.192431                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 42080.396635                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 42080.396635                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 34457.301553                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 34457.301553                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 44940.671662                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44940.671662                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 44923.399559                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44923.399559                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6151                       # number of writebacks
system.cpu3.dcache.writebacks::total             6151                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       212405                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       212405                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        55490                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        55490                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          103                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          103                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         3841                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3841                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         8208                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8208                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       267895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       267895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       267998                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       267998                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   8958168261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8958168261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2530918498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2530918498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3217504                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3217504                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    153383598                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    153383598                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    268512006                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    268512006                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      2217001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2217001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  11489086759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  11489086759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  11492304263                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  11492304263                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       529488                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       529488                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       199000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       199000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       728488                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       728488                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.026183                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.026183                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.049400                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049400                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.553763                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.553763                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.141933                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.141933                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.432569                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.432569                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.029007                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029007                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.029017                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029017                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 42174.940613                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42174.940613                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 45610.353181                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45610.353181                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 31237.902913                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 31237.902913                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 39933.246030                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39933.246030                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 32713.451023                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 32713.451023                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 42886.529271                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42886.529271                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 42882.052340                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42882.052340                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              8478                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     8171494                       # DTB read hits
system.cpu4.dtb.read_misses                    124910                       # DTB read misses
system.cpu4.dtb.write_hits                    1162652                       # DTB write hits
system.cpu4.dtb.write_misses                       97                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 8296404                       # DTB read accesses
system.cpu4.dtb.write_accesses                1162749                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          9334146                       # DTB hits
system.cpu4.dtb.misses                         125007                       # DTB misses
system.cpu4.dtb.accesses                      9459153                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    31042154                       # ITB inst hits
system.cpu4.itb.inst_misses                        12                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                31042166                       # ITB inst accesses
system.cpu4.itb.hits                         31042154                       # DTB hits
system.cpu4.itb.misses                             12                       # DTB misses
system.cpu4.itb.accesses                     31042166                       # DTB accesses
system.cpu4.numCycles                       113668672                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   29433409                       # Number of instructions committed
system.cpu4.committedOps                     29739667                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             23651825                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     115974                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      4190820                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    23651825                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           32382488                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          16586869                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           113711003                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           19000003                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      9345396                       # number of memory refs
system.cpu4.num_load_insts                    8172309                       # Number of load instructions
system.cpu4.num_store_insts                   1173087                       # Number of store instructions
system.cpu4.num_idle_cycles              521268.046261                       # Number of idle cycles
system.cpu4.num_busy_cycles              113147403.953739                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.995414                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.004586                       # Percentage of idle cycles
system.cpu4.Branches                          5311504                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 20405603     68.59%     68.59% # Class of executed instruction
system.cpu4.op_class::IntMult                     285      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     68.59% # Class of executed instruction
system.cpu4.op_class::MemRead                 8172309     27.47%     96.06% # Class of executed instruction
system.cpu4.op_class::MemWrite                1173087      3.94%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  29751292                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             3378                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           31096876                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3378                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          9205.706335                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         62087686                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        62087686                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     31038776                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       31038776                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     31038776                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        31038776                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     31038776                       # number of overall hits
system.cpu4.icache.overall_hits::total       31038776                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         3378                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3378                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         3378                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3378                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         3378                       # number of overall misses
system.cpu4.icache.overall_misses::total         3378                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    118757232                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    118757232                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    118757232                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    118757232                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    118757232                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    118757232                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     31042154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     31042154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     31042154                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     31042154                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     31042154                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     31042154                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000109                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000109                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 35156.078153                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 35156.078153                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 35156.078153                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 35156.078153                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 35156.078153                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 35156.078153                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         3378                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3378                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         3378                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3378                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         3378                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3378                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    111680768                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    111680768                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    111680768                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    111680768                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    111680768                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    111680768                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 33061.210184                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 33061.210184                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 33061.210184                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 33061.210184                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 33061.210184                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 33061.210184                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               286                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements           121176                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          250.392325                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            6320247                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           121176                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            52.157581                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   250.392325                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.978095                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.978095                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         18884229                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        18884229                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7939373                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7939373                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1090719                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1090719                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          117                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          117                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        23155                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        23155                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data        10787                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        10787                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      9030092                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         9030092                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      9030209                       # number of overall hits
system.cpu4.dcache.overall_hits::total        9030209                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       204730                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       204730                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        52543                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        52543                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          139                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          139                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         3963                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         3963                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         8432                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         8432                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       257273                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        257273                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       257412                       # number of overall misses
system.cpu4.dcache.overall_misses::total       257412                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   9164916057                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9164916057                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   2573840073                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2573840073                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    164934440                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    164934440                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    296044495                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    296044495                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      2440000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2440000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  11738756130                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  11738756130                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  11738756130                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  11738756130                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      8144103                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8144103                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1143262                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1143262                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          256                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          256                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        27118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        27118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        19219                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19219                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      9287365                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      9287365                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      9287621                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9287621                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.025138                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025138                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.045959                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.045959                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.542969                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.542969                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.146139                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.146139                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.438733                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.438733                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.027701                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.027701                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.027716                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.027716                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 44765.867518                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 44765.867518                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 48985.403822                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 48985.403822                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 41618.581882                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 41618.581882                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 35109.641248                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 35109.641248                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 45627.625635                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 45627.625635                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 45602.987157                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 45602.987157                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6272                       # number of writebacks
system.cpu4.dcache.writebacks::total             6272                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          111                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       204730                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       204730                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        52543                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        52543                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          139                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          139                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         3852                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         3852                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         8399                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         8399                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       257273                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       257273                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       257412                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       257412                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   8742952043                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8742952043                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   2468389913                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2468389913                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      2828004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      2828004                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    153620550                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    153620550                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    279991505                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    279991505                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      1690000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1690000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  11211341956                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  11211341956                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  11214169960                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  11214169960                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       568989                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       568989                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       244500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       244500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       813489                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       813489                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.025138                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.025138                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.045959                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.045959                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.542969                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.542969                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.142046                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.142046                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.437015                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.437015                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.027701                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.027701                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.027716                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.027716                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 42704.791887                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 42704.791887                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 46978.473117                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 46978.473117                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 20345.352518                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 20345.352518                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 39880.724299                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39880.724299                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 33336.290630                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 33336.290630                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 43577.608051                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43577.608051                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 43565.062856                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43565.062856                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              8327                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     8229110                       # DTB read hits
system.cpu5.dtb.read_misses                    125043                       # DTB read misses
system.cpu5.dtb.write_hits                    1162494                       # DTB write hits
system.cpu5.dtb.write_misses                       79                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 8354153                       # DTB read accesses
system.cpu5.dtb.write_accesses                1162573                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          9391604                       # DTB hits
system.cpu5.dtb.misses                         125122                       # DTB misses
system.cpu5.dtb.accesses                      9516726                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    31260268                       # ITB inst hits
system.cpu5.itb.inst_misses                        13                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                31260281                       # ITB inst accesses
system.cpu5.itb.hits                         31260268                       # DTB hits
system.cpu5.itb.misses                             13                       # DTB misses
system.cpu5.itb.accesses                     31260281                       # DTB accesses
system.cpu5.numCycles                       113275864                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   29649199                       # Number of instructions committed
system.cpu5.committedOps                     29953528                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             23810937                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     115400                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      4226299                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    23810937                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           32567846                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          16691233                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           114524800                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           19157655                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      9402702                       # number of memory refs
system.cpu5.num_load_insts                    8229809                       # Number of load instructions
system.cpu5.num_store_insts                   1172893                       # Number of store instructions
system.cpu5.num_idle_cycles              905510.489716                       # Number of idle cycles
system.cpu5.num_busy_cycles              112370353.510284                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.992006                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.007994                       # Percentage of idle cycles
system.cpu5.Branches                          5356017                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 20561975     68.62%     68.62% # Class of executed instruction
system.cpu5.op_class::IntMult                     267      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     68.62% # Class of executed instruction
system.cpu5.op_class::MemRead                 8229809     27.46%     96.09% # Class of executed instruction
system.cpu5.op_class::MemWrite                1172893      3.91%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  29964947                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3033                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           31266552                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3033                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         10308.787339                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         62523569                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        62523569                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     31257235                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       31257235                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     31257235                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        31257235                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     31257235                       # number of overall hits
system.cpu5.icache.overall_hits::total       31257235                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3033                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3033                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3033                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3033                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3033                       # number of overall misses
system.cpu5.icache.overall_misses::total         3033                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    110274786                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    110274786                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    110274786                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    110274786                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    110274786                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    110274786                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     31260268                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     31260268                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     31260268                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     31260268                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     31260268                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     31260268                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000097                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000097                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 36358.320475                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 36358.320475                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 36358.320475                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 36358.320475                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 36358.320475                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 36358.320475                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3033                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3033                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3033                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3033                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3033                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3033                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    103903214                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    103903214                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    103903214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    103903214                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    103903214                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    103903214                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 34257.571381                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 34257.571381                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 34257.571381                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 34257.571381                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 34257.571381                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 34257.571381                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               223                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements           121666                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          250.510487                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            9053611                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           121666                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            74.413649                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   250.510487                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.978557                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.978557                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         18993360                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        18993360                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      8002795                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8002795                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1095649                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1095649                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          107                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          107                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        23287                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        23287                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data        10867                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        10867                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      9098444                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         9098444                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      9098551                       # number of overall hits
system.cpu5.dcache.overall_hits::total        9098551                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       199013                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       199013                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        47431                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        47431                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          108                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          108                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         3782                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         3782                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         8368                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8368                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       246444                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        246444                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       246552                       # number of overall misses
system.cpu5.dcache.overall_misses::total       246552                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   9013305054                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   9013305054                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2302230139                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2302230139                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    160776561                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    160776561                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    295997492                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    295997492                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      2668500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      2668500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  11315535193                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11315535193                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  11315535193                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11315535193                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      8201808                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8201808                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1143080                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1143080                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        27069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        27069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        19235                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        19235                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      9344888                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      9344888                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      9345103                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      9345103                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.024265                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024265                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.041494                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.041494                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.502326                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.502326                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.139717                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.139717                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.435040                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.435040                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.026372                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.026372                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.026383                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.026383                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 45290.031576                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 45290.031576                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 48538.511501                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 48538.511501                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 42510.989159                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 42510.989159                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 35372.549235                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 35372.549235                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 45915.239133                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 45915.239133                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 45895.126355                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 45895.126355                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6134                       # number of writebacks
system.cpu5.dcache.writebacks::total             6134                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::system.cpu5.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           83                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       199013                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       199013                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        47430                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        47430                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          108                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         3699                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         3699                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         8342                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         8342                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       246443                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       246443                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       246551                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       246551                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   8604150006                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8604150006                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2207022359                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2207022359                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2340000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2340000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    150445437                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    150445437                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    280080508                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    280080508                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      1894500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1894500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  10811172365                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  10811172365                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  10813512365                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  10813512365                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       611985                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       611985                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       197500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       197500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       809485                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       809485                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.024265                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.024265                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.041493                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.041493                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.502326                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.502326                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.136651                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.136651                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.433689                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.433689                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.026372                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.026372                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.026383                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.026383                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 43234.110365                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 43234.110365                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 46532.202382                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 46532.202382                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 21666.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 21666.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 40671.921330                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40671.921330                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 33574.743227                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 33574.743227                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 43868.855537                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 43868.855537                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 43859.130018                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 43859.130018                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7768                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       119995485                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              119994556.032593                       # Number of idle cycles
system.cpu6.num_busy_cycles                928.967407                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000008                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999992                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          170.349204                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   170.349204                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.665427                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.665427                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        12500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        12500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        12500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        12500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         4000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         4000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data  4166.666667                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  4166.666667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data  4166.666667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  4166.666667                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data         6500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total         6500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data         6500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total         6500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        6315                       # DTB read hits
system.cpu7.dtb.read_misses                         7                       # DTB read misses
system.cpu7.dtb.write_hits                       4918                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    6322                       # DTB read accesses
system.cpu7.dtb.write_accesses                   4918                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            11233                       # DTB hits
system.cpu7.dtb.misses                              7                       # DTB misses
system.cpu7.dtb.accesses                        11240                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       29726                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   29726                       # ITB inst accesses
system.cpu7.itb.hits                            29726                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        29726                       # DTB accesses
system.cpu7.numCycles                       114187262                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      29111                       # Number of instructions committed
system.cpu7.committedOps                        34642                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                31135                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1744                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3951                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       31135                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              54008                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             21445                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              125793                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              13727                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        12037                       # number of memory refs
system.cpu7.num_load_insts                       6520                       # Number of load instructions
system.cpu7.num_store_insts                      5517                       # Number of store instructions
system.cpu7.num_idle_cycles              113979008.374761                       # Number of idle cycles
system.cpu7.num_busy_cycles              208253.625239                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001824                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998176                       # Percentage of idle cycles
system.cpu7.Branches                             5798                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    23416     65.88%     65.88% # Class of executed instruction
system.cpu7.op_class::IntMult                      78      0.22%     66.10% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     66.10% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.03%     66.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     66.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     66.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     66.13% # Class of executed instruction
system.cpu7.op_class::MemRead                    6520     18.35%     84.48% # Class of executed instruction
system.cpu7.op_class::MemWrite                   5517     15.52%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     35541                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              569                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              37294                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              569                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            65.543058                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            60021                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           60021                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        29157                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          29157                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        29157                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           29157                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        29157                       # number of overall hits
system.cpu7.icache.overall_hits::total          29157                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          569                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          569                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          569                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           569                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          569                       # number of overall misses
system.cpu7.icache.overall_misses::total          569                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     32095990                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32095990                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     32095990                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32095990                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     32095990                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32095990                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        29726                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        29726                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        29726                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        29726                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        29726                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        29726                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.019141                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.019141                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.019141                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.019141                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.019141                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.019141                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 56407.715290                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 56407.715290                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 56407.715290                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 56407.715290                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 56407.715290                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 56407.715290                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          569                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          569                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          569                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          569                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          569                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          569                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     30952010                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30952010                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     30952010                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30952010                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     30952010                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30952010                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.019141                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.019141                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.019141                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.019141                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.019141                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.019141                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 54397.205624                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 54397.205624                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 54397.205624                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 54397.205624                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 54397.205624                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 54397.205624                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                67                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              209                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          217.844873                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               7118                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              209                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            34.057416                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   217.844873                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.850957                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.850957                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            22744                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           22744                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         5833                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           5833                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         4718                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          4718                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           72                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           72                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          115                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          113                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          113                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        10551                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           10551                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        10623                       # number of overall hits
system.cpu7.dcache.overall_hits::total          10623                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          254                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           62                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           14                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           21                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           21                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          316                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           316                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          330                       # number of overall misses
system.cpu7.dcache.overall_misses::total          330                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     10950497                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     10950497                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2017500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2017500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       558000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       558000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       543000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       543000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     12967997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     12967997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     12967997                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     12967997                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         6087                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         6087                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         4780                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         4780                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           86                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           86                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        10867                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        10867                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        10953                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        10953                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.041728                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.041728                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012971                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012971                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.162791                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.162791                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.154412                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.154412                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.156716                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.156716                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.029079                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.029079                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.030129                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030129                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 43112.192913                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 43112.192913                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 32540.322581                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 32540.322581                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 26571.428571                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 26571.428571                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 25857.142857                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 25857.142857                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 41037.965190                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 41037.965190                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 39296.960606                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 39296.960606                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          106                       # number of writebacks
system.cpu7.dcache.writebacks::total              106                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          254                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           62                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           21                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          316                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          316                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          330                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     10440503                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     10440503                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1893500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1893500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       388000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       388000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       501000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       501000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     12334003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     12334003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     12722003                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     12722003                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       196998                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       196998                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       137500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       137500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       334498                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       334498                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.041728                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.041728                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012971                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012971                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.162791                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.162791                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.051471                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.051471                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.156716                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.156716                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.029079                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.029079                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.030129                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.030129                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 41104.342520                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 41104.342520                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 30540.322581                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 30540.322581                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 27714.285714                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 27714.285714                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 22428.571429                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22428.571429                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 23857.142857                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 23857.142857                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 39031.655063                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 39031.655063                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 38551.524242                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 38551.524242                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                56                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.pim 57093504000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -843334329.600000
system.mem_ctrls.total_actEnergy                       1016250278.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -568916016.000000
system.mem_ctrls.total_preEnergy                       685565664.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4442351846.400001
system.mem_ctrls.total_readEnergy                       5525150092.799999
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -697446236.160000
system.mem_ctrls.total_writeEnergy                       732608271.360000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -703638273146.879883
system.mem_ctrls.total_refreshEnergy                       734780206694.400757
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -218828855185.919952
system.mem_ctrls.total_actBackEnergy                       229508393097.599945
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -9715557765504.000000
system.mem_ctrls.total_preBackEnergy                       10144680812064.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.057094
system.cpu.totalNumCycles                       916113714.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       237166699.655710
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       142060032.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       31911303.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       49081436.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7043197.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       176791567.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       194469304.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       99616240.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       697832.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       142060032.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       186444843.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       26.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       186444817.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       20874.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       48911319.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6864052.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       56807044.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       749810.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1229027.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       309365.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4699160
system.mem_ctrls.total_reads                       271644.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10598.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       285909.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1897198.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       70769.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       270503.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
