%tree code-----------------------------------
@ARTICLE{BEE3,
author = {Sascha Muehlbach, Andreas Koch},
title = {A Scalable Multi-FPGA Platform for Complex Networking Applications},
journal = {Proc. FCCM '11},
year = {2011}
}

@ARTICLE{Catapult,
author = {A.Putnam et.al},
title = {A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services},
journal = {Proc. ISCA2014},
year = {2014}
}

@ARTICLE{Axcel,
author = {X.Y. Niu, K.H. Tsoi, and W.Luk},
title = {Reconfiguring Distributed Applications in FPGA Accelerated Cluster with Wireless Networking},
journal = {Proc. Field Programmable Logic and Applications (FPL)},
year = {2011}
}

@ARTICLE{Sano,
author = {Y.Kono, K.Sano, and S. Yamamoto},
title = {Scalability analysis of tightly-coupled FPGA-cluster for lattice Boltzmann computation},
journal = {Proc. Field Programmable Logic and Applications (FPL)},
year = {2012}
}

@ARTICLE{fpgaopt,
author = {Chen Zhang and Peng Li and Guangyu Sun and Yijin Guan and Bingjun Xiao and Jason Cong},
title = {Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks},
journal = {FPGA '15 Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arraysf},
year = {2015}
}

@ARTICLE{alexnet,
author = { Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton},
title = {ImageNet Classification with Deep Convolutional Neural Networks},
journal = {Advances in Neural Information Processing Systems 25},
year = {2012}
}

@ARTICLE{googlenet,
author = {Christian Szegedy and Wei Liu and Yangqing Jia and Pierre Sermanet and Scott Reed and Dragomir Anguelov and Dumitru Erhan and nt Vanhoucke andAndrew Rabinovich},
title = {Going Deeper with Convolutions},
journal = {IEEE Conference on Computer Vision and Pattern Recognition (CVPR) 2015},
year = {2015}
}

@ARTICLE{resnet,
author = {Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun},
title = {Deep Residual Learning for Image Recognition},
journal = {Computer Vision and Pattern Recognition (CVPR) 2016},
year = {2016}
}

@ARTICLE{dodeepnet,
author = {Jimmy Ba, and Rich Caruana},
title = {Do Deep Nets Really Need to be Deep?},
journal = {Advances in Neural Information Processing Systems 27 (NIPS 2014)},
year = {2014}
}

@ARTICLE{dadiannao,
author = {Yunji Chen, Tao Luo, and Shaoli Liu},
title = {DaDianNao: A Machine-Learning Supercomputer},
journal = {Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM International Symposium on},
year = {2014}
}

@ARTICLE{cnp,
author = {C. Farabet and C. Poulet and J. Y. Han and Y. LeCun},
title = {CNP: An FPGA-based processor for Convolutional Networks},
journal = {2009 International Conference on Field Programmable Logic and Applications},
year = {2009},
pages={32-37}, 
month={Aug},
}

@inproceedings{NEC_Labs_America1,
 author = {Cadambi, Srihari and Majumdar, Abhinandan and Becchi, Michela and Chakradhar, Srimat and Graf, Hans Peter},
 title = {A Programmable Parallel Accelerator for Learning and Classification},
 booktitle = {Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {273--284},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1854273.1854309},
 doi = {10.1145/1854273.1854309},
 acmid = {1854309},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator-based systems, heterogeneous computing, machine learning, parallel computing}
} 

@article{NEC_Labs_America2,
 author = {Chakradhar, Srimat and Sankaradas, Murugan and Jakkula, Venkata and Cadambi, Srihari},
 title = {A Dynamically Configurable Coprocessor for Convolutional Neural Networks},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2010},
 volume = {38},
 number = {3},
 month = jun,
 year = {2010},
 issn = {0163-5964},
 pages = {247--257},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1816038.1815993},
 doi = {10.1145/1816038.1815993},
 acmid = {1815993},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {convolutional neural networks, dynamic reconfiguration, parallel computer architecture}
} 

@INPROCEEDINGS{NEC_Labs_America3, 
author={M. Sankaradas and V. Jakkula and S. Cadambi and S. Chakradhar and I. Durdanovic and E. Cosatto and H. P. Graf}, 
booktitle={2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors}, 
title={A Massively Parallel Coprocessor for Convolutional Neural Networks}, 
year={2009}, 
pages={53-60}, 
keywords={convolution;coprocessors;face recognition;image sampling;learning (artificial intelligence);neural nets;nonlinear functions;parallel algorithms;storage management chips;DDR2 memory bank;Xilinx Virtex5 LX330T FPGA;convolutional neural network;data access pattern;data bandwidth;distributed off-chip memory bank;face recognition;image processing;machine learning algorithm;massively parallel coprocessor functional unit;nonlinear function;off-the-shelf PCI FPGA card;parallel 2D convolution primitive;programmable unit;scratchpad;Acceleration;Bandwidth;Cellular neural networks;Convolution;Coprocessors;Field programmable gate arrays;Hardware;Machine learning algorithms;Neural networks;Software prototyping;CNNs;FPGA;Machine Learning;Multicore;Neural Networks;Parallel Processor}, 
doi={10.1109/ASAP.2009.25}, 
ISSN={1063-6862}, 
month={July}
}

@miscellaneous{ms_fpgacnn,
author = {Kalin Ovtcharov, Olatunji Ruwase, Joo-Young Kim, Jeremy Fowers, Karin Strauss, Eric Chung},
title = {Accelerating Deep Convolutional Neural Networks Using Specialized Hardware},
booktitle = {},
year = {2015},
month = {February},
publisher = {Microsoft Research},
url = {https://www.microsoft.com/en-us/research/publication/accelerating-deep-convolutional-neural-networks-using-specialized-hardware/}
}



