// Seed: 1461433516
module module_0 #(
    parameter id_0 = 32'd75,
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd41,
    parameter id_3 = 32'd12,
    parameter id_5 = 32'd38,
    parameter id_8 = 32'd69
) (
    output tri0 _id_0,
    input  wand _id_1,
    output tri0 _id_2,
    output tri  _id_3
);
  task _id_5;
    logic [id_0  -  id_3  #  (
        .  id_1(  id_0  ),
        .  id_2(  1  ),
        .  id_0(  id_1  **  -1  )
) : id_0] id_6[id_1 : id_1  -  -1];
  endtask
  if (1 - 1) begin : LABEL_0
    logic [-1 : id_2] id_7;
    ;
  end
  logic [-1 'b0 : 1] _id_8;
  wire [id_5 : id_8] id_9;
  wire id_10;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd84,
    parameter id_7 = 32'd37,
    parameter id_8 = 32'd98
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output logic [7:0] id_1;
  assign #id_3 id_1[1] = -1;
  tri0 id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  logic [-1 'h0 : ~  id_2  -  -1] id_5, id_6;
  assign id_1 = id_4;
  assign id_4 = -1;
  wire ["" : -1] _id_7;
  wire [1 'b0 : id_7] _id_8;
  assign id_5 = id_6[id_7<<id_8];
  wire id_9;
  id_10 :
  assert property (@(negedge 1 or id_6 & 1) {-1'b0, id_3 - id_4, id_10, id_10, !-1, id_8})
  else;
endmodule
