Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/WSW14/wsw-neuro/ISE/NN/tb_main_isim_beh.exe -prj D:/WSW14/wsw-neuro/ISE/NN/tb_main_beh.prj work.tb_main work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/mul17.v" into library work
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/LUTSigma.v" into library work
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/adder19.v" into library work
WARNING:HDLCompiler:687 - "D:/WSW14/wsw-neuro/ISE/NN/adder19.v" Line 636: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/adder18.v" into library work
WARNING:HDLCompiler:687 - "D:/WSW14/wsw-neuro/ISE/NN/adder18.v" Line 607: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/adder.v" into library work
WARNING:HDLCompiler:687 - "D:/WSW14/wsw-neuro/ISE/NN/adder.v" Line 983: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/neuron_13in.v" into library work
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/neuron2.v" into library work
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/main.v" into library work
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 112: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 113: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 114: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 115: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 116: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 117: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 118: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 119: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 120: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 121: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 122: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 123: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 124: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 125: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 126: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 127: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 128: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 129: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 130: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 131: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 132: Constant value is truncated to fit in <16> bits.
Analyzing Verilog file "D:/WSW14/wsw-neuro/ISE/NN/tb_main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 143: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 152: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 161: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 170: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 179: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 188: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 197: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 206: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 216: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 225: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 234: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 243: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 252: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/WSW14/wsw-neuro/ISE/NN/main.v" Line 267: Size mismatch in connection of port <threshold>. Formal port size is 21-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module GND
Compiling module VCC
Compiling module mul17
Compiling module FDE
Compiling module SRLC16E
Compiling module LUT1(INIT=2'b10)
Compiling module LUT2(INIT=4'b0110)
Compiling module MUXCY
Compiling module XORCY
Compiling module adder
Compiling module adder18
Compiling module adder19
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="arti...
Compiling module LUTSigma
Compiling module neuron_2warstwy
Compiling module neuron_13in
Compiling module main
Compiling module tb_main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable D:/WSW14/wsw-neuro/ISE/NN/tb_main_isim_beh.exe
Fuse Memory Usage: 40552 KB
Fuse CPU Usage: 623 ms
