{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"chebyshev"
      , "children":
      [
        {
          "type":"inst"
          , "id":13
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"data_in"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":14
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":14
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"data_out"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":15
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":24
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"data_out"
              , "Start Cycle":"1"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":19
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"data_in"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":20
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"data_out"
              , "Start Cycle":"16"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":29
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":30
              , "name":"data_in"
              , "debug":
              [
                [
                  {
                    "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                    , "line":9
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":31
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":32
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":33
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"16 bits"
                  , "Bank depth":"1024 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":34
              , "name":"data_out"
              , "debug":
              [
                [
                  {
                    "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                    , "line":10
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":35
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                        , "line":10
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":36
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":37
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"16 bits"
                  , "Bank depth":"1024 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":38
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"interface"
      , "id":28
      , "name":"idx"
      , "debug":
      [
        [
          {
            "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
            , "line":7
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Width":"32 bits"
          , "Component":"chebyshev"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":32
      , "to":18
    }
    , {
      "from":13
      , "to":33
    }
    , {
      "from":36
      , "to":15
    }
    , {
      "from":14
      , "to":38
    }
    , {
      "from":19
      , "to":38
    }
    , {
      "from":38
      , "to":37
    }
  ]
}
