

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Wed Aug  1 04:33:13 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.89|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [6 x i16]* %m_V, i64 0, i64 0" [pwm.cpp:57]
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 2> : 3.43ns
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%period_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %period_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%max_duty_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %max_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%min_duty_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %min_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %max_duty_V_read to i17" [pwm.cpp:57]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %min_duty_V_read to i17" [pwm.cpp:57]
ST_2 : Operation 22 [1/1] (2.07ns)   --->   "%r_V = sub i17 %lhs_V, %rhs_V" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [6 x i16]* %m_V, i64 0, i64 1" [pwm.cpp:57]
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%accumulator_V_load = load i16* @accumulator_V, align 2" [pwm.cpp:60]
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%tmp_6 = icmp ult i16 %accumulator_V_load, %max_duty_V_read" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.42ns)   --->   "%tmp_1 = icmp ugt i16 %accumulator_V_load, %max_duty_V_read" [pwm.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.42ns)   --->   "%tmp_2 = icmp ult i16 %accumulator_V_load, %period_V_read" [pwm.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.42ns)   --->   "%tmp_3 = icmp ugt i16 %accumulator_V_load, %period_V_read" [pwm.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.89ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%OP1_V = sext i17 %r_V to i33" [pwm.cpp:57]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %m_V_load to i33" [pwm.cpp:57]
ST_3 : Operation 33 [3/3] (3.89ns)   --->   "%p_Val2_s = mul nsw i33 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [6 x i16]* %m_V, i64 0, i64 2" [pwm.cpp:57]
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%or_cond1 = and i1 %tmp_1, %tmp_2" [pwm.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp2 = or i1 %or_cond1, %tmp_3" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.89ns
ST_4 : Operation 39 [2/3] (3.89ns)   --->   "%p_Val2_s = mul nsw i33 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %m_V_load_1 to i33" [pwm.cpp:57]
ST_4 : Operation 41 [3/3] (3.89ns)   --->   "%p_Val2_1 = mul nsw i33 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [6 x i16]* %m_V, i64 0, i64 3" [pwm.cpp:57]
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 5> : 3.89ns
ST_5 : Operation 45 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i33 %OP2_V, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i33 %p_Val2_s to i15" [pwm.cpp:57]
ST_5 : Operation 47 [2/3] (3.89ns)   --->   "%p_Val2_1 = mul nsw i33 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %m_V_load_2 to i33" [pwm.cpp:57]
ST_5 : Operation 49 [3/3] (3.89ns)   --->   "%p_Val2_2 = mul nsw i33 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [6 x i16]* %m_V, i64 0, i64 4" [pwm.cpp:57]
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 6> : 3.89ns
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %min_duty_V_read, i15 0)" [pwm.cpp:57]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %tmp_s to i33" [pwm.cpp:57]
ST_6 : Operation 55 [1/1] (2.59ns)   --->   "%r_V_1 = add i33 %p_Val2_s, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (2.31ns)   --->   "%tmp_5 = icmp eq i15 %tmp_34, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1, i32 15, i32 30)" [pwm.cpp:57]
ST_6 : Operation 58 [1/3] (0.00ns)   --->   "%p_Val2_1 = mul nsw i33 %OP2_V_1, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i33 %p_Val2_1 to i15" [pwm.cpp:57]
ST_6 : Operation 60 [2/3] (3.89ns)   --->   "%p_Val2_2 = mul nsw i33 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i16 %m_V_load_3 to i33" [pwm.cpp:57]
ST_6 : Operation 62 [3/3] (3.89ns)   --->   "%p_Val2_3 = mul nsw i33 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [6 x i16]* %m_V, i64 0, i64 5" [pwm.cpp:57]
ST_6 : Operation 65 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 66 [1/1] (2.42ns)   --->   "%tmp = icmp ult i16 %accumulator_V_load, %min_duty_V_read" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.42ns)   --->   "%tmp_4 = icmp ugt i16 %accumulator_V_load, %min_duty_V_read" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.93ns)   --->   "%or_cond = and i1 %tmp_4, %tmp_6" [pwm.cpp:63]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.89ns
ST_7 : Operation 69 [1/1] (2.07ns)   --->   "%tmp_8 = add i16 1, %tmp_9" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (2.59ns)   --->   "%r_V_1_1 = add i33 %p_Val2_1, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (2.31ns)   --->   "%tmp_5_1 = icmp eq i15 %tmp_36, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_1, i32 15, i32 30)" [pwm.cpp:57]
ST_7 : Operation 73 [1/3] (0.00ns)   --->   "%p_Val2_2 = mul nsw i33 %OP2_V_2, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i33 %p_Val2_2 to i15" [pwm.cpp:57]
ST_7 : Operation 75 [2/3] (3.89ns)   --->   "%p_Val2_3 = mul nsw i33 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i16 %m_V_load_4 to i33" [pwm.cpp:57]
ST_7 : Operation 77 [3/3] (3.89ns)   --->   "%p_Val2_4 = mul nsw i33 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 79 [1/1] (2.07ns)   --->   "%accumulator_V_load_o = add i16 1, %accumulator_V_load" [pwm.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.37ns)   --->   "%tmp_7 = select i1 %tmp_3, i16 1, i16 %accumulator_V_load_o" [pwm.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "store i16 %tmp_7, i16* @accumulator_V, align 2" [pwm.cpp:80]

 <State 8> : 3.89ns
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1, i32 32)" [pwm.cpp:57]
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_11 = select i1 %tmp_5, i16 %tmp_9, i16 %tmp_8" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_12 = select i1 %tmp_33, i16 %tmp_11, i16 %tmp_9" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (2.07ns)   --->   "%tmp_14 = add i16 1, %tmp_13" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (2.59ns)   --->   "%r_V_1_2 = add i33 %p_Val2_2, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.31ns)   --->   "%tmp_5_2 = icmp eq i15 %tmp_38, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_2, i32 15, i32 30)" [pwm.cpp:57]
ST_8 : Operation 89 [1/3] (0.00ns)   --->   "%p_Val2_3 = mul nsw i33 %OP2_V_3, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i33 %p_Val2_3 to i15" [pwm.cpp:57]
ST_8 : Operation 91 [2/3] (3.89ns)   --->   "%p_Val2_4 = mul nsw i33 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %m_V_load_5 to i33" [pwm.cpp:57]
ST_8 : Operation 93 [3/3] (3.89ns)   --->   "%p_Val2_5 = mul nsw i33 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10 = icmp ugt i16 %accumulator_V_load, %tmp_12" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.89ns
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_1, i32 32)" [pwm.cpp:57]
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_15 = select i1 %tmp_5_1, i16 %tmp_13, i16 %tmp_14" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_1)   --->   "%tmp_16 = select i1 %tmp_35, i16 %tmp_15, i16 %tmp_13" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.07ns)   --->   "%tmp_18 = add i16 1, %tmp_17" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.59ns)   --->   "%r_V_1_3 = add i33 %p_Val2_3, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (2.31ns)   --->   "%tmp_5_3 = icmp eq i15 %tmp_40, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_3, i32 15, i32 30)" [pwm.cpp:57]
ST_9 : Operation 102 [1/3] (0.00ns)   --->   "%p_Val2_4 = mul nsw i33 %OP2_V_4, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i33 %p_Val2_4 to i15" [pwm.cpp:57]
ST_9 : Operation 104 [2/3] (3.89ns)   --->   "%p_Val2_5 = mul nsw i33 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_1 = icmp ugt i16 %accumulator_V_load, %tmp_16" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.59ns
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_2, i32 32)" [pwm.cpp:57]
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_19 = select i1 %tmp_5_2, i16 %tmp_17, i16 %tmp_18" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_2)   --->   "%tmp_20 = select i1 %tmp_37, i16 %tmp_19, i16 %tmp_17" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (2.07ns)   --->   "%tmp_22 = add i16 1, %tmp_21" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (2.59ns)   --->   "%r_V_1_4 = add i33 %p_Val2_4, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (2.31ns)   --->   "%tmp_5_4 = icmp eq i15 %tmp_42, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_4, i32 15, i32 30)" [pwm.cpp:57]
ST_10 : Operation 113 [1/3] (0.00ns)   --->   "%p_Val2_5 = mul nsw i33 %OP2_V_5, %OP1_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i33 %p_Val2_5 to i15" [pwm.cpp:57]
ST_10 : Operation 115 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_2 = icmp ugt i16 %accumulator_V_load, %tmp_20" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.59ns
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_3, i32 32)" [pwm.cpp:57]
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_23 = select i1 %tmp_5_3, i16 %tmp_21, i16 %tmp_22" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_3)   --->   "%tmp_24 = select i1 %tmp_39, i16 %tmp_23, i16 %tmp_21" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (2.07ns)   --->   "%tmp_26 = add i16 1, %tmp_25" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (2.59ns)   --->   "%r_V_1_5 = add i33 %p_Val2_5, %tmp_cast" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (2.31ns)   --->   "%tmp_5_5 = icmp eq i15 %tmp_44, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_5, i32 15, i32 30)" [pwm.cpp:57]
ST_11 : Operation 123 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_3 = icmp ugt i16 %accumulator_V_load, %tmp_24" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.43ns
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_4, i32 32)" [pwm.cpp:57]
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_27 = select i1 %tmp_5_4, i16 %tmp_25, i16 %tmp_26" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_4)   --->   "%tmp_28 = select i1 %tmp_41, i16 %tmp_27, i16 %tmp_25" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (2.07ns)   --->   "%tmp_30 = add i16 1, %tmp_29" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_4 = icmp ugt i16 %accumulator_V_load, %tmp_28" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 2.43ns
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_5, i32 32)" [pwm.cpp:57]
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_31 = select i1 %tmp_5_5, i16 %tmp_29, i16 %tmp_30" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_5)   --->   "%tmp_32 = select i1 %tmp_43, i16 %tmp_31, i16 %tmp_29" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%out_p_V_load = load i6* @out_p_V, align 1" [pwm.cpp:65]
ST_13 : Operation 133 [1/1] (1.37ns)   --->   "%p_out_p_V_load = select i1 %tmp, i6 -1, i6 %out_p_V_load" [pwm.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_10_5 = icmp ugt i16 %accumulator_V_load, %tmp_32" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_flag_1)   --->   "%tmp1 = or i1 %or_cond, %tmp" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_out_p_V_flag_1 = or i1 %tmp2, %tmp1" [pwm.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %p_out_p_V_flag_1, label %mergeST, label %._crit_edge172.new" [pwm.cpp:73]

 <State 14> : 2.74ns
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %min_duty_V), !map !103"
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %max_duty_V), !map !109"
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %period_V), !map !113"
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %m_V), !map !117"
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_V), !map !123"
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %min_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:44]
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %max_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:45]
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %period_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:46]
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %m_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:48]
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:49]
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pwm.cpp:50]
ST_14 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_12_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_10_1, i1 false)" [pwm.cpp:65]
ST_14 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_12_1_cast = zext i2 %tmp_12_1 to i6" [pwm.cpp:65]
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_14_1 = xor i6 %tmp_12_1_cast, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5_demorgan = call i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2(i1 %tmp_10_4, i1 %tmp_10_3, i1 %tmp_10_2, i2 0)" [pwm.cpp:65]
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5_demorgan_cast = zext i5 %tmp5_demorgan to i6" [pwm.cpp:65]
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp5 = xor i6 %tmp5_demorgan_cast, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp8 = and i6 %p_out_p_V_load, %tmp_14_1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp9_demorgan = call i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1(i1 %tmp_10_5, i4 0, i1 %tmp_10)" [pwm.cpp:65]
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp9 = xor i6 %tmp9_demorgan, -1" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp7 = and i6 %tmp8, %tmp9" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (1.09ns) (out node of the LUT)   --->   "%tmp_15_5 = and i6 %tmp7, %tmp5" [pwm.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_new_1_4)   --->   "%out_p_V_new_1 = select i1 %or_cond, i6 %tmp_15_5, i6 -1" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_out_p_V_loc_1)   --->   "%out_p_V_loc_1 = select i1 %or_cond, i6 %tmp_15_5, i6 %p_out_p_V_load" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (1.37ns)   --->   "%p_out_p_V_new_1 = select i1 %tmp_3, i6 -1, i6 0" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_out_p_V_new_1_4 = select i1 %tmp2, i6 %p_out_p_V_new_1, i6 %out_p_V_new_1" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_out_p_V_loc_1 = select i1 %tmp2, i6 %p_out_p_V_new_1, i6 %out_p_V_loc_1" [pwm.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %out_V, i6 %p_out_p_V_loc_1)" [pwm.cpp:82]
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "store i6 %p_out_p_V_new_1_4, i6* @out_p_V, align 1" [pwm.cpp:61]
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge172.new"
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [pwm.cpp:84]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_duty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_duty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ period_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accumulator_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_p_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_V_addr             (getelementptr ) [ 001000000000000]
period_V_read        (read          ) [ 000000000000000]
max_duty_V_read      (read          ) [ 000000000000000]
min_duty_V_read      (read          ) [ 000111100000000]
lhs_V                (zext          ) [ 000000000000000]
rhs_V                (zext          ) [ 000000000000000]
r_V                  (sub           ) [ 000100000000000]
m_V_load             (load          ) [ 000100000000000]
m_V_addr_1           (getelementptr ) [ 000100000000000]
accumulator_V_load   (load          ) [ 011111111111110]
tmp_6                (icmp          ) [ 000111100000000]
tmp_1                (icmp          ) [ 000100000000000]
tmp_2                (icmp          ) [ 000100000000000]
tmp_3                (icmp          ) [ 011111111111111]
OP1_V                (sext          ) [ 011111111110000]
OP2_V                (sext          ) [ 000011000000000]
m_V_load_1           (load          ) [ 000010000000000]
m_V_addr_2           (getelementptr ) [ 000010000000000]
or_cond1             (and           ) [ 000000000000000]
tmp2                 (or            ) [ 011111111111111]
OP2_V_1              (sext          ) [ 000001100000000]
m_V_load_2           (load          ) [ 000001000000000]
m_V_addr_3           (getelementptr ) [ 000001000000000]
p_Val2_s             (mul           ) [ 000000100000000]
tmp_34               (trunc         ) [ 000000100000000]
OP2_V_2              (sext          ) [ 010000110000000]
m_V_load_3           (load          ) [ 000000100000000]
m_V_addr_4           (getelementptr ) [ 000000100000000]
tmp_s                (bitconcatenate) [ 000000000000000]
tmp_cast             (zext          ) [ 011111011111000]
r_V_1                (add           ) [ 011000011000000]
tmp_5                (icmp          ) [ 011000011000000]
tmp_9                (partselect    ) [ 011000011000000]
p_Val2_1             (mul           ) [ 010000010000000]
tmp_36               (trunc         ) [ 010000010000000]
OP2_V_3              (sext          ) [ 011000011000000]
m_V_load_4           (load          ) [ 010000010000000]
m_V_addr_5           (getelementptr ) [ 010000010000000]
tmp                  (icmp          ) [ 011111111111110]
tmp_4                (icmp          ) [ 000000000000000]
or_cond              (and           ) [ 011111111111111]
tmp_8                (add           ) [ 001000001000000]
r_V_1_1              (add           ) [ 001100001100000]
tmp_5_1              (icmp          ) [ 001100001100000]
tmp_13               (partselect    ) [ 001100001100000]
p_Val2_2             (mul           ) [ 001000001000000]
tmp_38               (trunc         ) [ 001000001000000]
OP2_V_4              (sext          ) [ 001100001100000]
m_V_load_5           (load          ) [ 001000001000000]
accumulator_V_load_o (add           ) [ 000000000000000]
tmp_7                (select        ) [ 000000000000000]
StgValue_81          (store         ) [ 000000000000000]
tmp_33               (bitselect     ) [ 000000000000000]
tmp_11               (select        ) [ 000000000000000]
tmp_12               (select        ) [ 000000000000000]
tmp_14               (add           ) [ 000100000100000]
r_V_1_2              (add           ) [ 000110000110000]
tmp_5_2              (icmp          ) [ 000110000110000]
tmp_17               (partselect    ) [ 000110000110000]
p_Val2_3             (mul           ) [ 000100000100000]
tmp_40               (trunc         ) [ 000100000100000]
OP2_V_5              (sext          ) [ 000110000110000]
tmp_10               (icmp          ) [ 011111100111111]
tmp_35               (bitselect     ) [ 000000000000000]
tmp_15               (select        ) [ 000000000000000]
tmp_16               (select        ) [ 000000000000000]
tmp_18               (add           ) [ 000010000010000]
r_V_1_3              (add           ) [ 000011000011000]
tmp_5_3              (icmp          ) [ 000011000011000]
tmp_21               (partselect    ) [ 000011000011000]
p_Val2_4             (mul           ) [ 000010000010000]
tmp_42               (trunc         ) [ 000010000010000]
tmp_10_1             (icmp          ) [ 011011100011111]
tmp_37               (bitselect     ) [ 000000000000000]
tmp_19               (select        ) [ 000000000000000]
tmp_20               (select        ) [ 000000000000000]
tmp_22               (add           ) [ 000001000001000]
r_V_1_4              (add           ) [ 000001100001100]
tmp_5_4              (icmp          ) [ 000001100001100]
tmp_25               (partselect    ) [ 000001100001100]
p_Val2_5             (mul           ) [ 000001000001000]
tmp_44               (trunc         ) [ 000001000001000]
tmp_10_2             (icmp          ) [ 011001100001111]
tmp_39               (bitselect     ) [ 000000000000000]
tmp_23               (select        ) [ 000000000000000]
tmp_24               (select        ) [ 000000000000000]
tmp_26               (add           ) [ 000000100000100]
r_V_1_5              (add           ) [ 010000100000110]
tmp_5_5              (icmp          ) [ 010000100000110]
tmp_29               (partselect    ) [ 010000100000110]
tmp_10_3             (icmp          ) [ 011000100000111]
tmp_41               (bitselect     ) [ 000000000000000]
tmp_27               (select        ) [ 000000000000000]
tmp_28               (select        ) [ 000000000000000]
tmp_30               (add           ) [ 010000000000010]
tmp_10_4             (icmp          ) [ 011000000000011]
tmp_43               (bitselect     ) [ 000000000000000]
tmp_31               (select        ) [ 000000000000000]
tmp_32               (select        ) [ 000000000000000]
out_p_V_load         (load          ) [ 000000000000000]
p_out_p_V_load       (select        ) [ 001000000000001]
tmp_10_5             (icmp          ) [ 001000000000001]
tmp1                 (or            ) [ 000000000000000]
p_out_p_V_flag_1     (or            ) [ 001000000000001]
StgValue_137         (br            ) [ 000000000000000]
StgValue_138         (specbitsmap   ) [ 000000000000000]
StgValue_139         (specbitsmap   ) [ 000000000000000]
StgValue_140         (specbitsmap   ) [ 000000000000000]
StgValue_141         (specbitsmap   ) [ 000000000000000]
StgValue_142         (specbitsmap   ) [ 000000000000000]
StgValue_143         (spectopmodule ) [ 000000000000000]
StgValue_144         (specinterface ) [ 000000000000000]
StgValue_145         (specinterface ) [ 000000000000000]
StgValue_146         (specinterface ) [ 000000000000000]
empty                (specmemcore   ) [ 000000000000000]
StgValue_148         (specinterface ) [ 000000000000000]
StgValue_149         (specinterface ) [ 000000000000000]
StgValue_150         (specinterface ) [ 000000000000000]
StgValue_151         (specpipeline  ) [ 000000000000000]
tmp_12_1             (bitconcatenate) [ 000000000000000]
tmp_12_1_cast        (zext          ) [ 000000000000000]
tmp_14_1             (xor           ) [ 000000000000000]
tmp5_demorgan        (bitconcatenate) [ 000000000000000]
tmp5_demorgan_cast   (zext          ) [ 000000000000000]
tmp5                 (xor           ) [ 000000000000000]
tmp8                 (and           ) [ 000000000000000]
tmp9_demorgan        (bitconcatenate) [ 000000000000000]
tmp9                 (xor           ) [ 000000000000000]
tmp7                 (and           ) [ 000000000000000]
tmp_15_5             (and           ) [ 000000000000000]
out_p_V_new_1        (select        ) [ 000000000000000]
out_p_V_loc_1        (select        ) [ 000000000000000]
p_out_p_V_new_1      (select        ) [ 000000000000000]
p_out_p_V_new_1_4    (select        ) [ 000000000000000]
p_out_p_V_loc_1      (select        ) [ 000000000000000]
StgValue_168         (write         ) [ 000000000000000]
StgValue_169         (store         ) [ 000000000000000]
StgValue_170         (br            ) [ 000000000000000]
StgValue_171         (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_duty_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_duty_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_duty_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_duty_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="period_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="accumulator_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulator_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_p_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_p_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="period_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_V_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="max_duty_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_duty_V_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="min_duty_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_duty_V_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_168_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_168/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="m_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/1 m_V_load_1/2 m_V_load_2/3 m_V_load_3/4 m_V_load_4/5 m_V_load_5/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="m_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="m_V_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_V_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="m_V_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="m_V_addr_5_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="1"/>
<pin id="177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load m_V_load_1 m_V_load_2 m_V_load_3 m_V_load_4 m_V_load_5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="lhs_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="rhs_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="r_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="accumulator_V_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulator_V_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="OP1_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="17" slack="1"/>
<pin id="223" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="OP2_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_cond1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="OP2_V_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_34_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="33" slack="0"/>
<pin id="243" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="OP2_V_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="1"/>
<pin id="246" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="4"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_V_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="33" slack="1"/>
<pin id="261" dir="0" index="1" bw="31" slack="0"/>
<pin id="262" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="33" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_36_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="33" slack="0"/>
<pin id="281" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="OP2_V_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="4"/>
<pin id="288" dir="0" index="1" bw="16" slack="4"/>
<pin id="289" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="4"/>
<pin id="292" dir="0" index="1" bw="16" slack="4"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_cond_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="4"/>
<pin id="297" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_8_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="1"/>
<pin id="302" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="r_V_1_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="33" slack="1"/>
<pin id="306" dir="0" index="1" bw="31" slack="1"/>
<pin id="307" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_1/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_5_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_1/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_13_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="33" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_38_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="33" slack="0"/>
<pin id="325" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="OP2_V_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="accumulator_V_load_o_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="5"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulator_V_load_o/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="5"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="16" slack="0"/>
<pin id="339" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_81_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_33_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="33" slack="2"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_11_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="0" index="1" bw="16" slack="2"/>
<pin id="358" dir="0" index="2" bw="16" slack="1"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="2"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_14_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="1"/>
<pin id="370" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="r_V_1_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="1"/>
<pin id="374" dir="0" index="1" bw="31" slack="2"/>
<pin id="375" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_2/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_5_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_2/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_17_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="33" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_40_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="33" slack="0"/>
<pin id="393" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="OP2_V_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="6"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_35_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="33" slack="2"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_15_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="16" slack="2"/>
<pin id="413" dir="0" index="2" bw="16" slack="1"/>
<pin id="414" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_16_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="16" slack="2"/>
<pin id="419" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_18_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="1"/>
<pin id="425" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="r_V_1_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="33" slack="1"/>
<pin id="429" dir="0" index="1" bw="31" slack="3"/>
<pin id="430" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_3/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_5_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="1"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_3/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_21_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="33" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_42_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="33" slack="0"/>
<pin id="448" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_10_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="7"/>
<pin id="451" dir="0" index="1" bw="16" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_1/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_37_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="33" slack="2"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_19_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="2"/>
<pin id="463" dir="0" index="1" bw="16" slack="2"/>
<pin id="464" dir="0" index="2" bw="16" slack="1"/>
<pin id="465" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_20_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="16" slack="2"/>
<pin id="470" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_22_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="1"/>
<pin id="476" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="r_V_1_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="33" slack="1"/>
<pin id="480" dir="0" index="1" bw="31" slack="4"/>
<pin id="481" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_4/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_5_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="1"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_4/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_25_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="33" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_44_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="33" slack="0"/>
<pin id="499" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_10_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="8"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_2/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_39_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="33" slack="2"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_23_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="0" index="1" bw="16" slack="2"/>
<pin id="515" dir="0" index="2" bw="16" slack="1"/>
<pin id="516" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_24_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="2"/>
<pin id="521" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_26_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="1"/>
<pin id="527" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="r_V_1_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="33" slack="1"/>
<pin id="531" dir="0" index="1" bw="31" slack="5"/>
<pin id="532" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_5/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_5_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_5/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_29_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="33" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_10_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="9"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_3/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_41_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="33" slack="2"/>
<pin id="556" dir="0" index="2" bw="7" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_27_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="2"/>
<pin id="562" dir="0" index="1" bw="16" slack="2"/>
<pin id="563" dir="0" index="2" bw="16" slack="1"/>
<pin id="564" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_28_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="16" slack="2"/>
<pin id="569" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_30_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="1"/>
<pin id="575" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_10_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="10"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_4/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_43_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="33" slack="2"/>
<pin id="585" dir="0" index="2" bw="7" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_31_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="2"/>
<pin id="591" dir="0" index="1" bw="16" slack="2"/>
<pin id="592" dir="0" index="2" bw="16" slack="1"/>
<pin id="593" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_32_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="16" slack="2"/>
<pin id="598" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/13 "/>
</bind>
</comp>

<comp id="601" class="1004" name="out_p_V_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_p_V_load/13 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_out_p_V_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="7"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_load/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_10_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="11"/>
<pin id="614" dir="0" index="1" bw="16" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_5/13 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="7"/>
<pin id="619" dir="0" index="1" bw="1" slack="7"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_out_p_V_flag_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="10"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_out_p_V_flag_1/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_12_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="5"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_1/14 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_12_1_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_1_cast/14 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_14_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14_1/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp5_demorgan_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="2"/>
<pin id="646" dir="0" index="2" bw="1" slack="3"/>
<pin id="647" dir="0" index="3" bw="1" slack="4"/>
<pin id="648" dir="0" index="4" bw="1" slack="0"/>
<pin id="649" dir="1" index="5" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5_demorgan/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp5_demorgan_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_demorgan_cast/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="1"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp8/14 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp9_demorgan_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="1"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="0" index="3" bw="1" slack="6"/>
<pin id="672" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp9_demorgan/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp9_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp9/14 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp7_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_15_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="0" index="1" bw="6" slack="0"/>
<pin id="690" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_5/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="out_p_V_new_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="8"/>
<pin id="695" dir="0" index="1" bw="6" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_p_V_new_1/14 "/>
</bind>
</comp>

<comp id="700" class="1004" name="out_p_V_loc_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="8"/>
<pin id="702" dir="0" index="1" bw="6" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="1"/>
<pin id="704" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_p_V_loc_1/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_out_p_V_new_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="12"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_new_1/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_out_p_V_new_1_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="11"/>
<pin id="715" dir="0" index="1" bw="6" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_new_1_4/14 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_out_p_V_loc_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="11"/>
<pin id="722" dir="0" index="1" bw="6" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_out_p_V_loc_1/14 "/>
</bind>
</comp>

<comp id="728" class="1004" name="StgValue_169_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="6" slack="0"/>
<pin id="730" dir="0" index="1" bw="6" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/14 "/>
</bind>
</comp>

<comp id="734" class="1007" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="0" index="1" bw="17" slack="0"/>
<pin id="737" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="741" class="1007" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="17" slack="1"/>
<pin id="744" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="747" class="1007" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="0" index="1" bw="17" slack="2"/>
<pin id="750" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="753" class="1007" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="0"/>
<pin id="755" dir="0" index="1" bw="17" slack="3"/>
<pin id="756" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="759" class="1007" name="grp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="0" index="1" bw="17" slack="4"/>
<pin id="762" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="765" class="1007" name="grp_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="0" index="1" bw="17" slack="5"/>
<pin id="768" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="771" class="1005" name="m_V_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="1"/>
<pin id="773" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="min_duty_V_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="4"/>
<pin id="778" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="min_duty_V_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="r_V_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="17" slack="1"/>
<pin id="785" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="788" class="1005" name="m_V_addr_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="1"/>
<pin id="790" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="accumulator_V_load_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="4"/>
<pin id="795" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="accumulator_V_load "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_6_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="4"/>
<pin id="808" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_3_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="OP1_V_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="33" slack="1"/>
<pin id="830" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="838" class="1005" name="OP2_V_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="33" slack="1"/>
<pin id="840" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="843" class="1005" name="m_V_addr_2_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="1"/>
<pin id="845" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp2_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="10"/>
<pin id="850" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="OP2_V_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="33" slack="1"/>
<pin id="857" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="m_V_addr_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="1"/>
<pin id="862" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="p_Val2_s_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="33" slack="1"/>
<pin id="867" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_34_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="15" slack="1"/>
<pin id="872" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="875" class="1005" name="OP2_V_2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="33" slack="1"/>
<pin id="877" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="m_V_addr_4_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="1"/>
<pin id="882" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_cast_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="33" slack="1"/>
<pin id="887" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="894" class="1005" name="r_V_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="33" slack="2"/>
<pin id="896" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_5_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_9_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="1"/>
<pin id="906" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="911" class="1005" name="p_Val2_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="33" slack="1"/>
<pin id="913" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_36_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="15" slack="1"/>
<pin id="918" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="921" class="1005" name="OP2_V_3_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="33" slack="1"/>
<pin id="923" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3 "/>
</bind>
</comp>

<comp id="926" class="1005" name="m_V_addr_5_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="1"/>
<pin id="928" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_5 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="7"/>
<pin id="933" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="937" class="1005" name="or_cond_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="7"/>
<pin id="939" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_8_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="1"/>
<pin id="946" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="949" class="1005" name="r_V_1_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="33" slack="2"/>
<pin id="951" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_5_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_13_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="1"/>
<pin id="961" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="966" class="1005" name="p_Val2_2_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="33" slack="1"/>
<pin id="968" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_38_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="15" slack="1"/>
<pin id="973" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="976" class="1005" name="OP2_V_4_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="33" slack="1"/>
<pin id="978" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp_14_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="1"/>
<pin id="983" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="986" class="1005" name="r_V_1_2_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="33" slack="2"/>
<pin id="988" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_2 "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_5_2_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_17_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="1"/>
<pin id="998" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="p_Val2_3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="33" slack="1"/>
<pin id="1005" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_40_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="15" slack="1"/>
<pin id="1010" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="OP2_V_5_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="33" slack="1"/>
<pin id="1015" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_10_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="6"/>
<pin id="1020" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_18_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="1"/>
<pin id="1025" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="r_V_1_3_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="33" slack="2"/>
<pin id="1030" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_3 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_5_3_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_21_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="p_Val2_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="33" slack="1"/>
<pin id="1047" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_42_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="15" slack="1"/>
<pin id="1052" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_10_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="5"/>
<pin id="1057" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_10_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_22_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="r_V_1_4_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="33" slack="2"/>
<pin id="1067" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_4 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_5_4_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp_25_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="1"/>
<pin id="1077" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_Val2_5_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="33" slack="1"/>
<pin id="1084" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_44_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="15" slack="1"/>
<pin id="1089" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_10_2_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="4"/>
<pin id="1094" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10_2 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_26_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="r_V_1_5_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="33" slack="2"/>
<pin id="1104" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_5 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_5_5_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_5 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_29_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="1"/>
<pin id="1114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_10_3_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="3"/>
<pin id="1121" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_10_3 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_30_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="1"/>
<pin id="1126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_10_4_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="2"/>
<pin id="1131" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_4 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="p_out_p_V_load_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="1"/>
<pin id="1136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_out_p_V_load "/>
</bind>
</comp>

<comp id="1140" class="1005" name="tmp_10_5_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_5 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="p_out_p_V_flag_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_out_p_V_flag_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="90" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="178"><net_src comp="125" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="98" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="104" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="98" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="193" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="98" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="92" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="193" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="92" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="175" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="175" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="175" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="259" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="175" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="175" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="365"><net_src comp="348" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="372" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="397"><net_src comp="175" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="360" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="420"><net_src comp="403" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="427" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="453"><net_src comp="415" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="471"><net_src comp="454" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="32" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="34" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="504"><net_src comp="466" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="40" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="42" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="522"><net_src comp="505" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="38" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="529" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="34" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="552"><net_src comp="517" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="40" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="570"><net_src comp="553" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="38" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="565" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="42" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="599"><net_src comp="582" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="12" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="44" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="594" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="625"><net_src comp="617" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="78" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="636"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="44" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="82" pin="0"/><net_sink comp="643" pin=4"/></net>

<net id="655"><net_src comp="643" pin="5"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="44" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="637" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="84" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="86" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="667" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="44" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="662" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="656" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="44" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="687" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="44" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="88" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="706" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="693" pin="3"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="706" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="726"><net_src comp="700" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="727"><net_src comp="720" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="732"><net_src comp="713" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="12" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="224" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="221" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="734" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="745"><net_src comp="237" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="741" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="751"><net_src comp="244" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="747" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="757"><net_src comp="282" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="753" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="763"><net_src comp="326" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="759" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="769"><net_src comp="394" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="765" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="774"><net_src comp="117" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="779"><net_src comp="104" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="786"><net_src comp="187" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="791"><net_src comp="130" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="796"><net_src comp="193" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="802"><net_src comp="793" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="803"><net_src comp="793" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="804"><net_src comp="793" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="805"><net_src comp="793" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="809"><net_src comp="197" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="814"><net_src comp="203" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="819"><net_src comp="209" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="824"><net_src comp="215" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="831"><net_src comp="221" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="837"><net_src comp="828" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="841"><net_src comp="224" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="846"><net_src comp="139" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="851"><net_src comp="232" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="858"><net_src comp="237" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="863"><net_src comp="148" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="868"><net_src comp="734" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="873"><net_src comp="241" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="878"><net_src comp="244" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="883"><net_src comp="157" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="888"><net_src comp="255" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="897"><net_src comp="259" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="902"><net_src comp="264" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="907"><net_src comp="269" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="910"><net_src comp="904" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="914"><net_src comp="741" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="919"><net_src comp="279" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="924"><net_src comp="282" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="929"><net_src comp="166" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="934"><net_src comp="286" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="940"><net_src comp="294" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="947"><net_src comp="299" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="952"><net_src comp="304" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="957"><net_src comp="308" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="962"><net_src comp="313" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="969"><net_src comp="747" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="974"><net_src comp="323" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="979"><net_src comp="326" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="984"><net_src comp="367" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="989"><net_src comp="372" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="994"><net_src comp="376" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="999"><net_src comp="381" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1006"><net_src comp="753" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1011"><net_src comp="391" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1016"><net_src comp="394" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1021"><net_src comp="398" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="667" pin=3"/></net>

<net id="1026"><net_src comp="422" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1031"><net_src comp="427" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1036"><net_src comp="431" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1041"><net_src comp="436" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1044"><net_src comp="1038" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1048"><net_src comp="759" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1053"><net_src comp="446" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1058"><net_src comp="449" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1063"><net_src comp="473" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1068"><net_src comp="478" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1073"><net_src comp="482" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1078"><net_src comp="487" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1085"><net_src comp="765" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1090"><net_src comp="497" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1095"><net_src comp="500" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="643" pin=3"/></net>

<net id="1100"><net_src comp="524" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1105"><net_src comp="529" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1110"><net_src comp="533" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1115"><net_src comp="538" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1122"><net_src comp="548" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="1127"><net_src comp="572" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="1132"><net_src comp="577" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1137"><net_src comp="605" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="1143"><net_src comp="612" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1148"><net_src comp="621" pin="2"/><net_sink comp="1145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {14 }
	Port: accumulator_V | {7 }
	Port: out_p_V | {14 }
 - Input state : 
	Port: pwm : min_duty_V | {2 }
	Port: pwm : max_duty_V | {2 }
	Port: pwm : period_V | {2 }
	Port: pwm : m_V | {1 2 3 4 5 6 7 }
	Port: pwm : accumulator_V | {2 }
	Port: pwm : out_p_V | {13 }
  - Chain level:
	State 1
		m_V_load : 1
	State 2
		r_V : 1
		m_V_load_1 : 1
		tmp_6 : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
	State 3
		p_Val2_s : 1
		m_V_load_2 : 1
	State 4
		p_Val2_1 : 1
		m_V_load_3 : 1
	State 5
		tmp_34 : 1
		p_Val2_2 : 1
		m_V_load_4 : 1
	State 6
		tmp_cast : 1
		r_V_1 : 2
		tmp_9 : 3
		tmp_36 : 1
		p_Val2_3 : 1
		m_V_load_5 : 1
		or_cond : 1
	State 7
		tmp_13 : 1
		tmp_38 : 1
		p_Val2_4 : 1
		tmp_7 : 1
		StgValue_81 : 2
	State 8
		tmp_12 : 1
		tmp_17 : 1
		tmp_40 : 1
		p_Val2_5 : 1
		tmp_10 : 2
	State 9
		tmp_16 : 1
		tmp_21 : 1
		tmp_42 : 1
		tmp_10_1 : 2
	State 10
		tmp_20 : 1
		tmp_25 : 1
		tmp_44 : 1
		tmp_10_2 : 2
	State 11
		tmp_24 : 1
		tmp_29 : 1
		tmp_10_3 : 2
	State 12
		tmp_28 : 1
		tmp_10_4 : 2
	State 13
		tmp_32 : 1
		p_out_p_V_load : 1
		tmp_10_5 : 2
	State 14
		tmp_12_1_cast : 1
		tmp_14_1 : 2
		tmp5_demorgan_cast : 1
		tmp5 : 2
		tmp8 : 2
		tmp9 : 1
		tmp7 : 2
		tmp_15_5 : 2
		out_p_V_new_1 : 2
		out_p_V_loc_1 : 2
		p_out_p_V_new_1_4 : 3
		p_out_p_V_loc_1 : 3
		StgValue_168 : 4
		StgValue_169 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         r_V_1_fu_259        |    0    |    0    |    40   |
|          |         tmp_8_fu_299        |    0    |    0    |    23   |
|          |        r_V_1_1_fu_304       |    0    |    0    |    40   |
|          | accumulator_V_load_o_fu_330 |    0    |    0    |    23   |
|          |        tmp_14_fu_367        |    0    |    0    |    23   |
|          |        r_V_1_2_fu_372       |    0    |    0    |    40   |
|    add   |        tmp_18_fu_422        |    0    |    0    |    23   |
|          |        r_V_1_3_fu_427       |    0    |    0    |    40   |
|          |        tmp_22_fu_473        |    0    |    0    |    23   |
|          |        r_V_1_4_fu_478       |    0    |    0    |    40   |
|          |        tmp_26_fu_524        |    0    |    0    |    23   |
|          |        r_V_1_5_fu_529       |    0    |    0    |    40   |
|          |        tmp_30_fu_572        |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_7_fu_335        |    0    |    0    |    16   |
|          |        tmp_11_fu_355        |    0    |    0    |    16   |
|          |        tmp_12_fu_360        |    0    |    0    |    16   |
|          |        tmp_15_fu_410        |    0    |    0    |    16   |
|          |        tmp_16_fu_415        |    0    |    0    |    16   |
|          |        tmp_19_fu_461        |    0    |    0    |    16   |
|          |        tmp_20_fu_466        |    0    |    0    |    16   |
|          |        tmp_23_fu_512        |    0    |    0    |    16   |
|          |        tmp_24_fu_517        |    0    |    0    |    16   |
|  select  |        tmp_27_fu_560        |    0    |    0    |    16   |
|          |        tmp_28_fu_565        |    0    |    0    |    16   |
|          |        tmp_31_fu_589        |    0    |    0    |    16   |
|          |        tmp_32_fu_594        |    0    |    0    |    16   |
|          |    p_out_p_V_load_fu_605    |    0    |    0    |    6    |
|          |     out_p_V_new_1_fu_693    |    0    |    0    |    6    |
|          |     out_p_V_loc_1_fu_700    |    0    |    0    |    6    |
|          |    p_out_p_V_new_1_fu_706   |    0    |    0    |    2    |
|          |   p_out_p_V_new_1_4_fu_713  |    0    |    0    |    6    |
|          |    p_out_p_V_loc_1_fu_720   |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_197        |    0    |    0    |    13   |
|          |         tmp_1_fu_203        |    0    |    0    |    13   |
|          |         tmp_2_fu_209        |    0    |    0    |    13   |
|          |         tmp_3_fu_215        |    0    |    0    |    13   |
|          |         tmp_5_fu_264        |    0    |    0    |    13   |
|          |          tmp_fu_286         |    0    |    0    |    13   |
|          |         tmp_4_fu_290        |    0    |    0    |    13   |
|          |        tmp_5_1_fu_308       |    0    |    0    |    13   |
|   icmp   |        tmp_5_2_fu_376       |    0    |    0    |    13   |
|          |        tmp_10_fu_398        |    0    |    0    |    13   |
|          |        tmp_5_3_fu_431       |    0    |    0    |    13   |
|          |       tmp_10_1_fu_449       |    0    |    0    |    13   |
|          |        tmp_5_4_fu_482       |    0    |    0    |    13   |
|          |       tmp_10_2_fu_500       |    0    |    0    |    13   |
|          |        tmp_5_5_fu_533       |    0    |    0    |    13   |
|          |       tmp_10_3_fu_548       |    0    |    0    |    13   |
|          |       tmp_10_4_fu_577       |    0    |    0    |    13   |
|          |       tmp_10_5_fu_612       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_cond1_fu_228       |    0    |    0    |    8    |
|          |        or_cond_fu_294       |    0    |    0    |    8    |
|    and   |         tmp8_fu_662         |    0    |    0    |    13   |
|          |         tmp7_fu_681         |    0    |    0    |    13   |
|          |       tmp_15_5_fu_687       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_14_1_fu_637       |    0    |    0    |    8    |
|    xor   |         tmp5_fu_656         |    0    |    0    |    12   |
|          |         tmp9_fu_675         |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_232         |    0    |    0    |    8    |
|    or    |         tmp1_fu_617         |    0    |    0    |    8    |
|          |   p_out_p_V_flag_1_fu_621   |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_187         |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_734         |    1    |    0    |    0    |
|          |          grp_fu_741         |    1    |    0    |    0    |
|    mul   |          grp_fu_747         |    1    |    0    |    0    |
|          |          grp_fu_753         |    1    |    0    |    0    |
|          |          grp_fu_759         |    1    |    0    |    0    |
|          |          grp_fu_765         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   period_V_read_read_fu_92  |    0    |    0    |    0    |
|   read   |  max_duty_V_read_read_fu_98 |    0    |    0    |    0    |
|          | min_duty_V_read_read_fu_104 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_168_write_fu_110  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         lhs_V_fu_179        |    0    |    0    |    0    |
|          |         rhs_V_fu_183        |    0    |    0    |    0    |
|   zext   |       tmp_cast_fu_255       |    0    |    0    |    0    |
|          |     tmp_12_1_cast_fu_633    |    0    |    0    |    0    |
|          |  tmp5_demorgan_cast_fu_652  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         OP1_V_fu_221        |    0    |    0    |    0    |
|          |         OP2_V_fu_224        |    0    |    0    |    0    |
|          |        OP2_V_1_fu_237       |    0    |    0    |    0    |
|   sext   |        OP2_V_2_fu_244       |    0    |    0    |    0    |
|          |        OP2_V_3_fu_282       |    0    |    0    |    0    |
|          |        OP2_V_4_fu_326       |    0    |    0    |    0    |
|          |        OP2_V_5_fu_394       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_34_fu_241        |    0    |    0    |    0    |
|          |        tmp_36_fu_279        |    0    |    0    |    0    |
|   trunc  |        tmp_38_fu_323        |    0    |    0    |    0    |
|          |        tmp_40_fu_391        |    0    |    0    |    0    |
|          |        tmp_42_fu_446        |    0    |    0    |    0    |
|          |        tmp_44_fu_497        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_248        |    0    |    0    |    0    |
|bitconcatenate|       tmp_12_1_fu_626       |    0    |    0    |    0    |
|          |     tmp5_demorgan_fu_643    |    0    |    0    |    0    |
|          |     tmp9_demorgan_fu_667    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_269        |    0    |    0    |    0    |
|          |        tmp_13_fu_313        |    0    |    0    |    0    |
|partselect|        tmp_17_fu_381        |    0    |    0    |    0    |
|          |        tmp_21_fu_436        |    0    |    0    |    0    |
|          |        tmp_25_fu_487        |    0    |    0    |    0    |
|          |        tmp_29_fu_538        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_33_fu_348        |    0    |    0    |    0    |
|          |        tmp_35_fu_403        |    0    |    0    |    0    |
| bitselect|        tmp_37_fu_454        |    0    |    0    |    0    |
|          |        tmp_39_fu_505        |    0    |    0    |    0    |
|          |        tmp_41_fu_553        |    0    |    0    |    0    |
|          |        tmp_43_fu_582        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   1010  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       OP1_V_reg_828      |   33   |
|      OP2_V_1_reg_855     |   33   |
|      OP2_V_2_reg_875     |   33   |
|      OP2_V_3_reg_921     |   33   |
|      OP2_V_4_reg_976     |   33   |
|     OP2_V_5_reg_1013     |   33   |
|       OP2_V_reg_838      |   33   |
|accumulator_V_load_reg_793|   16   |
|    m_V_addr_1_reg_788    |    3   |
|    m_V_addr_2_reg_843    |    3   |
|    m_V_addr_3_reg_860    |    3   |
|    m_V_addr_4_reg_880    |    3   |
|    m_V_addr_5_reg_926    |    3   |
|     m_V_addr_reg_771     |    3   |
|  min_duty_V_read_reg_776 |   16   |
|      or_cond_reg_937     |    1   |
|     p_Val2_1_reg_911     |   33   |
|     p_Val2_2_reg_966     |   33   |
|     p_Val2_3_reg_1003    |   33   |
|     p_Val2_4_reg_1045    |   33   |
|     p_Val2_5_reg_1082    |   33   |
|     p_Val2_s_reg_865     |   33   |
| p_out_p_V_flag_1_reg_1145|    1   |
|  p_out_p_V_load_reg_1134 |    6   |
|      r_V_1_1_reg_949     |   33   |
|      r_V_1_2_reg_986     |   33   |
|     r_V_1_3_reg_1028     |   33   |
|     r_V_1_4_reg_1065     |   33   |
|     r_V_1_5_reg_1102     |   33   |
|       r_V_1_reg_894      |   33   |
|        r_V_reg_783       |   17   |
|          reg_175         |   16   |
|       tmp2_reg_848       |    1   |
|     tmp_10_1_reg_1055    |    1   |
|     tmp_10_2_reg_1092    |    1   |
|     tmp_10_3_reg_1119    |    1   |
|     tmp_10_4_reg_1129    |    1   |
|     tmp_10_5_reg_1140    |    1   |
|      tmp_10_reg_1018     |    1   |
|      tmp_13_reg_959      |   16   |
|      tmp_14_reg_981      |   16   |
|      tmp_17_reg_996      |   16   |
|      tmp_18_reg_1023     |   16   |
|       tmp_1_reg_811      |    1   |
|      tmp_21_reg_1038     |   16   |
|      tmp_22_reg_1060     |   16   |
|      tmp_25_reg_1075     |   16   |
|      tmp_26_reg_1097     |   16   |
|      tmp_29_reg_1112     |   16   |
|       tmp_2_reg_816      |    1   |
|      tmp_30_reg_1124     |   16   |
|      tmp_34_reg_870      |   15   |
|      tmp_36_reg_916      |   15   |
|      tmp_38_reg_971      |   15   |
|       tmp_3_reg_821      |    1   |
|      tmp_40_reg_1008     |   15   |
|      tmp_42_reg_1050     |   15   |
|      tmp_44_reg_1087     |   15   |
|      tmp_5_1_reg_954     |    1   |
|      tmp_5_2_reg_991     |    1   |
|     tmp_5_3_reg_1033     |    1   |
|     tmp_5_4_reg_1070     |    1   |
|     tmp_5_5_reg_1107     |    1   |
|       tmp_5_reg_899      |    1   |
|       tmp_6_reg_806      |    1   |
|       tmp_8_reg_944      |   16   |
|       tmp_9_reg_904      |   16   |
|     tmp_cast_reg_885     |   33   |
|        tmp_reg_931       |    1   |
+--------------------------+--------+
|           Total          |  1051  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |  12  |   3  |   36   ||    53   |
|     grp_fu_734    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_734    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_741    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_747    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_753    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_759    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_765    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   262  || 14.4832 ||   116   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  1010  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   116  |
|  Register |    -   |    -   |  1051  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   14   |  1051  |  1126  |
+-----------+--------+--------+--------+--------+
