#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  3 19:39:32 2025
# Process ID: 81436
# Current directory: E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.runs/synth_1
# Command line: vivado.exe -log rotatingLED1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rotatingLED1_top.tcl
# Log file: E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.runs/synth_1/rotatingLED1_top.vds
# Journal file: E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rotatingLED1_top.tcl -notrace
Command: synth_design -top rotatingLED1_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 77692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 925.094 ; gain = 234.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rotatingLED1_top' [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/sources_1/new/rotatingLED1_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Clk3HZ' [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/sources_1/new/Clk3HZ.sv:23]
	Parameter HALF_PERIOD bound to: 16650000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clk3HZ' (1#1) [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/sources_1/new/Clk3HZ.sv:23]
INFO: [Synth 8-6157] synthesizing module 'JK' [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/sources_1/new/JK.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'JK' (2#1) [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/sources_1/new/JK.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rotatingLED1_top' (3#1) [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/sources_1/new/rotatingLED1_top.sv:23]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[6]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[5]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[4]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[3]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[2]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[1]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 998.082 ; gain = 307.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 998.082 ; gain = 307.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 998.082 ; gain = 307.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 998.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.srcs/constrs_1/imports/rotatingLED/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rotatingLED1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rotatingLED1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1052.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.559 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.559 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.559 ; gain = 362.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.559 ; gain = 362.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clk3HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module JK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[6]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[5]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[4]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[3]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[2]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port SW[1]
WARNING: [Synth 8-3331] design rotatingLED1_top has unconnected port BTNC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.559 ; gain = 362.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.516 ; gain = 382.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.852 ; gain = 403.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.852 ; gain = 403.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     6|
|7     |LUT6   |     1|
|8     |FDRE   |    26|
|9     |IBUF   |     3|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------+------+
|      |Instance         |Module |Cells |
+------+-----------------+-------+------+
|1     |top              |       |    64|
|2     |  nolabel_line34 |Clk3HZ |    41|
|3     |  nolabel_line39 |JK     |     3|
+------+-----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.406 ; gain = 356.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.406 ; gain = 410.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 52 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1117.141 ; gain = 735.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FDu/second1/DL/lab/rotatingLED1/rotatingLED1.runs/synth_1/rotatingLED1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rotatingLED1_top_utilization_synth.rpt -pb rotatingLED1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  3 19:39:55 2025...
