(DELAYFILE
    (SDFVERSION "2.1")
    (DESIGN "add__a_to_output")
    (VENDOR "verilog-to-routing")
    (PROGRAM "vpr")
    (VERSION "")
    (DIVIDER /)
    (TIMESCALE 1 ps)

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_out_output_0_0_to_out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (841.168:841.168:841.168) (841.168:841.168:841.168))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_lut_out_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (439.009:439.009:439.009) (439.009:439.009:439.009))
            )
        )
    )

    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$true)
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_out)
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (230.306:230.306:230.306) (230.306:230.306:230.306))
            )
        )
    )
    
)
