# UART Protocol Verification

## ğŸ§  Objective
Verified UART protocol functionality using SystemVerilog and UVM during undergraduate studies. Built basic test environments to check data transmission, framing, and error conditions.

## âš™ï¸ Tools Used
- SystemVerilog
- UVM

## âœ¨ Key Learnings
- Understanding serial communication protocols
- Basic UVM environment construction
- Strengthened my interest in pursuing hardware verification
