module register_block(input [31:0] write_data, input [4:0] read_reg1, read_reg2, write_reg, input regWrite, output [31:0] read_data1, read_data2);



endmodule
