/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 320 360 488 376)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "X1" (rect 5 0 16 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 320 376 488 392)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "X2" (rect 5 0 17 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 600 288 776 304)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Y" (rect 90 0 98 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 352 328 384 360)
	(text "GND" (rect 8 16 29 26)(font "Arial" (font_size 6)))
	(text "inst" (rect 3 21 20 33)(font "Arial" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(line (pt 16 8)(pt 16 0))
	)
	(drawing
		(line (pt 8 8)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 336 240 368 256)
	(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
	(text "inst1" (rect 3 5 25 22)(font "Intel Clear" )(invisible))
	(port
		(pt 16 16)
		(output)
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(line (pt 16 16)(pt 16 8))
	)
	(drawing
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 488 248 600 336)
	(text "MUX" (rect 42 0 73 16)(font "Arial" (font_size 10)))
	(text "inst2" (rect 3 77 25 94)(font "Intel Clear" ))
	(port
		(pt 0 48)
		(input)
		(text "data[WIDTH-1..0]" (rect 6 35 101 49)(font "Arial" (font_size 8)))
		(text "data[]" (rect 6 35 37 49)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 44 48)(line_width 3))
	)
	(port
		(pt 56 88)
		(input)
		(text "sel[WIDTHS-1..0]" (rect 59 73 154 87)(font "Arial" (font_size 8)))
		(text "sel[]" (rect 59 73 82 87)(font "Arial" (font_size 8)))
		(line (pt 56 88)(pt 56 72)(line_width 3))
	)
	(port
		(pt 112 48)
		(output)
		(text "result" (rect 74 33 105 47)(font "Arial" (font_size 8)))
		(text "result" (rect 74 33 105 47)(font "Arial" (font_size 8)))
		(line (pt 68 48)(pt 112 48))
	)
	(parameter
		"WIDTH"
		""
		"Width of I/O, any integer > 0"
		" 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" "13" "14" "15" "16" "20" "24" "28" "32" "40" "48" "56" "64" 
	)
	(parameter
		"WIDTHS"
		"CEIL(LOG2(WIDTH))"
		"Width of sel[] port, default is CEIL(LOG2(WIDTH))"
	)
	(drawing
		(line (pt 68 64)(pt 68 32))
		(line (pt 44 80)(pt 44 16))
		(line (pt 44 16)(pt 68 32))
		(line (pt 44 80)(pt 68 64))
	)
	(annotation_block (parameter)(rect 640 64 840 128))
)
(connector
	(pt 488 296)
	(pt 440 296)
	(bus)
)
(connector
	(text "data[3]" (rect 378 296 412 313)(font "Intel Clear" ))
	(pt 440 312)
	(pt 368 312)
)
(connector
	(text "sel[0]" (rect 498 352 525 369)(font "Intel Clear" ))
	(pt 488 368)
	(pt 544 368)
)
(connector
	(text "sel[1]" (rect 498 368 525 385)(font "Intel Clear" ))
	(pt 488 384)
	(pt 544 384)
)
(connector
	(pt 440 296)
	(pt 440 312)
	(bus)
)
(connector
	(pt 544 336)
	(pt 544 368)
	(bus)
)
(connector
	(pt 544 368)
	(pt 544 384)
	(bus)
)
(connector
	(text "data[1]" (rect 378 264 412 281)(font "Intel Clear" ))
	(pt 440 280)
	(pt 368 280)
)
(connector
	(pt 440 264)
	(pt 440 280)
	(bus)
)
(connector
	(pt 440 280)
	(pt 440 296)
	(bus)
)
(connector
	(pt 352 256)
	(pt 352 264)
)
(connector
	(text "data[0]" (rect 378 248 412 265)(font "Intel Clear" ))
	(pt 352 264)
	(pt 440 264)
)
(connector
	(pt 368 312)
	(pt 368 328)
)
(connector
	(text "data[2]" (rect 378 280 412 297)(font "Intel Clear" ))
	(pt 440 296)
	(pt 368 296)
)
(connector
	(pt 368 280)
	(pt 368 296)
)
(connector
	(pt 368 296)
	(pt 368 312)
)
(junction (pt 440 296))
(junction (pt 440 280))
(junction (pt 544 368))
(junction (pt 368 296))
(junction (pt 368 312))
