// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mm_mm,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=170,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5536,HLS_SYN_LUT=8808,HLS_VERSION=2022_2}" *)

module mm (
        ap_clk,
        ap_rst_n,
        m_axi_A_port_AWVALID,
        m_axi_A_port_AWREADY,
        m_axi_A_port_AWADDR,
        m_axi_A_port_AWID,
        m_axi_A_port_AWLEN,
        m_axi_A_port_AWSIZE,
        m_axi_A_port_AWBURST,
        m_axi_A_port_AWLOCK,
        m_axi_A_port_AWCACHE,
        m_axi_A_port_AWPROT,
        m_axi_A_port_AWQOS,
        m_axi_A_port_AWREGION,
        m_axi_A_port_AWUSER,
        m_axi_A_port_WVALID,
        m_axi_A_port_WREADY,
        m_axi_A_port_WDATA,
        m_axi_A_port_WSTRB,
        m_axi_A_port_WLAST,
        m_axi_A_port_WID,
        m_axi_A_port_WUSER,
        m_axi_A_port_ARVALID,
        m_axi_A_port_ARREADY,
        m_axi_A_port_ARADDR,
        m_axi_A_port_ARID,
        m_axi_A_port_ARLEN,
        m_axi_A_port_ARSIZE,
        m_axi_A_port_ARBURST,
        m_axi_A_port_ARLOCK,
        m_axi_A_port_ARCACHE,
        m_axi_A_port_ARPROT,
        m_axi_A_port_ARQOS,
        m_axi_A_port_ARREGION,
        m_axi_A_port_ARUSER,
        m_axi_A_port_RVALID,
        m_axi_A_port_RREADY,
        m_axi_A_port_RDATA,
        m_axi_A_port_RLAST,
        m_axi_A_port_RID,
        m_axi_A_port_RUSER,
        m_axi_A_port_RRESP,
        m_axi_A_port_BVALID,
        m_axi_A_port_BREADY,
        m_axi_A_port_BRESP,
        m_axi_A_port_BID,
        m_axi_A_port_BUSER,
        m_axi_B_port_AWVALID,
        m_axi_B_port_AWREADY,
        m_axi_B_port_AWADDR,
        m_axi_B_port_AWID,
        m_axi_B_port_AWLEN,
        m_axi_B_port_AWSIZE,
        m_axi_B_port_AWBURST,
        m_axi_B_port_AWLOCK,
        m_axi_B_port_AWCACHE,
        m_axi_B_port_AWPROT,
        m_axi_B_port_AWQOS,
        m_axi_B_port_AWREGION,
        m_axi_B_port_AWUSER,
        m_axi_B_port_WVALID,
        m_axi_B_port_WREADY,
        m_axi_B_port_WDATA,
        m_axi_B_port_WSTRB,
        m_axi_B_port_WLAST,
        m_axi_B_port_WID,
        m_axi_B_port_WUSER,
        m_axi_B_port_ARVALID,
        m_axi_B_port_ARREADY,
        m_axi_B_port_ARADDR,
        m_axi_B_port_ARID,
        m_axi_B_port_ARLEN,
        m_axi_B_port_ARSIZE,
        m_axi_B_port_ARBURST,
        m_axi_B_port_ARLOCK,
        m_axi_B_port_ARCACHE,
        m_axi_B_port_ARPROT,
        m_axi_B_port_ARQOS,
        m_axi_B_port_ARREGION,
        m_axi_B_port_ARUSER,
        m_axi_B_port_RVALID,
        m_axi_B_port_RREADY,
        m_axi_B_port_RDATA,
        m_axi_B_port_RLAST,
        m_axi_B_port_RID,
        m_axi_B_port_RUSER,
        m_axi_B_port_RRESP,
        m_axi_B_port_BVALID,
        m_axi_B_port_BREADY,
        m_axi_B_port_BRESP,
        m_axi_B_port_BID,
        m_axi_B_port_BUSER,
        m_axi_AB_port_AWVALID,
        m_axi_AB_port_AWREADY,
        m_axi_AB_port_AWADDR,
        m_axi_AB_port_AWID,
        m_axi_AB_port_AWLEN,
        m_axi_AB_port_AWSIZE,
        m_axi_AB_port_AWBURST,
        m_axi_AB_port_AWLOCK,
        m_axi_AB_port_AWCACHE,
        m_axi_AB_port_AWPROT,
        m_axi_AB_port_AWQOS,
        m_axi_AB_port_AWREGION,
        m_axi_AB_port_AWUSER,
        m_axi_AB_port_WVALID,
        m_axi_AB_port_WREADY,
        m_axi_AB_port_WDATA,
        m_axi_AB_port_WSTRB,
        m_axi_AB_port_WLAST,
        m_axi_AB_port_WID,
        m_axi_AB_port_WUSER,
        m_axi_AB_port_ARVALID,
        m_axi_AB_port_ARREADY,
        m_axi_AB_port_ARADDR,
        m_axi_AB_port_ARID,
        m_axi_AB_port_ARLEN,
        m_axi_AB_port_ARSIZE,
        m_axi_AB_port_ARBURST,
        m_axi_AB_port_ARLOCK,
        m_axi_AB_port_ARCACHE,
        m_axi_AB_port_ARPROT,
        m_axi_AB_port_ARQOS,
        m_axi_AB_port_ARREGION,
        m_axi_AB_port_ARUSER,
        m_axi_AB_port_RVALID,
        m_axi_AB_port_RREADY,
        m_axi_AB_port_RDATA,
        m_axi_AB_port_RLAST,
        m_axi_AB_port_RID,
        m_axi_AB_port_RUSER,
        m_axi_AB_port_RRESP,
        m_axi_AB_port_BVALID,
        m_axi_AB_port_BREADY,
        m_axi_AB_port_BRESP,
        m_axi_AB_port_BID,
        m_axi_AB_port_BUSER,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AB_PORT_ID_WIDTH = 1;
parameter    C_M_AXI_AB_PORT_ADDR_WIDTH = 64;
parameter    C_M_AXI_AB_PORT_DATA_WIDTH = 32;
parameter    C_M_AXI_AB_PORT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_AB_PORT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_AB_PORT_WUSER_WIDTH = 1;
parameter    C_M_AXI_AB_PORT_RUSER_WIDTH = 1;
parameter    C_M_AXI_AB_PORT_BUSER_WIDTH = 1;
parameter    C_M_AXI_AB_PORT_USER_VALUE = 0;
parameter    C_M_AXI_AB_PORT_PROT_VALUE = 0;
parameter    C_M_AXI_AB_PORT_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_A_PORT_ID_WIDTH = 1;
parameter    C_M_AXI_A_PORT_ADDR_WIDTH = 64;
parameter    C_M_AXI_A_PORT_DATA_WIDTH = 32;
parameter    C_M_AXI_A_PORT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_WUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_RUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_BUSER_WIDTH = 1;
parameter    C_M_AXI_A_PORT_USER_VALUE = 0;
parameter    C_M_AXI_A_PORT_PROT_VALUE = 0;
parameter    C_M_AXI_A_PORT_CACHE_VALUE = 3;
parameter    C_M_AXI_B_PORT_ID_WIDTH = 1;
parameter    C_M_AXI_B_PORT_ADDR_WIDTH = 64;
parameter    C_M_AXI_B_PORT_DATA_WIDTH = 32;
parameter    C_M_AXI_B_PORT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_WUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_RUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_BUSER_WIDTH = 1;
parameter    C_M_AXI_B_PORT_USER_VALUE = 0;
parameter    C_M_AXI_B_PORT_PROT_VALUE = 0;
parameter    C_M_AXI_B_PORT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_AB_PORT_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_A_PORT_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_B_PORT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_A_port_AWVALID;
input   m_axi_A_port_AWREADY;
output  [C_M_AXI_A_PORT_ADDR_WIDTH - 1:0] m_axi_A_port_AWADDR;
output  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_A_port_AWID;
output  [7:0] m_axi_A_port_AWLEN;
output  [2:0] m_axi_A_port_AWSIZE;
output  [1:0] m_axi_A_port_AWBURST;
output  [1:0] m_axi_A_port_AWLOCK;
output  [3:0] m_axi_A_port_AWCACHE;
output  [2:0] m_axi_A_port_AWPROT;
output  [3:0] m_axi_A_port_AWQOS;
output  [3:0] m_axi_A_port_AWREGION;
output  [C_M_AXI_A_PORT_AWUSER_WIDTH - 1:0] m_axi_A_port_AWUSER;
output   m_axi_A_port_WVALID;
input   m_axi_A_port_WREADY;
output  [C_M_AXI_A_PORT_DATA_WIDTH - 1:0] m_axi_A_port_WDATA;
output  [C_M_AXI_A_PORT_WSTRB_WIDTH - 1:0] m_axi_A_port_WSTRB;
output   m_axi_A_port_WLAST;
output  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_A_port_WID;
output  [C_M_AXI_A_PORT_WUSER_WIDTH - 1:0] m_axi_A_port_WUSER;
output   m_axi_A_port_ARVALID;
input   m_axi_A_port_ARREADY;
output  [C_M_AXI_A_PORT_ADDR_WIDTH - 1:0] m_axi_A_port_ARADDR;
output  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_A_port_ARID;
output  [7:0] m_axi_A_port_ARLEN;
output  [2:0] m_axi_A_port_ARSIZE;
output  [1:0] m_axi_A_port_ARBURST;
output  [1:0] m_axi_A_port_ARLOCK;
output  [3:0] m_axi_A_port_ARCACHE;
output  [2:0] m_axi_A_port_ARPROT;
output  [3:0] m_axi_A_port_ARQOS;
output  [3:0] m_axi_A_port_ARREGION;
output  [C_M_AXI_A_PORT_ARUSER_WIDTH - 1:0] m_axi_A_port_ARUSER;
input   m_axi_A_port_RVALID;
output   m_axi_A_port_RREADY;
input  [C_M_AXI_A_PORT_DATA_WIDTH - 1:0] m_axi_A_port_RDATA;
input   m_axi_A_port_RLAST;
input  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_A_port_RID;
input  [C_M_AXI_A_PORT_RUSER_WIDTH - 1:0] m_axi_A_port_RUSER;
input  [1:0] m_axi_A_port_RRESP;
input   m_axi_A_port_BVALID;
output   m_axi_A_port_BREADY;
input  [1:0] m_axi_A_port_BRESP;
input  [C_M_AXI_A_PORT_ID_WIDTH - 1:0] m_axi_A_port_BID;
input  [C_M_AXI_A_PORT_BUSER_WIDTH - 1:0] m_axi_A_port_BUSER;
output   m_axi_B_port_AWVALID;
input   m_axi_B_port_AWREADY;
output  [C_M_AXI_B_PORT_ADDR_WIDTH - 1:0] m_axi_B_port_AWADDR;
output  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_B_port_AWID;
output  [7:0] m_axi_B_port_AWLEN;
output  [2:0] m_axi_B_port_AWSIZE;
output  [1:0] m_axi_B_port_AWBURST;
output  [1:0] m_axi_B_port_AWLOCK;
output  [3:0] m_axi_B_port_AWCACHE;
output  [2:0] m_axi_B_port_AWPROT;
output  [3:0] m_axi_B_port_AWQOS;
output  [3:0] m_axi_B_port_AWREGION;
output  [C_M_AXI_B_PORT_AWUSER_WIDTH - 1:0] m_axi_B_port_AWUSER;
output   m_axi_B_port_WVALID;
input   m_axi_B_port_WREADY;
output  [C_M_AXI_B_PORT_DATA_WIDTH - 1:0] m_axi_B_port_WDATA;
output  [C_M_AXI_B_PORT_WSTRB_WIDTH - 1:0] m_axi_B_port_WSTRB;
output   m_axi_B_port_WLAST;
output  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_B_port_WID;
output  [C_M_AXI_B_PORT_WUSER_WIDTH - 1:0] m_axi_B_port_WUSER;
output   m_axi_B_port_ARVALID;
input   m_axi_B_port_ARREADY;
output  [C_M_AXI_B_PORT_ADDR_WIDTH - 1:0] m_axi_B_port_ARADDR;
output  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_B_port_ARID;
output  [7:0] m_axi_B_port_ARLEN;
output  [2:0] m_axi_B_port_ARSIZE;
output  [1:0] m_axi_B_port_ARBURST;
output  [1:0] m_axi_B_port_ARLOCK;
output  [3:0] m_axi_B_port_ARCACHE;
output  [2:0] m_axi_B_port_ARPROT;
output  [3:0] m_axi_B_port_ARQOS;
output  [3:0] m_axi_B_port_ARREGION;
output  [C_M_AXI_B_PORT_ARUSER_WIDTH - 1:0] m_axi_B_port_ARUSER;
input   m_axi_B_port_RVALID;
output   m_axi_B_port_RREADY;
input  [C_M_AXI_B_PORT_DATA_WIDTH - 1:0] m_axi_B_port_RDATA;
input   m_axi_B_port_RLAST;
input  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_B_port_RID;
input  [C_M_AXI_B_PORT_RUSER_WIDTH - 1:0] m_axi_B_port_RUSER;
input  [1:0] m_axi_B_port_RRESP;
input   m_axi_B_port_BVALID;
output   m_axi_B_port_BREADY;
input  [1:0] m_axi_B_port_BRESP;
input  [C_M_AXI_B_PORT_ID_WIDTH - 1:0] m_axi_B_port_BID;
input  [C_M_AXI_B_PORT_BUSER_WIDTH - 1:0] m_axi_B_port_BUSER;
output   m_axi_AB_port_AWVALID;
input   m_axi_AB_port_AWREADY;
output  [C_M_AXI_AB_PORT_ADDR_WIDTH - 1:0] m_axi_AB_port_AWADDR;
output  [C_M_AXI_AB_PORT_ID_WIDTH - 1:0] m_axi_AB_port_AWID;
output  [7:0] m_axi_AB_port_AWLEN;
output  [2:0] m_axi_AB_port_AWSIZE;
output  [1:0] m_axi_AB_port_AWBURST;
output  [1:0] m_axi_AB_port_AWLOCK;
output  [3:0] m_axi_AB_port_AWCACHE;
output  [2:0] m_axi_AB_port_AWPROT;
output  [3:0] m_axi_AB_port_AWQOS;
output  [3:0] m_axi_AB_port_AWREGION;
output  [C_M_AXI_AB_PORT_AWUSER_WIDTH - 1:0] m_axi_AB_port_AWUSER;
output   m_axi_AB_port_WVALID;
input   m_axi_AB_port_WREADY;
output  [C_M_AXI_AB_PORT_DATA_WIDTH - 1:0] m_axi_AB_port_WDATA;
output  [C_M_AXI_AB_PORT_WSTRB_WIDTH - 1:0] m_axi_AB_port_WSTRB;
output   m_axi_AB_port_WLAST;
output  [C_M_AXI_AB_PORT_ID_WIDTH - 1:0] m_axi_AB_port_WID;
output  [C_M_AXI_AB_PORT_WUSER_WIDTH - 1:0] m_axi_AB_port_WUSER;
output   m_axi_AB_port_ARVALID;
input   m_axi_AB_port_ARREADY;
output  [C_M_AXI_AB_PORT_ADDR_WIDTH - 1:0] m_axi_AB_port_ARADDR;
output  [C_M_AXI_AB_PORT_ID_WIDTH - 1:0] m_axi_AB_port_ARID;
output  [7:0] m_axi_AB_port_ARLEN;
output  [2:0] m_axi_AB_port_ARSIZE;
output  [1:0] m_axi_AB_port_ARBURST;
output  [1:0] m_axi_AB_port_ARLOCK;
output  [3:0] m_axi_AB_port_ARCACHE;
output  [2:0] m_axi_AB_port_ARPROT;
output  [3:0] m_axi_AB_port_ARQOS;
output  [3:0] m_axi_AB_port_ARREGION;
output  [C_M_AXI_AB_PORT_ARUSER_WIDTH - 1:0] m_axi_AB_port_ARUSER;
input   m_axi_AB_port_RVALID;
output   m_axi_AB_port_RREADY;
input  [C_M_AXI_AB_PORT_DATA_WIDTH - 1:0] m_axi_AB_port_RDATA;
input   m_axi_AB_port_RLAST;
input  [C_M_AXI_AB_PORT_ID_WIDTH - 1:0] m_axi_AB_port_RID;
input  [C_M_AXI_AB_PORT_RUSER_WIDTH - 1:0] m_axi_AB_port_RUSER;
input  [1:0] m_axi_AB_port_RRESP;
input   m_axi_AB_port_BVALID;
output   m_axi_AB_port_BREADY;
input  [1:0] m_axi_AB_port_BRESP;
input  [C_M_AXI_AB_PORT_ID_WIDTH - 1:0] m_axi_AB_port_BID;
input  [C_M_AXI_AB_PORT_BUSER_WIDTH - 1:0] m_axi_AB_port_BUSER;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] A;
wire   [63:0] B;
wire   [63:0] AB;
reg    A_port_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    B_port_blk_n_AR;
reg    AB_port_blk_n_AW;
wire    ap_CS_fsm_state12;
reg    AB_port_blk_n_B;
wire    ap_CS_fsm_state19;
reg   [61:0] trunc_ln_reg_1323;
reg   [61:0] trunc_ln1_reg_1329;
reg   [61:0] trunc_ln2_reg_1335;
reg   [2:0] A_buff_address0;
reg    A_buff_ce0;
reg    A_buff_we0;
wire   [31:0] A_buff_q0;
reg   [2:0] A_buff_1_address0;
reg    A_buff_1_ce0;
reg    A_buff_1_we0;
wire   [31:0] A_buff_1_q0;
reg   [2:0] A_buff_2_address0;
reg    A_buff_2_ce0;
reg    A_buff_2_we0;
wire   [31:0] A_buff_2_q0;
reg   [2:0] A_buff_3_address0;
reg    A_buff_3_ce0;
reg    A_buff_3_we0;
wire   [31:0] A_buff_3_q0;
reg   [2:0] A_buff_4_address0;
reg    A_buff_4_ce0;
reg    A_buff_4_we0;
wire   [31:0] A_buff_4_q0;
reg   [2:0] A_buff_5_address0;
reg    A_buff_5_ce0;
reg    A_buff_5_we0;
wire   [31:0] A_buff_5_q0;
reg   [2:0] A_buff_6_address0;
reg    A_buff_6_ce0;
reg    A_buff_6_we0;
wire   [31:0] A_buff_6_q0;
reg   [2:0] A_buff_7_address0;
reg    A_buff_7_ce0;
reg    A_buff_7_we0;
wire   [31:0] A_buff_7_q0;
reg   [2:0] AB_buff_address0;
reg    AB_buff_ce0;
reg    AB_buff_we0;
wire   [31:0] AB_buff_q0;
reg   [2:0] AB_buff_1_address0;
reg    AB_buff_1_ce0;
reg    AB_buff_1_we0;
wire   [31:0] AB_buff_1_q0;
reg   [2:0] AB_buff_2_address0;
reg    AB_buff_2_ce0;
reg    AB_buff_2_we0;
wire   [31:0] AB_buff_2_q0;
reg   [2:0] AB_buff_3_address0;
reg    AB_buff_3_ce0;
reg    AB_buff_3_we0;
wire   [31:0] AB_buff_3_q0;
reg   [2:0] AB_buff_4_address0;
reg    AB_buff_4_ce0;
reg    AB_buff_4_we0;
wire   [31:0] AB_buff_4_q0;
reg   [2:0] AB_buff_5_address0;
reg    AB_buff_5_ce0;
reg    AB_buff_5_we0;
wire   [31:0] AB_buff_5_q0;
reg   [2:0] AB_buff_6_address0;
reg    AB_buff_6_ce0;
reg    AB_buff_6_we0;
wire   [31:0] AB_buff_6_q0;
reg   [2:0] AB_buff_7_address0;
reg    AB_buff_7_ce0;
reg    AB_buff_7_we0;
wire   [31:0] AB_buff_7_q0;
wire    grp_mm_Pipeline_1_fu_438_ap_start;
wire    grp_mm_Pipeline_1_fu_438_ap_done;
wire    grp_mm_Pipeline_1_fu_438_ap_idle;
wire    grp_mm_Pipeline_1_fu_438_ap_ready;
wire    grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWVALID;
wire   [63:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWADDR;
wire   [0:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWID;
wire   [31:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWLEN;
wire   [2:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWSIZE;
wire   [1:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWBURST;
wire   [1:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWLOCK;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWCACHE;
wire   [2:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWPROT;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWQOS;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWREGION;
wire   [0:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWUSER;
wire    grp_mm_Pipeline_1_fu_438_m_axi_A_port_WVALID;
wire   [31:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_WDATA;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_WSTRB;
wire    grp_mm_Pipeline_1_fu_438_m_axi_A_port_WLAST;
wire   [0:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_WID;
wire   [0:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_WUSER;
wire    grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARVALID;
wire   [63:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARADDR;
wire   [0:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARID;
wire   [31:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARLEN;
wire   [2:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARSIZE;
wire   [1:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARBURST;
wire   [1:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARLOCK;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARCACHE;
wire   [2:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARPROT;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARQOS;
wire   [3:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARREGION;
wire   [0:0] grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARUSER;
wire    grp_mm_Pipeline_1_fu_438_m_axi_A_port_RREADY;
wire    grp_mm_Pipeline_1_fu_438_m_axi_A_port_BREADY;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_1_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_1_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_1_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_1_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_2_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_2_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_2_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_2_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_3_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_3_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_3_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_3_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_4_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_4_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_4_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_4_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_5_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_5_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_5_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_5_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_6_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_6_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_6_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_6_d0;
wire   [2:0] grp_mm_Pipeline_1_fu_438_A_buff_7_address0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_7_ce0;
wire    grp_mm_Pipeline_1_fu_438_A_buff_7_we0;
wire   [31:0] grp_mm_Pipeline_1_fu_438_A_buff_7_d0;
wire    grp_mm_Pipeline_2_fu_453_ap_start;
wire    grp_mm_Pipeline_2_fu_453_ap_done;
wire    grp_mm_Pipeline_2_fu_453_ap_idle;
wire    grp_mm_Pipeline_2_fu_453_ap_ready;
wire    grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWVALID;
wire   [63:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWADDR;
wire   [0:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWID;
wire   [31:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWLEN;
wire   [2:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWSIZE;
wire   [1:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWBURST;
wire   [1:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWLOCK;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWCACHE;
wire   [2:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWPROT;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWQOS;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWREGION;
wire   [0:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWUSER;
wire    grp_mm_Pipeline_2_fu_453_m_axi_B_port_WVALID;
wire   [31:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_WDATA;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_WSTRB;
wire    grp_mm_Pipeline_2_fu_453_m_axi_B_port_WLAST;
wire   [0:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_WID;
wire   [0:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_WUSER;
wire    grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARVALID;
wire   [63:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARADDR;
wire   [0:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARID;
wire   [31:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARLEN;
wire   [2:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARSIZE;
wire   [1:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARBURST;
wire   [1:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARLOCK;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARCACHE;
wire   [2:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARPROT;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARQOS;
wire   [3:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARREGION;
wire   [0:0] grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARUSER;
wire    grp_mm_Pipeline_2_fu_453_m_axi_B_port_RREADY;
wire    grp_mm_Pipeline_2_fu_453_m_axi_B_port_BREADY;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_63_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_63_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_62_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_62_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_61_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_61_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_60_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_60_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_59_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_59_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_58_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_58_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_57_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_57_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_56_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_56_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_55_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_55_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_54_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_54_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_53_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_53_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_52_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_52_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_51_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_51_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_50_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_50_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_49_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_49_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_48_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_48_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_47_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_47_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_46_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_46_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_45_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_45_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_44_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_44_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_43_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_43_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_42_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_42_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_41_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_41_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_40_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_40_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_39_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_39_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_38_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_38_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_37_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_37_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_36_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_36_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_35_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_35_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_34_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_34_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_33_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_33_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_32_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_32_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_31_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_31_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_30_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_30_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_29_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_29_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_28_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_28_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_27_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_27_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_26_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_26_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_25_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_25_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_24_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_24_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_23_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_23_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_22_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_22_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_21_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_21_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_20_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_20_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_19_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_19_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_18_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_18_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_17_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_17_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_16_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_16_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_15_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_15_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_14_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_14_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_13_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_13_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_12_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_12_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_11_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_11_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_10_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_10_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_9_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_9_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_8_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_8_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_7_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_7_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_6_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_6_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_5_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_5_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_4_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_4_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_3_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_3_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_2_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_2_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_1_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_1_out_ap_vld;
wire   [31:0] grp_mm_Pipeline_2_fu_453_B_buff_out;
wire    grp_mm_Pipeline_2_fu_453_B_buff_out_ap_vld;
wire    grp_mm_Pipeline_row_fu_524_ap_start;
wire    grp_mm_Pipeline_row_fu_524_ap_done;
wire    grp_mm_Pipeline_row_fu_524_ap_idle;
wire    grp_mm_Pipeline_row_fu_524_ap_ready;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_7_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_7_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_7_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_7_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_6_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_6_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_6_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_6_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_5_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_5_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_5_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_5_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_4_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_4_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_4_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_4_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_3_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_3_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_3_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_3_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_2_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_2_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_2_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_2_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_1_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_1_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_1_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_1_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_AB_buff_address0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_ce0;
wire    grp_mm_Pipeline_row_fu_524_AB_buff_we0;
wire   [31:0] grp_mm_Pipeline_row_fu_524_AB_buff_d0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_1_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_1_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_2_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_2_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_3_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_3_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_4_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_4_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_5_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_5_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_6_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_6_ce0;
wire   [2:0] grp_mm_Pipeline_row_fu_524_A_buff_7_address0;
wire    grp_mm_Pipeline_row_fu_524_A_buff_7_ce0;
wire    grp_mm_Pipeline_4_fu_608_ap_start;
wire    grp_mm_Pipeline_4_fu_608_ap_done;
wire    grp_mm_Pipeline_4_fu_608_ap_idle;
wire    grp_mm_Pipeline_4_fu_608_ap_ready;
wire    grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWVALID;
wire   [63:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWADDR;
wire   [0:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWID;
wire   [31:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWLEN;
wire   [2:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWSIZE;
wire   [1:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWBURST;
wire   [1:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWLOCK;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWCACHE;
wire   [2:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWPROT;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWQOS;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWREGION;
wire   [0:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWUSER;
wire    grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WVALID;
wire   [31:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WDATA;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WSTRB;
wire    grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WLAST;
wire   [0:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WID;
wire   [0:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WUSER;
wire    grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARVALID;
wire   [63:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARADDR;
wire   [0:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARID;
wire   [31:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARLEN;
wire   [2:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARSIZE;
wire   [1:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARBURST;
wire   [1:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARLOCK;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARCACHE;
wire   [2:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARPROT;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARQOS;
wire   [3:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARREGION;
wire   [0:0] grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARUSER;
wire    grp_mm_Pipeline_4_fu_608_m_axi_AB_port_RREADY;
wire    grp_mm_Pipeline_4_fu_608_m_axi_AB_port_BREADY;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_1_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_1_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_2_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_2_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_3_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_3_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_4_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_4_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_5_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_5_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_6_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_6_ce0;
wire   [2:0] grp_mm_Pipeline_4_fu_608_AB_buff_7_address0;
wire    grp_mm_Pipeline_4_fu_608_AB_buff_7_ce0;
reg    AB_port_AWVALID;
wire    AB_port_AWREADY;
reg   [63:0] AB_port_AWADDR;
reg   [31:0] AB_port_AWLEN;
reg    AB_port_WVALID;
wire    AB_port_WREADY;
wire    AB_port_ARREADY;
wire    AB_port_RVALID;
wire   [31:0] AB_port_RDATA;
wire   [8:0] AB_port_RFIFONUM;
wire    AB_port_BVALID;
reg    AB_port_BREADY;
wire    A_port_AWREADY;
wire    A_port_WREADY;
reg    A_port_ARVALID;
wire    A_port_ARREADY;
reg   [63:0] A_port_ARADDR;
reg   [31:0] A_port_ARLEN;
wire    A_port_RVALID;
reg    A_port_RREADY;
wire   [31:0] A_port_RDATA;
wire   [8:0] A_port_RFIFONUM;
wire    A_port_BVALID;
wire    B_port_AWREADY;
wire    B_port_WREADY;
reg    B_port_ARVALID;
wire    B_port_ARREADY;
reg   [63:0] B_port_ARADDR;
reg   [31:0] B_port_ARLEN;
wire    B_port_RVALID;
reg    B_port_RREADY;
wire   [31:0] B_port_RDATA;
wire   [8:0] B_port_RFIFONUM;
wire    B_port_BVALID;
reg    grp_mm_Pipeline_1_fu_438_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_mm_Pipeline_2_fu_453_ap_start_reg;
reg    grp_mm_Pipeline_row_fu_524_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_mm_Pipeline_4_fu_608_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire  signed [63:0] sext_ln34_fu_653_p1;
wire  signed [63:0] sext_ln35_fu_663_p1;
wire  signed [63:0] sext_ln53_fu_929_p1;
reg    ap_block_state2_io;
reg   [18:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 grp_mm_Pipeline_1_fu_438_ap_start_reg = 1'b0;
#0 grp_mm_Pipeline_2_fu_453_ap_start_reg = 1'b0;
#0 grp_mm_Pipeline_row_fu_524_ap_start_reg = 1'b0;
#0 grp_mm_Pipeline_4_fu_608_ap_start_reg = 1'b0;
end

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_address0),
    .ce0(A_buff_ce0),
    .we0(A_buff_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_d0),
    .q0(A_buff_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_1_address0),
    .ce0(A_buff_1_ce0),
    .we0(A_buff_1_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_1_d0),
    .q0(A_buff_1_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_2_address0),
    .ce0(A_buff_2_ce0),
    .we0(A_buff_2_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_2_d0),
    .q0(A_buff_2_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_3_address0),
    .ce0(A_buff_3_ce0),
    .we0(A_buff_3_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_3_d0),
    .q0(A_buff_3_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_4_address0),
    .ce0(A_buff_4_ce0),
    .we0(A_buff_4_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_4_d0),
    .q0(A_buff_4_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_5_address0),
    .ce0(A_buff_5_ce0),
    .we0(A_buff_5_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_5_d0),
    .q0(A_buff_5_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_6_address0),
    .ce0(A_buff_6_ce0),
    .we0(A_buff_6_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_6_d0),
    .q0(A_buff_6_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_buff_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_buff_7_address0),
    .ce0(A_buff_7_ce0),
    .we0(A_buff_7_we0),
    .d0(grp_mm_Pipeline_1_fu_438_A_buff_7_d0),
    .q0(A_buff_7_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_address0),
    .ce0(AB_buff_ce0),
    .we0(AB_buff_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_d0),
    .q0(AB_buff_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_1_address0),
    .ce0(AB_buff_1_ce0),
    .we0(AB_buff_1_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_1_d0),
    .q0(AB_buff_1_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_2_address0),
    .ce0(AB_buff_2_ce0),
    .we0(AB_buff_2_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_2_d0),
    .q0(AB_buff_2_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_3_address0),
    .ce0(AB_buff_3_ce0),
    .we0(AB_buff_3_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_3_d0),
    .q0(AB_buff_3_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_4_address0),
    .ce0(AB_buff_4_ce0),
    .we0(AB_buff_4_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_4_d0),
    .q0(AB_buff_4_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_5_address0),
    .ce0(AB_buff_5_ce0),
    .we0(AB_buff_5_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_5_d0),
    .q0(AB_buff_5_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_6_address0),
    .ce0(AB_buff_6_ce0),
    .we0(AB_buff_6_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_6_d0),
    .q0(AB_buff_6_q0)
);

mm_A_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
AB_buff_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AB_buff_7_address0),
    .ce0(AB_buff_7_ce0),
    .we0(AB_buff_7_we0),
    .d0(grp_mm_Pipeline_row_fu_524_AB_buff_7_d0),
    .q0(AB_buff_7_q0)
);

mm_mm_Pipeline_1 grp_mm_Pipeline_1_fu_438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mm_Pipeline_1_fu_438_ap_start),
    .ap_done(grp_mm_Pipeline_1_fu_438_ap_done),
    .ap_idle(grp_mm_Pipeline_1_fu_438_ap_idle),
    .ap_ready(grp_mm_Pipeline_1_fu_438_ap_ready),
    .m_axi_A_port_AWVALID(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWVALID),
    .m_axi_A_port_AWREADY(1'b0),
    .m_axi_A_port_AWADDR(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWADDR),
    .m_axi_A_port_AWID(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWID),
    .m_axi_A_port_AWLEN(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWLEN),
    .m_axi_A_port_AWSIZE(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWSIZE),
    .m_axi_A_port_AWBURST(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWBURST),
    .m_axi_A_port_AWLOCK(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWLOCK),
    .m_axi_A_port_AWCACHE(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWCACHE),
    .m_axi_A_port_AWPROT(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWPROT),
    .m_axi_A_port_AWQOS(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWQOS),
    .m_axi_A_port_AWREGION(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWREGION),
    .m_axi_A_port_AWUSER(grp_mm_Pipeline_1_fu_438_m_axi_A_port_AWUSER),
    .m_axi_A_port_WVALID(grp_mm_Pipeline_1_fu_438_m_axi_A_port_WVALID),
    .m_axi_A_port_WREADY(1'b0),
    .m_axi_A_port_WDATA(grp_mm_Pipeline_1_fu_438_m_axi_A_port_WDATA),
    .m_axi_A_port_WSTRB(grp_mm_Pipeline_1_fu_438_m_axi_A_port_WSTRB),
    .m_axi_A_port_WLAST(grp_mm_Pipeline_1_fu_438_m_axi_A_port_WLAST),
    .m_axi_A_port_WID(grp_mm_Pipeline_1_fu_438_m_axi_A_port_WID),
    .m_axi_A_port_WUSER(grp_mm_Pipeline_1_fu_438_m_axi_A_port_WUSER),
    .m_axi_A_port_ARVALID(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARVALID),
    .m_axi_A_port_ARREADY(A_port_ARREADY),
    .m_axi_A_port_ARADDR(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARADDR),
    .m_axi_A_port_ARID(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARID),
    .m_axi_A_port_ARLEN(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARLEN),
    .m_axi_A_port_ARSIZE(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARSIZE),
    .m_axi_A_port_ARBURST(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARBURST),
    .m_axi_A_port_ARLOCK(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARLOCK),
    .m_axi_A_port_ARCACHE(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARCACHE),
    .m_axi_A_port_ARPROT(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARPROT),
    .m_axi_A_port_ARQOS(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARQOS),
    .m_axi_A_port_ARREGION(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARREGION),
    .m_axi_A_port_ARUSER(grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARUSER),
    .m_axi_A_port_RVALID(A_port_RVALID),
    .m_axi_A_port_RREADY(grp_mm_Pipeline_1_fu_438_m_axi_A_port_RREADY),
    .m_axi_A_port_RDATA(A_port_RDATA),
    .m_axi_A_port_RLAST(1'b0),
    .m_axi_A_port_RID(1'd0),
    .m_axi_A_port_RFIFONUM(A_port_RFIFONUM),
    .m_axi_A_port_RUSER(1'd0),
    .m_axi_A_port_RRESP(2'd0),
    .m_axi_A_port_BVALID(1'b0),
    .m_axi_A_port_BREADY(grp_mm_Pipeline_1_fu_438_m_axi_A_port_BREADY),
    .m_axi_A_port_BRESP(2'd0),
    .m_axi_A_port_BID(1'd0),
    .m_axi_A_port_BUSER(1'd0),
    .sext_ln34(trunc_ln_reg_1323),
    .A_buff_address0(grp_mm_Pipeline_1_fu_438_A_buff_address0),
    .A_buff_ce0(grp_mm_Pipeline_1_fu_438_A_buff_ce0),
    .A_buff_we0(grp_mm_Pipeline_1_fu_438_A_buff_we0),
    .A_buff_d0(grp_mm_Pipeline_1_fu_438_A_buff_d0),
    .A_buff_1_address0(grp_mm_Pipeline_1_fu_438_A_buff_1_address0),
    .A_buff_1_ce0(grp_mm_Pipeline_1_fu_438_A_buff_1_ce0),
    .A_buff_1_we0(grp_mm_Pipeline_1_fu_438_A_buff_1_we0),
    .A_buff_1_d0(grp_mm_Pipeline_1_fu_438_A_buff_1_d0),
    .A_buff_2_address0(grp_mm_Pipeline_1_fu_438_A_buff_2_address0),
    .A_buff_2_ce0(grp_mm_Pipeline_1_fu_438_A_buff_2_ce0),
    .A_buff_2_we0(grp_mm_Pipeline_1_fu_438_A_buff_2_we0),
    .A_buff_2_d0(grp_mm_Pipeline_1_fu_438_A_buff_2_d0),
    .A_buff_3_address0(grp_mm_Pipeline_1_fu_438_A_buff_3_address0),
    .A_buff_3_ce0(grp_mm_Pipeline_1_fu_438_A_buff_3_ce0),
    .A_buff_3_we0(grp_mm_Pipeline_1_fu_438_A_buff_3_we0),
    .A_buff_3_d0(grp_mm_Pipeline_1_fu_438_A_buff_3_d0),
    .A_buff_4_address0(grp_mm_Pipeline_1_fu_438_A_buff_4_address0),
    .A_buff_4_ce0(grp_mm_Pipeline_1_fu_438_A_buff_4_ce0),
    .A_buff_4_we0(grp_mm_Pipeline_1_fu_438_A_buff_4_we0),
    .A_buff_4_d0(grp_mm_Pipeline_1_fu_438_A_buff_4_d0),
    .A_buff_5_address0(grp_mm_Pipeline_1_fu_438_A_buff_5_address0),
    .A_buff_5_ce0(grp_mm_Pipeline_1_fu_438_A_buff_5_ce0),
    .A_buff_5_we0(grp_mm_Pipeline_1_fu_438_A_buff_5_we0),
    .A_buff_5_d0(grp_mm_Pipeline_1_fu_438_A_buff_5_d0),
    .A_buff_6_address0(grp_mm_Pipeline_1_fu_438_A_buff_6_address0),
    .A_buff_6_ce0(grp_mm_Pipeline_1_fu_438_A_buff_6_ce0),
    .A_buff_6_we0(grp_mm_Pipeline_1_fu_438_A_buff_6_we0),
    .A_buff_6_d0(grp_mm_Pipeline_1_fu_438_A_buff_6_d0),
    .A_buff_7_address0(grp_mm_Pipeline_1_fu_438_A_buff_7_address0),
    .A_buff_7_ce0(grp_mm_Pipeline_1_fu_438_A_buff_7_ce0),
    .A_buff_7_we0(grp_mm_Pipeline_1_fu_438_A_buff_7_we0),
    .A_buff_7_d0(grp_mm_Pipeline_1_fu_438_A_buff_7_d0)
);

mm_mm_Pipeline_2 grp_mm_Pipeline_2_fu_453(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mm_Pipeline_2_fu_453_ap_start),
    .ap_done(grp_mm_Pipeline_2_fu_453_ap_done),
    .ap_idle(grp_mm_Pipeline_2_fu_453_ap_idle),
    .ap_ready(grp_mm_Pipeline_2_fu_453_ap_ready),
    .m_axi_B_port_AWVALID(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWVALID),
    .m_axi_B_port_AWREADY(1'b0),
    .m_axi_B_port_AWADDR(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWADDR),
    .m_axi_B_port_AWID(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWID),
    .m_axi_B_port_AWLEN(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWLEN),
    .m_axi_B_port_AWSIZE(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWSIZE),
    .m_axi_B_port_AWBURST(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWBURST),
    .m_axi_B_port_AWLOCK(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWLOCK),
    .m_axi_B_port_AWCACHE(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWCACHE),
    .m_axi_B_port_AWPROT(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWPROT),
    .m_axi_B_port_AWQOS(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWQOS),
    .m_axi_B_port_AWREGION(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWREGION),
    .m_axi_B_port_AWUSER(grp_mm_Pipeline_2_fu_453_m_axi_B_port_AWUSER),
    .m_axi_B_port_WVALID(grp_mm_Pipeline_2_fu_453_m_axi_B_port_WVALID),
    .m_axi_B_port_WREADY(1'b0),
    .m_axi_B_port_WDATA(grp_mm_Pipeline_2_fu_453_m_axi_B_port_WDATA),
    .m_axi_B_port_WSTRB(grp_mm_Pipeline_2_fu_453_m_axi_B_port_WSTRB),
    .m_axi_B_port_WLAST(grp_mm_Pipeline_2_fu_453_m_axi_B_port_WLAST),
    .m_axi_B_port_WID(grp_mm_Pipeline_2_fu_453_m_axi_B_port_WID),
    .m_axi_B_port_WUSER(grp_mm_Pipeline_2_fu_453_m_axi_B_port_WUSER),
    .m_axi_B_port_ARVALID(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARVALID),
    .m_axi_B_port_ARREADY(B_port_ARREADY),
    .m_axi_B_port_ARADDR(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARADDR),
    .m_axi_B_port_ARID(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARID),
    .m_axi_B_port_ARLEN(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARLEN),
    .m_axi_B_port_ARSIZE(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARSIZE),
    .m_axi_B_port_ARBURST(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARBURST),
    .m_axi_B_port_ARLOCK(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARLOCK),
    .m_axi_B_port_ARCACHE(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARCACHE),
    .m_axi_B_port_ARPROT(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARPROT),
    .m_axi_B_port_ARQOS(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARQOS),
    .m_axi_B_port_ARREGION(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARREGION),
    .m_axi_B_port_ARUSER(grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARUSER),
    .m_axi_B_port_RVALID(B_port_RVALID),
    .m_axi_B_port_RREADY(grp_mm_Pipeline_2_fu_453_m_axi_B_port_RREADY),
    .m_axi_B_port_RDATA(B_port_RDATA),
    .m_axi_B_port_RLAST(1'b0),
    .m_axi_B_port_RID(1'd0),
    .m_axi_B_port_RFIFONUM(B_port_RFIFONUM),
    .m_axi_B_port_RUSER(1'd0),
    .m_axi_B_port_RRESP(2'd0),
    .m_axi_B_port_BVALID(1'b0),
    .m_axi_B_port_BREADY(grp_mm_Pipeline_2_fu_453_m_axi_B_port_BREADY),
    .m_axi_B_port_BRESP(2'd0),
    .m_axi_B_port_BID(1'd0),
    .m_axi_B_port_BUSER(1'd0),
    .sext_ln35(trunc_ln1_reg_1329),
    .B_buff_63_out(grp_mm_Pipeline_2_fu_453_B_buff_63_out),
    .B_buff_63_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_63_out_ap_vld),
    .B_buff_62_out(grp_mm_Pipeline_2_fu_453_B_buff_62_out),
    .B_buff_62_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_62_out_ap_vld),
    .B_buff_61_out(grp_mm_Pipeline_2_fu_453_B_buff_61_out),
    .B_buff_61_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_61_out_ap_vld),
    .B_buff_60_out(grp_mm_Pipeline_2_fu_453_B_buff_60_out),
    .B_buff_60_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_60_out_ap_vld),
    .B_buff_59_out(grp_mm_Pipeline_2_fu_453_B_buff_59_out),
    .B_buff_59_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_59_out_ap_vld),
    .B_buff_58_out(grp_mm_Pipeline_2_fu_453_B_buff_58_out),
    .B_buff_58_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_58_out_ap_vld),
    .B_buff_57_out(grp_mm_Pipeline_2_fu_453_B_buff_57_out),
    .B_buff_57_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_57_out_ap_vld),
    .B_buff_56_out(grp_mm_Pipeline_2_fu_453_B_buff_56_out),
    .B_buff_56_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_56_out_ap_vld),
    .B_buff_55_out(grp_mm_Pipeline_2_fu_453_B_buff_55_out),
    .B_buff_55_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_55_out_ap_vld),
    .B_buff_54_out(grp_mm_Pipeline_2_fu_453_B_buff_54_out),
    .B_buff_54_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_54_out_ap_vld),
    .B_buff_53_out(grp_mm_Pipeline_2_fu_453_B_buff_53_out),
    .B_buff_53_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_53_out_ap_vld),
    .B_buff_52_out(grp_mm_Pipeline_2_fu_453_B_buff_52_out),
    .B_buff_52_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_52_out_ap_vld),
    .B_buff_51_out(grp_mm_Pipeline_2_fu_453_B_buff_51_out),
    .B_buff_51_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_51_out_ap_vld),
    .B_buff_50_out(grp_mm_Pipeline_2_fu_453_B_buff_50_out),
    .B_buff_50_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_50_out_ap_vld),
    .B_buff_49_out(grp_mm_Pipeline_2_fu_453_B_buff_49_out),
    .B_buff_49_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_49_out_ap_vld),
    .B_buff_48_out(grp_mm_Pipeline_2_fu_453_B_buff_48_out),
    .B_buff_48_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_48_out_ap_vld),
    .B_buff_47_out(grp_mm_Pipeline_2_fu_453_B_buff_47_out),
    .B_buff_47_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_47_out_ap_vld),
    .B_buff_46_out(grp_mm_Pipeline_2_fu_453_B_buff_46_out),
    .B_buff_46_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_46_out_ap_vld),
    .B_buff_45_out(grp_mm_Pipeline_2_fu_453_B_buff_45_out),
    .B_buff_45_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_45_out_ap_vld),
    .B_buff_44_out(grp_mm_Pipeline_2_fu_453_B_buff_44_out),
    .B_buff_44_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_44_out_ap_vld),
    .B_buff_43_out(grp_mm_Pipeline_2_fu_453_B_buff_43_out),
    .B_buff_43_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_43_out_ap_vld),
    .B_buff_42_out(grp_mm_Pipeline_2_fu_453_B_buff_42_out),
    .B_buff_42_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_42_out_ap_vld),
    .B_buff_41_out(grp_mm_Pipeline_2_fu_453_B_buff_41_out),
    .B_buff_41_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_41_out_ap_vld),
    .B_buff_40_out(grp_mm_Pipeline_2_fu_453_B_buff_40_out),
    .B_buff_40_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_40_out_ap_vld),
    .B_buff_39_out(grp_mm_Pipeline_2_fu_453_B_buff_39_out),
    .B_buff_39_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_39_out_ap_vld),
    .B_buff_38_out(grp_mm_Pipeline_2_fu_453_B_buff_38_out),
    .B_buff_38_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_38_out_ap_vld),
    .B_buff_37_out(grp_mm_Pipeline_2_fu_453_B_buff_37_out),
    .B_buff_37_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_37_out_ap_vld),
    .B_buff_36_out(grp_mm_Pipeline_2_fu_453_B_buff_36_out),
    .B_buff_36_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_36_out_ap_vld),
    .B_buff_35_out(grp_mm_Pipeline_2_fu_453_B_buff_35_out),
    .B_buff_35_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_35_out_ap_vld),
    .B_buff_34_out(grp_mm_Pipeline_2_fu_453_B_buff_34_out),
    .B_buff_34_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_34_out_ap_vld),
    .B_buff_33_out(grp_mm_Pipeline_2_fu_453_B_buff_33_out),
    .B_buff_33_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_33_out_ap_vld),
    .B_buff_32_out(grp_mm_Pipeline_2_fu_453_B_buff_32_out),
    .B_buff_32_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_32_out_ap_vld),
    .B_buff_31_out(grp_mm_Pipeline_2_fu_453_B_buff_31_out),
    .B_buff_31_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_31_out_ap_vld),
    .B_buff_30_out(grp_mm_Pipeline_2_fu_453_B_buff_30_out),
    .B_buff_30_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_30_out_ap_vld),
    .B_buff_29_out(grp_mm_Pipeline_2_fu_453_B_buff_29_out),
    .B_buff_29_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_29_out_ap_vld),
    .B_buff_28_out(grp_mm_Pipeline_2_fu_453_B_buff_28_out),
    .B_buff_28_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_28_out_ap_vld),
    .B_buff_27_out(grp_mm_Pipeline_2_fu_453_B_buff_27_out),
    .B_buff_27_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_27_out_ap_vld),
    .B_buff_26_out(grp_mm_Pipeline_2_fu_453_B_buff_26_out),
    .B_buff_26_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_26_out_ap_vld),
    .B_buff_25_out(grp_mm_Pipeline_2_fu_453_B_buff_25_out),
    .B_buff_25_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_25_out_ap_vld),
    .B_buff_24_out(grp_mm_Pipeline_2_fu_453_B_buff_24_out),
    .B_buff_24_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_24_out_ap_vld),
    .B_buff_23_out(grp_mm_Pipeline_2_fu_453_B_buff_23_out),
    .B_buff_23_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_23_out_ap_vld),
    .B_buff_22_out(grp_mm_Pipeline_2_fu_453_B_buff_22_out),
    .B_buff_22_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_22_out_ap_vld),
    .B_buff_21_out(grp_mm_Pipeline_2_fu_453_B_buff_21_out),
    .B_buff_21_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_21_out_ap_vld),
    .B_buff_20_out(grp_mm_Pipeline_2_fu_453_B_buff_20_out),
    .B_buff_20_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_20_out_ap_vld),
    .B_buff_19_out(grp_mm_Pipeline_2_fu_453_B_buff_19_out),
    .B_buff_19_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_19_out_ap_vld),
    .B_buff_18_out(grp_mm_Pipeline_2_fu_453_B_buff_18_out),
    .B_buff_18_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_18_out_ap_vld),
    .B_buff_17_out(grp_mm_Pipeline_2_fu_453_B_buff_17_out),
    .B_buff_17_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_17_out_ap_vld),
    .B_buff_16_out(grp_mm_Pipeline_2_fu_453_B_buff_16_out),
    .B_buff_16_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_16_out_ap_vld),
    .B_buff_15_out(grp_mm_Pipeline_2_fu_453_B_buff_15_out),
    .B_buff_15_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_15_out_ap_vld),
    .B_buff_14_out(grp_mm_Pipeline_2_fu_453_B_buff_14_out),
    .B_buff_14_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_14_out_ap_vld),
    .B_buff_13_out(grp_mm_Pipeline_2_fu_453_B_buff_13_out),
    .B_buff_13_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_13_out_ap_vld),
    .B_buff_12_out(grp_mm_Pipeline_2_fu_453_B_buff_12_out),
    .B_buff_12_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_12_out_ap_vld),
    .B_buff_11_out(grp_mm_Pipeline_2_fu_453_B_buff_11_out),
    .B_buff_11_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_11_out_ap_vld),
    .B_buff_10_out(grp_mm_Pipeline_2_fu_453_B_buff_10_out),
    .B_buff_10_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_10_out_ap_vld),
    .B_buff_9_out(grp_mm_Pipeline_2_fu_453_B_buff_9_out),
    .B_buff_9_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_9_out_ap_vld),
    .B_buff_8_out(grp_mm_Pipeline_2_fu_453_B_buff_8_out),
    .B_buff_8_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_8_out_ap_vld),
    .B_buff_7_out(grp_mm_Pipeline_2_fu_453_B_buff_7_out),
    .B_buff_7_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_7_out_ap_vld),
    .B_buff_6_out(grp_mm_Pipeline_2_fu_453_B_buff_6_out),
    .B_buff_6_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_6_out_ap_vld),
    .B_buff_5_out(grp_mm_Pipeline_2_fu_453_B_buff_5_out),
    .B_buff_5_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_5_out_ap_vld),
    .B_buff_4_out(grp_mm_Pipeline_2_fu_453_B_buff_4_out),
    .B_buff_4_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_4_out_ap_vld),
    .B_buff_3_out(grp_mm_Pipeline_2_fu_453_B_buff_3_out),
    .B_buff_3_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_3_out_ap_vld),
    .B_buff_2_out(grp_mm_Pipeline_2_fu_453_B_buff_2_out),
    .B_buff_2_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_2_out_ap_vld),
    .B_buff_1_out(grp_mm_Pipeline_2_fu_453_B_buff_1_out),
    .B_buff_1_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_1_out_ap_vld),
    .B_buff_out(grp_mm_Pipeline_2_fu_453_B_buff_out),
    .B_buff_out_ap_vld(grp_mm_Pipeline_2_fu_453_B_buff_out_ap_vld)
);

mm_mm_Pipeline_row grp_mm_Pipeline_row_fu_524(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mm_Pipeline_row_fu_524_ap_start),
    .ap_done(grp_mm_Pipeline_row_fu_524_ap_done),
    .ap_idle(grp_mm_Pipeline_row_fu_524_ap_idle),
    .ap_ready(grp_mm_Pipeline_row_fu_524_ap_ready),
    .AB_buff_7_address0(grp_mm_Pipeline_row_fu_524_AB_buff_7_address0),
    .AB_buff_7_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_7_ce0),
    .AB_buff_7_we0(grp_mm_Pipeline_row_fu_524_AB_buff_7_we0),
    .AB_buff_7_d0(grp_mm_Pipeline_row_fu_524_AB_buff_7_d0),
    .AB_buff_6_address0(grp_mm_Pipeline_row_fu_524_AB_buff_6_address0),
    .AB_buff_6_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_6_ce0),
    .AB_buff_6_we0(grp_mm_Pipeline_row_fu_524_AB_buff_6_we0),
    .AB_buff_6_d0(grp_mm_Pipeline_row_fu_524_AB_buff_6_d0),
    .AB_buff_5_address0(grp_mm_Pipeline_row_fu_524_AB_buff_5_address0),
    .AB_buff_5_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_5_ce0),
    .AB_buff_5_we0(grp_mm_Pipeline_row_fu_524_AB_buff_5_we0),
    .AB_buff_5_d0(grp_mm_Pipeline_row_fu_524_AB_buff_5_d0),
    .AB_buff_4_address0(grp_mm_Pipeline_row_fu_524_AB_buff_4_address0),
    .AB_buff_4_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_4_ce0),
    .AB_buff_4_we0(grp_mm_Pipeline_row_fu_524_AB_buff_4_we0),
    .AB_buff_4_d0(grp_mm_Pipeline_row_fu_524_AB_buff_4_d0),
    .AB_buff_3_address0(grp_mm_Pipeline_row_fu_524_AB_buff_3_address0),
    .AB_buff_3_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_3_ce0),
    .AB_buff_3_we0(grp_mm_Pipeline_row_fu_524_AB_buff_3_we0),
    .AB_buff_3_d0(grp_mm_Pipeline_row_fu_524_AB_buff_3_d0),
    .AB_buff_2_address0(grp_mm_Pipeline_row_fu_524_AB_buff_2_address0),
    .AB_buff_2_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_2_ce0),
    .AB_buff_2_we0(grp_mm_Pipeline_row_fu_524_AB_buff_2_we0),
    .AB_buff_2_d0(grp_mm_Pipeline_row_fu_524_AB_buff_2_d0),
    .AB_buff_1_address0(grp_mm_Pipeline_row_fu_524_AB_buff_1_address0),
    .AB_buff_1_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_1_ce0),
    .AB_buff_1_we0(grp_mm_Pipeline_row_fu_524_AB_buff_1_we0),
    .AB_buff_1_d0(grp_mm_Pipeline_row_fu_524_AB_buff_1_d0),
    .AB_buff_address0(grp_mm_Pipeline_row_fu_524_AB_buff_address0),
    .AB_buff_ce0(grp_mm_Pipeline_row_fu_524_AB_buff_ce0),
    .AB_buff_we0(grp_mm_Pipeline_row_fu_524_AB_buff_we0),
    .AB_buff_d0(grp_mm_Pipeline_row_fu_524_AB_buff_d0),
    .A_buff_address0(grp_mm_Pipeline_row_fu_524_A_buff_address0),
    .A_buff_ce0(grp_mm_Pipeline_row_fu_524_A_buff_ce0),
    .A_buff_q0(A_buff_q0),
    .B_buff_reload(grp_mm_Pipeline_2_fu_453_B_buff_out),
    .A_buff_1_address0(grp_mm_Pipeline_row_fu_524_A_buff_1_address0),
    .A_buff_1_ce0(grp_mm_Pipeline_row_fu_524_A_buff_1_ce0),
    .A_buff_1_q0(A_buff_1_q0),
    .B_buff_8_reload(grp_mm_Pipeline_2_fu_453_B_buff_8_out),
    .A_buff_2_address0(grp_mm_Pipeline_row_fu_524_A_buff_2_address0),
    .A_buff_2_ce0(grp_mm_Pipeline_row_fu_524_A_buff_2_ce0),
    .A_buff_2_q0(A_buff_2_q0),
    .B_buff_16_reload(grp_mm_Pipeline_2_fu_453_B_buff_16_out),
    .A_buff_3_address0(grp_mm_Pipeline_row_fu_524_A_buff_3_address0),
    .A_buff_3_ce0(grp_mm_Pipeline_row_fu_524_A_buff_3_ce0),
    .A_buff_3_q0(A_buff_3_q0),
    .B_buff_24_reload(grp_mm_Pipeline_2_fu_453_B_buff_24_out),
    .A_buff_4_address0(grp_mm_Pipeline_row_fu_524_A_buff_4_address0),
    .A_buff_4_ce0(grp_mm_Pipeline_row_fu_524_A_buff_4_ce0),
    .A_buff_4_q0(A_buff_4_q0),
    .B_buff_32_reload(grp_mm_Pipeline_2_fu_453_B_buff_32_out),
    .A_buff_5_address0(grp_mm_Pipeline_row_fu_524_A_buff_5_address0),
    .A_buff_5_ce0(grp_mm_Pipeline_row_fu_524_A_buff_5_ce0),
    .A_buff_5_q0(A_buff_5_q0),
    .B_buff_40_reload(grp_mm_Pipeline_2_fu_453_B_buff_40_out),
    .A_buff_6_address0(grp_mm_Pipeline_row_fu_524_A_buff_6_address0),
    .A_buff_6_ce0(grp_mm_Pipeline_row_fu_524_A_buff_6_ce0),
    .A_buff_6_q0(A_buff_6_q0),
    .B_buff_48_reload(grp_mm_Pipeline_2_fu_453_B_buff_48_out),
    .A_buff_7_address0(grp_mm_Pipeline_row_fu_524_A_buff_7_address0),
    .A_buff_7_ce0(grp_mm_Pipeline_row_fu_524_A_buff_7_ce0),
    .A_buff_7_q0(A_buff_7_q0),
    .B_buff_56_reload(grp_mm_Pipeline_2_fu_453_B_buff_56_out),
    .B_buff_1_reload(grp_mm_Pipeline_2_fu_453_B_buff_1_out),
    .B_buff_9_reload(grp_mm_Pipeline_2_fu_453_B_buff_9_out),
    .B_buff_17_reload(grp_mm_Pipeline_2_fu_453_B_buff_17_out),
    .B_buff_25_reload(grp_mm_Pipeline_2_fu_453_B_buff_25_out),
    .B_buff_33_reload(grp_mm_Pipeline_2_fu_453_B_buff_33_out),
    .B_buff_41_reload(grp_mm_Pipeline_2_fu_453_B_buff_41_out),
    .B_buff_49_reload(grp_mm_Pipeline_2_fu_453_B_buff_49_out),
    .B_buff_57_reload(grp_mm_Pipeline_2_fu_453_B_buff_57_out),
    .B_buff_2_reload(grp_mm_Pipeline_2_fu_453_B_buff_2_out),
    .B_buff_10_reload(grp_mm_Pipeline_2_fu_453_B_buff_10_out),
    .B_buff_18_reload(grp_mm_Pipeline_2_fu_453_B_buff_18_out),
    .B_buff_26_reload(grp_mm_Pipeline_2_fu_453_B_buff_26_out),
    .B_buff_34_reload(grp_mm_Pipeline_2_fu_453_B_buff_34_out),
    .B_buff_42_reload(grp_mm_Pipeline_2_fu_453_B_buff_42_out),
    .B_buff_50_reload(grp_mm_Pipeline_2_fu_453_B_buff_50_out),
    .B_buff_58_reload(grp_mm_Pipeline_2_fu_453_B_buff_58_out),
    .B_buff_3_reload(grp_mm_Pipeline_2_fu_453_B_buff_3_out),
    .B_buff_11_reload(grp_mm_Pipeline_2_fu_453_B_buff_11_out),
    .B_buff_19_reload(grp_mm_Pipeline_2_fu_453_B_buff_19_out),
    .B_buff_27_reload(grp_mm_Pipeline_2_fu_453_B_buff_27_out),
    .B_buff_35_reload(grp_mm_Pipeline_2_fu_453_B_buff_35_out),
    .B_buff_43_reload(grp_mm_Pipeline_2_fu_453_B_buff_43_out),
    .B_buff_51_reload(grp_mm_Pipeline_2_fu_453_B_buff_51_out),
    .B_buff_59_reload(grp_mm_Pipeline_2_fu_453_B_buff_59_out),
    .B_buff_4_reload(grp_mm_Pipeline_2_fu_453_B_buff_4_out),
    .B_buff_12_reload(grp_mm_Pipeline_2_fu_453_B_buff_12_out),
    .B_buff_20_reload(grp_mm_Pipeline_2_fu_453_B_buff_20_out),
    .B_buff_28_reload(grp_mm_Pipeline_2_fu_453_B_buff_28_out),
    .B_buff_36_reload(grp_mm_Pipeline_2_fu_453_B_buff_36_out),
    .B_buff_44_reload(grp_mm_Pipeline_2_fu_453_B_buff_44_out),
    .B_buff_52_reload(grp_mm_Pipeline_2_fu_453_B_buff_52_out),
    .B_buff_60_reload(grp_mm_Pipeline_2_fu_453_B_buff_60_out),
    .B_buff_5_reload(grp_mm_Pipeline_2_fu_453_B_buff_5_out),
    .B_buff_13_reload(grp_mm_Pipeline_2_fu_453_B_buff_13_out),
    .B_buff_21_reload(grp_mm_Pipeline_2_fu_453_B_buff_21_out),
    .B_buff_29_reload(grp_mm_Pipeline_2_fu_453_B_buff_29_out),
    .B_buff_37_reload(grp_mm_Pipeline_2_fu_453_B_buff_37_out),
    .B_buff_45_reload(grp_mm_Pipeline_2_fu_453_B_buff_45_out),
    .B_buff_53_reload(grp_mm_Pipeline_2_fu_453_B_buff_53_out),
    .B_buff_61_reload(grp_mm_Pipeline_2_fu_453_B_buff_61_out),
    .B_buff_6_reload(grp_mm_Pipeline_2_fu_453_B_buff_6_out),
    .B_buff_14_reload(grp_mm_Pipeline_2_fu_453_B_buff_14_out),
    .B_buff_22_reload(grp_mm_Pipeline_2_fu_453_B_buff_22_out),
    .B_buff_30_reload(grp_mm_Pipeline_2_fu_453_B_buff_30_out),
    .B_buff_38_reload(grp_mm_Pipeline_2_fu_453_B_buff_38_out),
    .B_buff_46_reload(grp_mm_Pipeline_2_fu_453_B_buff_46_out),
    .B_buff_54_reload(grp_mm_Pipeline_2_fu_453_B_buff_54_out),
    .B_buff_62_reload(grp_mm_Pipeline_2_fu_453_B_buff_62_out),
    .B_buff_7_reload(grp_mm_Pipeline_2_fu_453_B_buff_7_out),
    .B_buff_15_reload(grp_mm_Pipeline_2_fu_453_B_buff_15_out),
    .B_buff_23_reload(grp_mm_Pipeline_2_fu_453_B_buff_23_out),
    .B_buff_31_reload(grp_mm_Pipeline_2_fu_453_B_buff_31_out),
    .B_buff_39_reload(grp_mm_Pipeline_2_fu_453_B_buff_39_out),
    .B_buff_47_reload(grp_mm_Pipeline_2_fu_453_B_buff_47_out),
    .B_buff_55_reload(grp_mm_Pipeline_2_fu_453_B_buff_55_out),
    .B_buff_63_reload(grp_mm_Pipeline_2_fu_453_B_buff_63_out)
);

mm_mm_Pipeline_4 grp_mm_Pipeline_4_fu_608(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mm_Pipeline_4_fu_608_ap_start),
    .ap_done(grp_mm_Pipeline_4_fu_608_ap_done),
    .ap_idle(grp_mm_Pipeline_4_fu_608_ap_idle),
    .ap_ready(grp_mm_Pipeline_4_fu_608_ap_ready),
    .m_axi_AB_port_AWVALID(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWVALID),
    .m_axi_AB_port_AWREADY(AB_port_AWREADY),
    .m_axi_AB_port_AWADDR(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWADDR),
    .m_axi_AB_port_AWID(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWID),
    .m_axi_AB_port_AWLEN(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWLEN),
    .m_axi_AB_port_AWSIZE(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWSIZE),
    .m_axi_AB_port_AWBURST(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWBURST),
    .m_axi_AB_port_AWLOCK(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWLOCK),
    .m_axi_AB_port_AWCACHE(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWCACHE),
    .m_axi_AB_port_AWPROT(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWPROT),
    .m_axi_AB_port_AWQOS(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWQOS),
    .m_axi_AB_port_AWREGION(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWREGION),
    .m_axi_AB_port_AWUSER(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWUSER),
    .m_axi_AB_port_WVALID(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WVALID),
    .m_axi_AB_port_WREADY(AB_port_WREADY),
    .m_axi_AB_port_WDATA(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WDATA),
    .m_axi_AB_port_WSTRB(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WSTRB),
    .m_axi_AB_port_WLAST(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WLAST),
    .m_axi_AB_port_WID(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WID),
    .m_axi_AB_port_WUSER(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WUSER),
    .m_axi_AB_port_ARVALID(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARVALID),
    .m_axi_AB_port_ARREADY(1'b0),
    .m_axi_AB_port_ARADDR(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARADDR),
    .m_axi_AB_port_ARID(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARID),
    .m_axi_AB_port_ARLEN(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARLEN),
    .m_axi_AB_port_ARSIZE(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARSIZE),
    .m_axi_AB_port_ARBURST(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARBURST),
    .m_axi_AB_port_ARLOCK(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARLOCK),
    .m_axi_AB_port_ARCACHE(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARCACHE),
    .m_axi_AB_port_ARPROT(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARPROT),
    .m_axi_AB_port_ARQOS(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARQOS),
    .m_axi_AB_port_ARREGION(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARREGION),
    .m_axi_AB_port_ARUSER(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_ARUSER),
    .m_axi_AB_port_RVALID(1'b0),
    .m_axi_AB_port_RREADY(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_RREADY),
    .m_axi_AB_port_RDATA(32'd0),
    .m_axi_AB_port_RLAST(1'b0),
    .m_axi_AB_port_RID(1'd0),
    .m_axi_AB_port_RFIFONUM(9'd0),
    .m_axi_AB_port_RUSER(1'd0),
    .m_axi_AB_port_RRESP(2'd0),
    .m_axi_AB_port_BVALID(AB_port_BVALID),
    .m_axi_AB_port_BREADY(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_BREADY),
    .m_axi_AB_port_BRESP(2'd0),
    .m_axi_AB_port_BID(1'd0),
    .m_axi_AB_port_BUSER(1'd0),
    .sext_ln53(trunc_ln2_reg_1335),
    .AB_buff_address0(grp_mm_Pipeline_4_fu_608_AB_buff_address0),
    .AB_buff_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_ce0),
    .AB_buff_q0(AB_buff_q0),
    .AB_buff_1_address0(grp_mm_Pipeline_4_fu_608_AB_buff_1_address0),
    .AB_buff_1_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_1_ce0),
    .AB_buff_1_q0(AB_buff_1_q0),
    .AB_buff_2_address0(grp_mm_Pipeline_4_fu_608_AB_buff_2_address0),
    .AB_buff_2_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_2_ce0),
    .AB_buff_2_q0(AB_buff_2_q0),
    .AB_buff_3_address0(grp_mm_Pipeline_4_fu_608_AB_buff_3_address0),
    .AB_buff_3_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_3_ce0),
    .AB_buff_3_q0(AB_buff_3_q0),
    .AB_buff_4_address0(grp_mm_Pipeline_4_fu_608_AB_buff_4_address0),
    .AB_buff_4_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_4_ce0),
    .AB_buff_4_q0(AB_buff_4_q0),
    .AB_buff_5_address0(grp_mm_Pipeline_4_fu_608_AB_buff_5_address0),
    .AB_buff_5_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_5_ce0),
    .AB_buff_5_q0(AB_buff_5_q0),
    .AB_buff_6_address0(grp_mm_Pipeline_4_fu_608_AB_buff_6_address0),
    .AB_buff_6_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_6_ce0),
    .AB_buff_6_q0(AB_buff_6_q0),
    .AB_buff_7_address0(grp_mm_Pipeline_4_fu_608_AB_buff_7_address0),
    .AB_buff_7_ce0(grp_mm_Pipeline_4_fu_608_AB_buff_7_ce0),
    .AB_buff_7_q0(AB_buff_7_q0)
);

mm_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A(A),
    .B(B),
    .AB(AB),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

mm_AB_port_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_AB_PORT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_AB_PORT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_AB_PORT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_AB_PORT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_AB_PORT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_AB_PORT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_AB_PORT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_AB_PORT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_AB_PORT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_AB_PORT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_AB_PORT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
AB_port_m_axi_U(
    .AWVALID(m_axi_AB_port_AWVALID),
    .AWREADY(m_axi_AB_port_AWREADY),
    .AWADDR(m_axi_AB_port_AWADDR),
    .AWID(m_axi_AB_port_AWID),
    .AWLEN(m_axi_AB_port_AWLEN),
    .AWSIZE(m_axi_AB_port_AWSIZE),
    .AWBURST(m_axi_AB_port_AWBURST),
    .AWLOCK(m_axi_AB_port_AWLOCK),
    .AWCACHE(m_axi_AB_port_AWCACHE),
    .AWPROT(m_axi_AB_port_AWPROT),
    .AWQOS(m_axi_AB_port_AWQOS),
    .AWREGION(m_axi_AB_port_AWREGION),
    .AWUSER(m_axi_AB_port_AWUSER),
    .WVALID(m_axi_AB_port_WVALID),
    .WREADY(m_axi_AB_port_WREADY),
    .WDATA(m_axi_AB_port_WDATA),
    .WSTRB(m_axi_AB_port_WSTRB),
    .WLAST(m_axi_AB_port_WLAST),
    .WID(m_axi_AB_port_WID),
    .WUSER(m_axi_AB_port_WUSER),
    .ARVALID(m_axi_AB_port_ARVALID),
    .ARREADY(m_axi_AB_port_ARREADY),
    .ARADDR(m_axi_AB_port_ARADDR),
    .ARID(m_axi_AB_port_ARID),
    .ARLEN(m_axi_AB_port_ARLEN),
    .ARSIZE(m_axi_AB_port_ARSIZE),
    .ARBURST(m_axi_AB_port_ARBURST),
    .ARLOCK(m_axi_AB_port_ARLOCK),
    .ARCACHE(m_axi_AB_port_ARCACHE),
    .ARPROT(m_axi_AB_port_ARPROT),
    .ARQOS(m_axi_AB_port_ARQOS),
    .ARREGION(m_axi_AB_port_ARREGION),
    .ARUSER(m_axi_AB_port_ARUSER),
    .RVALID(m_axi_AB_port_RVALID),
    .RREADY(m_axi_AB_port_RREADY),
    .RDATA(m_axi_AB_port_RDATA),
    .RLAST(m_axi_AB_port_RLAST),
    .RID(m_axi_AB_port_RID),
    .RUSER(m_axi_AB_port_RUSER),
    .RRESP(m_axi_AB_port_RRESP),
    .BVALID(m_axi_AB_port_BVALID),
    .BREADY(m_axi_AB_port_BREADY),
    .BRESP(m_axi_AB_port_BRESP),
    .BID(m_axi_AB_port_BID),
    .BUSER(m_axi_AB_port_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(AB_port_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(AB_port_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(AB_port_RDATA),
    .I_RFIFONUM(AB_port_RFIFONUM),
    .I_AWVALID(AB_port_AWVALID),
    .I_AWREADY(AB_port_AWREADY),
    .I_AWADDR(AB_port_AWADDR),
    .I_AWLEN(AB_port_AWLEN),
    .I_WVALID(AB_port_WVALID),
    .I_WREADY(AB_port_WREADY),
    .I_WDATA(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WDATA),
    .I_WSTRB(grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WSTRB),
    .I_BVALID(AB_port_BVALID),
    .I_BREADY(AB_port_BREADY)
);

mm_A_port_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_A_PORT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_A_PORT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_A_PORT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_A_PORT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_A_PORT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_A_PORT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_A_PORT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_A_PORT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_A_PORT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_A_PORT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_A_PORT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
A_port_m_axi_U(
    .AWVALID(m_axi_A_port_AWVALID),
    .AWREADY(m_axi_A_port_AWREADY),
    .AWADDR(m_axi_A_port_AWADDR),
    .AWID(m_axi_A_port_AWID),
    .AWLEN(m_axi_A_port_AWLEN),
    .AWSIZE(m_axi_A_port_AWSIZE),
    .AWBURST(m_axi_A_port_AWBURST),
    .AWLOCK(m_axi_A_port_AWLOCK),
    .AWCACHE(m_axi_A_port_AWCACHE),
    .AWPROT(m_axi_A_port_AWPROT),
    .AWQOS(m_axi_A_port_AWQOS),
    .AWREGION(m_axi_A_port_AWREGION),
    .AWUSER(m_axi_A_port_AWUSER),
    .WVALID(m_axi_A_port_WVALID),
    .WREADY(m_axi_A_port_WREADY),
    .WDATA(m_axi_A_port_WDATA),
    .WSTRB(m_axi_A_port_WSTRB),
    .WLAST(m_axi_A_port_WLAST),
    .WID(m_axi_A_port_WID),
    .WUSER(m_axi_A_port_WUSER),
    .ARVALID(m_axi_A_port_ARVALID),
    .ARREADY(m_axi_A_port_ARREADY),
    .ARADDR(m_axi_A_port_ARADDR),
    .ARID(m_axi_A_port_ARID),
    .ARLEN(m_axi_A_port_ARLEN),
    .ARSIZE(m_axi_A_port_ARSIZE),
    .ARBURST(m_axi_A_port_ARBURST),
    .ARLOCK(m_axi_A_port_ARLOCK),
    .ARCACHE(m_axi_A_port_ARCACHE),
    .ARPROT(m_axi_A_port_ARPROT),
    .ARQOS(m_axi_A_port_ARQOS),
    .ARREGION(m_axi_A_port_ARREGION),
    .ARUSER(m_axi_A_port_ARUSER),
    .RVALID(m_axi_A_port_RVALID),
    .RREADY(m_axi_A_port_RREADY),
    .RDATA(m_axi_A_port_RDATA),
    .RLAST(m_axi_A_port_RLAST),
    .RID(m_axi_A_port_RID),
    .RUSER(m_axi_A_port_RUSER),
    .RRESP(m_axi_A_port_RRESP),
    .BVALID(m_axi_A_port_BVALID),
    .BREADY(m_axi_A_port_BREADY),
    .BRESP(m_axi_A_port_BRESP),
    .BID(m_axi_A_port_BID),
    .BUSER(m_axi_A_port_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(A_port_ARVALID),
    .I_ARREADY(A_port_ARREADY),
    .I_ARADDR(A_port_ARADDR),
    .I_ARLEN(A_port_ARLEN),
    .I_RVALID(A_port_RVALID),
    .I_RREADY(A_port_RREADY),
    .I_RDATA(A_port_RDATA),
    .I_RFIFONUM(A_port_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(A_port_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(A_port_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(A_port_BVALID),
    .I_BREADY(1'b0)
);

mm_B_port_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_B_PORT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_B_PORT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_B_PORT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_B_PORT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_B_PORT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_B_PORT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_B_PORT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_B_PORT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_B_PORT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_B_PORT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_B_PORT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
B_port_m_axi_U(
    .AWVALID(m_axi_B_port_AWVALID),
    .AWREADY(m_axi_B_port_AWREADY),
    .AWADDR(m_axi_B_port_AWADDR),
    .AWID(m_axi_B_port_AWID),
    .AWLEN(m_axi_B_port_AWLEN),
    .AWSIZE(m_axi_B_port_AWSIZE),
    .AWBURST(m_axi_B_port_AWBURST),
    .AWLOCK(m_axi_B_port_AWLOCK),
    .AWCACHE(m_axi_B_port_AWCACHE),
    .AWPROT(m_axi_B_port_AWPROT),
    .AWQOS(m_axi_B_port_AWQOS),
    .AWREGION(m_axi_B_port_AWREGION),
    .AWUSER(m_axi_B_port_AWUSER),
    .WVALID(m_axi_B_port_WVALID),
    .WREADY(m_axi_B_port_WREADY),
    .WDATA(m_axi_B_port_WDATA),
    .WSTRB(m_axi_B_port_WSTRB),
    .WLAST(m_axi_B_port_WLAST),
    .WID(m_axi_B_port_WID),
    .WUSER(m_axi_B_port_WUSER),
    .ARVALID(m_axi_B_port_ARVALID),
    .ARREADY(m_axi_B_port_ARREADY),
    .ARADDR(m_axi_B_port_ARADDR),
    .ARID(m_axi_B_port_ARID),
    .ARLEN(m_axi_B_port_ARLEN),
    .ARSIZE(m_axi_B_port_ARSIZE),
    .ARBURST(m_axi_B_port_ARBURST),
    .ARLOCK(m_axi_B_port_ARLOCK),
    .ARCACHE(m_axi_B_port_ARCACHE),
    .ARPROT(m_axi_B_port_ARPROT),
    .ARQOS(m_axi_B_port_ARQOS),
    .ARREGION(m_axi_B_port_ARREGION),
    .ARUSER(m_axi_B_port_ARUSER),
    .RVALID(m_axi_B_port_RVALID),
    .RREADY(m_axi_B_port_RREADY),
    .RDATA(m_axi_B_port_RDATA),
    .RLAST(m_axi_B_port_RLAST),
    .RID(m_axi_B_port_RID),
    .RUSER(m_axi_B_port_RUSER),
    .RRESP(m_axi_B_port_RRESP),
    .BVALID(m_axi_B_port_BVALID),
    .BREADY(m_axi_B_port_BREADY),
    .BRESP(m_axi_B_port_BRESP),
    .BID(m_axi_B_port_BID),
    .BUSER(m_axi_B_port_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(B_port_ARVALID),
    .I_ARREADY(B_port_ARREADY),
    .I_ARADDR(B_port_ARADDR),
    .I_ARLEN(B_port_ARLEN),
    .I_RVALID(B_port_RVALID),
    .I_RREADY(B_port_RREADY),
    .I_RDATA(B_port_RDATA),
    .I_RFIFONUM(B_port_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(B_port_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(B_port_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(B_port_BVALID),
    .I_BREADY(1'b0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mm_Pipeline_1_fu_438_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_mm_Pipeline_1_fu_438_ap_start_reg <= 1'b1;
        end else if ((grp_mm_Pipeline_1_fu_438_ap_ready == 1'b1)) begin
            grp_mm_Pipeline_1_fu_438_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mm_Pipeline_2_fu_453_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_mm_Pipeline_2_fu_453_ap_start_reg <= 1'b1;
        end else if ((grp_mm_Pipeline_2_fu_453_ap_ready == 1'b1)) begin
            grp_mm_Pipeline_2_fu_453_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mm_Pipeline_4_fu_608_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_mm_Pipeline_4_fu_608_ap_start_reg <= 1'b1;
        end else if ((grp_mm_Pipeline_4_fu_608_ap_ready == 1'b1)) begin
            grp_mm_Pipeline_4_fu_608_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mm_Pipeline_row_fu_524_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_mm_Pipeline_row_fu_524_ap_start_reg <= 1'b1;
        end else if ((grp_mm_Pipeline_row_fu_524_ap_ready == 1'b1)) begin
            grp_mm_Pipeline_row_fu_524_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln1_reg_1329 <= {{B[63:2]}};
        trunc_ln2_reg_1335 <= {{AB[63:2]}};
        trunc_ln_reg_1323 <= {{A[63:2]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_1_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_1_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_1_address0;
    end else begin
        AB_buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_1_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_1_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_1_ce0;
    end else begin
        AB_buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_1_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_1_we0;
    end else begin
        AB_buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_2_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_2_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_2_address0;
    end else begin
        AB_buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_2_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_2_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_2_ce0;
    end else begin
        AB_buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_2_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_2_we0;
    end else begin
        AB_buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_3_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_3_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_3_address0;
    end else begin
        AB_buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_3_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_3_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_3_ce0;
    end else begin
        AB_buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_3_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_3_we0;
    end else begin
        AB_buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_4_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_4_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_4_address0;
    end else begin
        AB_buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_4_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_4_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_4_ce0;
    end else begin
        AB_buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_4_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_4_we0;
    end else begin
        AB_buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_5_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_5_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_5_address0;
    end else begin
        AB_buff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_5_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_5_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_5_ce0;
    end else begin
        AB_buff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_5_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_5_we0;
    end else begin
        AB_buff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_6_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_6_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_6_address0;
    end else begin
        AB_buff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_6_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_6_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_6_ce0;
    end else begin
        AB_buff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_6_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_6_we0;
    end else begin
        AB_buff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_7_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_7_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_7_address0;
    end else begin
        AB_buff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_7_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_7_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_7_ce0;
    end else begin
        AB_buff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_7_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_7_we0;
    end else begin
        AB_buff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_address0 = grp_mm_Pipeline_4_fu_608_AB_buff_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_address0 = grp_mm_Pipeline_row_fu_524_AB_buff_address0;
    end else begin
        AB_buff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        AB_buff_ce0 = grp_mm_Pipeline_4_fu_608_AB_buff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_ce0 = grp_mm_Pipeline_row_fu_524_AB_buff_ce0;
    end else begin
        AB_buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_buff_we0 = grp_mm_Pipeline_row_fu_524_AB_buff_we0;
    end else begin
        AB_buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_mm_Pipeline_row_fu_524_ap_done == 1'b0) | (1'b0 == AB_port_AWREADY)) & (1'b1 == ap_CS_fsm_state12))) begin
        AB_port_AWADDR = sext_ln53_fu_929_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        AB_port_AWADDR = grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWADDR;
    end else begin
        AB_port_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_mm_Pipeline_row_fu_524_ap_done == 1'b0) | (1'b0 == AB_port_AWREADY)) & (1'b1 == ap_CS_fsm_state12))) begin
        AB_port_AWLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        AB_port_AWLEN = grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWLEN;
    end else begin
        AB_port_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_mm_Pipeline_row_fu_524_ap_done == 1'b0) | (1'b0 == AB_port_AWREADY)) & (1'b1 == ap_CS_fsm_state12))) begin
        AB_port_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        AB_port_AWVALID = grp_mm_Pipeline_4_fu_608_m_axi_AB_port_AWVALID;
    end else begin
        AB_port_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == AB_port_BVALID) & (1'b1 == ap_CS_fsm_state19))) begin
        AB_port_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        AB_port_BREADY = grp_mm_Pipeline_4_fu_608_m_axi_AB_port_BREADY;
    end else begin
        AB_port_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        AB_port_WVALID = grp_mm_Pipeline_4_fu_608_m_axi_AB_port_WVALID;
    end else begin
        AB_port_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        AB_port_blk_n_AW = m_axi_AB_port_AWREADY;
    end else begin
        AB_port_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        AB_port_blk_n_B = m_axi_AB_port_BVALID;
    end else begin
        AB_port_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_1_address0 = grp_mm_Pipeline_row_fu_524_A_buff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_1_address0 = grp_mm_Pipeline_1_fu_438_A_buff_1_address0;
    end else begin
        A_buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_1_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_1_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_1_ce0;
    end else begin
        A_buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_1_we0 = grp_mm_Pipeline_1_fu_438_A_buff_1_we0;
    end else begin
        A_buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_2_address0 = grp_mm_Pipeline_row_fu_524_A_buff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_2_address0 = grp_mm_Pipeline_1_fu_438_A_buff_2_address0;
    end else begin
        A_buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_2_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_2_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_2_ce0;
    end else begin
        A_buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_2_we0 = grp_mm_Pipeline_1_fu_438_A_buff_2_we0;
    end else begin
        A_buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_3_address0 = grp_mm_Pipeline_row_fu_524_A_buff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_3_address0 = grp_mm_Pipeline_1_fu_438_A_buff_3_address0;
    end else begin
        A_buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_3_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_3_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_3_ce0;
    end else begin
        A_buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_3_we0 = grp_mm_Pipeline_1_fu_438_A_buff_3_we0;
    end else begin
        A_buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_4_address0 = grp_mm_Pipeline_row_fu_524_A_buff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_4_address0 = grp_mm_Pipeline_1_fu_438_A_buff_4_address0;
    end else begin
        A_buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_4_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_4_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_4_ce0;
    end else begin
        A_buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_4_we0 = grp_mm_Pipeline_1_fu_438_A_buff_4_we0;
    end else begin
        A_buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_5_address0 = grp_mm_Pipeline_row_fu_524_A_buff_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_5_address0 = grp_mm_Pipeline_1_fu_438_A_buff_5_address0;
    end else begin
        A_buff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_5_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_5_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_5_ce0;
    end else begin
        A_buff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_5_we0 = grp_mm_Pipeline_1_fu_438_A_buff_5_we0;
    end else begin
        A_buff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_6_address0 = grp_mm_Pipeline_row_fu_524_A_buff_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_6_address0 = grp_mm_Pipeline_1_fu_438_A_buff_6_address0;
    end else begin
        A_buff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_6_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_6_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_6_ce0;
    end else begin
        A_buff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_6_we0 = grp_mm_Pipeline_1_fu_438_A_buff_6_we0;
    end else begin
        A_buff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_7_address0 = grp_mm_Pipeline_row_fu_524_A_buff_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_7_address0 = grp_mm_Pipeline_1_fu_438_A_buff_7_address0;
    end else begin
        A_buff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_7_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_7_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_7_ce0;
    end else begin
        A_buff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_7_we0 = grp_mm_Pipeline_1_fu_438_A_buff_7_we0;
    end else begin
        A_buff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_address0 = grp_mm_Pipeline_row_fu_524_A_buff_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_address0 = grp_mm_Pipeline_1_fu_438_A_buff_address0;
    end else begin
        A_buff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_buff_ce0 = grp_mm_Pipeline_row_fu_524_A_buff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_ce0 = grp_mm_Pipeline_1_fu_438_A_buff_ce0;
    end else begin
        A_buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_buff_we0 = grp_mm_Pipeline_1_fu_438_A_buff_we0;
    end else begin
        A_buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        A_port_ARADDR = sext_ln34_fu_653_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        A_port_ARADDR = grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARADDR;
    end else begin
        A_port_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        A_port_ARLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        A_port_ARLEN = grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARLEN;
    end else begin
        A_port_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        A_port_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        A_port_ARVALID = grp_mm_Pipeline_1_fu_438_m_axi_A_port_ARVALID;
    end else begin
        A_port_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        A_port_RREADY = grp_mm_Pipeline_1_fu_438_m_axi_A_port_RREADY;
    end else begin
        A_port_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_port_blk_n_AR = m_axi_A_port_ARREADY;
    end else begin
        A_port_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        B_port_ARADDR = sext_ln35_fu_663_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        B_port_ARADDR = grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARADDR;
    end else begin
        B_port_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        B_port_ARLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        B_port_ARLEN = grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARLEN;
    end else begin
        B_port_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        B_port_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        B_port_ARVALID = grp_mm_Pipeline_2_fu_453_m_axi_B_port_ARVALID;
    end else begin
        B_port_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        B_port_RREADY = grp_mm_Pipeline_2_fu_453_m_axi_B_port_RREADY;
    end else begin
        B_port_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_port_blk_n_AR = m_axi_B_port_ARREADY;
    end else begin
        B_port_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if (((grp_mm_Pipeline_row_fu_524_ap_done == 1'b0) | (1'b0 == AB_port_AWREADY))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_mm_Pipeline_4_fu_608_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == AB_port_BVALID)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_io)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == AB_port_BVALID) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == AB_port_BVALID) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~((grp_mm_Pipeline_row_fu_524_ap_done == 1'b0) | (1'b0 == AB_port_AWREADY)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_mm_Pipeline_4_fu_608_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == AB_port_BVALID) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_mm_Pipeline_2_fu_453_ap_done == 1'b0) | (grp_mm_Pipeline_1_fu_438_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((1'b0 == A_port_ARREADY) | (1'b0 == B_port_ARREADY));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_mm_Pipeline_1_fu_438_ap_start = grp_mm_Pipeline_1_fu_438_ap_start_reg;

assign grp_mm_Pipeline_2_fu_453_ap_start = grp_mm_Pipeline_2_fu_453_ap_start_reg;

assign grp_mm_Pipeline_4_fu_608_ap_start = grp_mm_Pipeline_4_fu_608_ap_start_reg;

assign grp_mm_Pipeline_row_fu_524_ap_start = grp_mm_Pipeline_row_fu_524_ap_start_reg;

assign sext_ln34_fu_653_p1 = $signed(trunc_ln_reg_1323);

assign sext_ln35_fu_663_p1 = $signed(trunc_ln1_reg_1329);

assign sext_ln53_fu_929_p1 = $signed(trunc_ln2_reg_1335);

endmodule //mm
