

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Apr  9 23:31:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.279 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   488122|   488123| 3.065 ms | 3.065 ms |  118786|  487426| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+
        |                                                 |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |                     Instance                    |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +-------------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+
        |grp_myproject_fu_450                             |myproject                        |   488120|   488121| 3.065 ms | 3.065 ms |   20482|  487426| dataflow |
        |grp_Loop_1_proc346_fu_718                        |Loop_1_proc346                   |   118785|   118785| 0.746 ms | 0.746 ms |  118785|  118785|   none   |
        |grp_Loop_2_proc_fu_729                           |Loop_2_proc                      |      144|      144| 0.904 us | 0.904 us |     144|     144|   none   |
        |call_ln0_Block_myproject_axi_exit54_proc_fu_751  |Block_myproject_axi_exit54_proc  |        0|        0|   0 ns   |   0 ns   |       0|       0|   none   |
        +-------------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_data_0_V = alloca i16, align 2"   --->   Operation 10 'alloca' 'in_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_local_V_data_1_V = alloca i16, align 2"   --->   Operation 11 'alloca' 'in_local_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_data_2_V = alloca i16, align 2"   --->   Operation 12 'alloca' 'in_local_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 13 'alloca' 'out_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 14 'alloca' 'out_local_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 15 'alloca' 'out_local_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_local_V_data_3_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 16 'alloca' 'out_local_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_local_V_data_4_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 17 'alloca' 'out_local_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_local_V_data_5_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 18 'alloca' 'out_local_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_local_V_data_6_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 19 'alloca' 'out_local_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_local_V_data_7_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 20 'alloca' 'out_local_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_local_V_data_8_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 21 'alloca' 'out_local_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_local_V_data_9_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 22 'alloca' 'out_local_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_local_V_data_10_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 23 'alloca' 'out_local_V_data_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%out_local_V_data_11_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 24 'alloca' 'out_local_V_data_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_local_V_data_12_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 25 'alloca' 'out_local_V_data_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = alloca i16, align 2"   --->   Operation 26 'alloca' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = alloca i16, align 2"   --->   Operation 27 'alloca' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = alloca i16, align 2"   --->   Operation 28 'alloca' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = alloca i16, align 2"   --->   Operation 29 'alloca' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = alloca i16, align 2"   --->   Operation 30 'alloca' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = alloca i16, align 2"   --->   Operation 31 'alloca' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = alloca i16, align 2"   --->   Operation 32 'alloca' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_727 = alloca i16, align 2"   --->   Operation 33 'alloca' 'tmp_data_V_727' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = alloca i16, align 2"   --->   Operation 34 'alloca' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = alloca i16, align 2"   --->   Operation 35 'alloca' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = alloca i16, align 2"   --->   Operation 36 'alloca' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = alloca i16, align 2"   --->   Operation 37 'alloca' 'tmp_data_V_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = alloca i16, align 2"   --->   Operation 38 'alloca' 'tmp_data_V_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc346(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i1* %in_last_V, float* %in_data)"   --->   Operation 39 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc346(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i1* %in_last_V, float* %in_data)"   --->   Operation 40 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V, i16* %out_local_V_data_10_V, i16* %out_local_V_data_11_V, i16* %out_local_V_data_12_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V, i16* %out_local_V_data_10_V, i16* %out_local_V_data_11_V, i16* %out_local_V_data_12_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call fastcc void @Block_myproject_axi_.exit54_proc(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V, i16* %out_local_V_data_10_V, i16* %out_local_V_data_11_V, i16* %out_local_V_data_12_V, i16* %tmp_data_V_0, i16* %tmp_data_V_1, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5, i16* %tmp_data_V_6, i16* %tmp_data_V_727, i16* %tmp_data_V_8, i16* %tmp_data_V_9, i16* %tmp_data_V_10, i16* %tmp_data_V_11, i16* %tmp_data_V_12)"   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.60>
ST_7 : Operation 44 [2/2] (2.60ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i16* %tmp_data_V_0, i16* %tmp_data_V_1, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5, i16* %tmp_data_V_6, i16* %tmp_data_V_727, i16* %tmp_data_V_8, i16* %tmp_data_V_9, i16* %tmp_data_V_10, i16* %tmp_data_V_11, i16* %tmp_data_V_12)"   --->   Operation 44 'call' <Predicate = true> <Delay = 2.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i16* %tmp_data_V_0, i16* %tmp_data_V_1, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5, i16* %tmp_data_V_6, i16* %tmp_data_V_727, i16* %tmp_data_V_8, i16* %tmp_data_V_9, i16* %tmp_data_V_10, i16* %tmp_data_V_11, i16* %tmp_data_V_12)"   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:8]   --->   Operation 46 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !290"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !296"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !300"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !306"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4096, i32 4096, i16* %in_local_V_data_0_V, i16* %in_local_V_data_0_V)"   --->   Operation 52 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4096, i32 4096, i16* %in_local_V_data_1_V, i16* %in_local_V_data_1_V)"   --->   Operation 54 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4096, i32 4096, i16* %in_local_V_data_2_V, i16* %in_local_V_data_2_V)"   --->   Operation 56 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_0_V, i16* %out_local_V_data_0_V)"   --->   Operation 58 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_1_V, i16* %out_local_V_data_1_V)"   --->   Operation 60 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_2_V, i16* %out_local_V_data_2_V)"   --->   Operation 62 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_3_V, i16* %out_local_V_data_3_V)"   --->   Operation 64 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_4_V, i16* %out_local_V_data_4_V)"   --->   Operation 66 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_5_V, i16* %out_local_V_data_5_V)"   --->   Operation 68 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_6_V, i16* %out_local_V_data_6_V)"   --->   Operation 70 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_7_V, i16* %out_local_V_data_7_V)"   --->   Operation 72 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_8_V, i16* %out_local_V_data_8_V)"   --->   Operation 74 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_9_V, i16* %out_local_V_data_9_V)"   --->   Operation 76 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @out_local_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_10_V, i16* %out_local_V_data_10_V)"   --->   Operation 78 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @out_local_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_11_V, i16* %out_local_V_data_11_V)"   --->   Operation 80 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @out_local_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_12_V, i16* %out_local_V_data_12_V)"   --->   Operation 82 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:5]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:6]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:7]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:36]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_data_V_3287]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1284_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1284_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1284_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1285]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2286]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w6_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ w11_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V_data_0_V      (alloca              ) [ 0011111111]
in_local_V_data_1_V      (alloca              ) [ 0011111111]
in_local_V_data_2_V      (alloca              ) [ 0011111111]
out_local_V_data_0_V     (alloca              ) [ 0011111111]
out_local_V_data_1_V     (alloca              ) [ 0011111111]
out_local_V_data_2_V     (alloca              ) [ 0011111111]
out_local_V_data_3_V     (alloca              ) [ 0011111111]
out_local_V_data_4_V     (alloca              ) [ 0011111111]
out_local_V_data_5_V     (alloca              ) [ 0011111111]
out_local_V_data_6_V     (alloca              ) [ 0011111111]
out_local_V_data_7_V     (alloca              ) [ 0011111111]
out_local_V_data_8_V     (alloca              ) [ 0011111111]
out_local_V_data_9_V     (alloca              ) [ 0011111111]
out_local_V_data_10_V    (alloca              ) [ 0011111111]
out_local_V_data_11_V    (alloca              ) [ 0011111111]
out_local_V_data_12_V    (alloca              ) [ 0011111111]
tmp_data_V_0             (alloca              ) [ 0011111110]
tmp_data_V_1             (alloca              ) [ 0011111110]
tmp_data_V_2             (alloca              ) [ 0011111110]
tmp_data_V_3             (alloca              ) [ 0011111110]
tmp_data_V_4             (alloca              ) [ 0011111110]
tmp_data_V_5             (alloca              ) [ 0011111110]
tmp_data_V_6             (alloca              ) [ 0011111110]
tmp_data_V_727           (alloca              ) [ 0011111110]
tmp_data_V_8             (alloca              ) [ 0011111110]
tmp_data_V_9             (alloca              ) [ 0011111110]
tmp_data_V_10            (alloca              ) [ 0011111110]
tmp_data_V_11            (alloca              ) [ 0011111110]
tmp_data_V_12            (alloca              ) [ 0011111110]
is_last_0_i_loc_channel  (call                ) [ 0000111110]
call_ln27                (call                ) [ 0000000000]
call_ln0                 (call                ) [ 0000000000]
call_ln0                 (call                ) [ 0000000000]
specdataflowpipeline_ln8 (specdataflowpipeline) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000]
empty                    (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_51                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_52                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_53                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_54                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_55                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_56                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_57                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_58                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_59                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_60                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_61                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_62                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_63                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_64                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
empty_65                 (specchannel         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln5        (specinterface       ) [ 0000000000]
specinterface_ln6        (specinterface       ) [ 0000000000]
specinterface_ln7        (specinterface       ) [ 0000000000]
ret_ln36                 (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_3287">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3287"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_24">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_24"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_25">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_26">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_1284_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1284_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_Array_V_0_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_1284_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1284_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="line_buffer_Array_V_0_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_1284_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1284_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_1285">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1285"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_2286">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2286"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="sX_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sY_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pY_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="pX_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="outidx3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="w2_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="pX_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sX_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="pY_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sY_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="line_buffer_Array_V_2_0_3">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="kernel_data_V_1_9">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="kernel_data_V_1_10">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="kernel_data_V_1_11">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="kernel_data_V_1_18">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_18"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="kernel_data_V_1_19">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="kernel_data_V_1_20">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="kernel_data_V_1_28">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_28"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="kernel_data_V_1_29">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_29"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="kernel_data_V_1_30">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_30"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="kernel_data_V_1_31">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_31"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="kernel_data_V_1_32">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="kernel_data_V_1_33">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_33"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="kernel_data_V_1_34">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="kernel_data_V_1_35">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="line_buffer_Array_V_1_1_3">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="kernel_data_V_1_0">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="kernel_data_V_1_3">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="kernel_data_V_1_24">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_24"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="kernel_data_V_1_25">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_25"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="kernel_data_V_1_26">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_26"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="kernel_data_V_1_27">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_27"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="sX_2">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="sY_2">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="pY_2">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="pX_2">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="outidx">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="w6_V">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="pX">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="sX">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="pY">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="sY">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="kernel_data_V_3_4">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_4"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="kernel_data_V_3_5">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_5"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="kernel_data_V_3_6">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_6"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="kernel_data_V_3_7">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_7"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="kernel_data_V_3_12">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_12"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="kernel_data_V_3_13">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_13"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="kernel_data_V_3_14">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_14"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="kernel_data_V_3_15">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_15"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="w11_V">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="exp_table1">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="invert_table2">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc346"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_myproject_axi_.exit54_proc"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_4_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_5_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_6_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_7_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_8_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_9_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_10_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_11_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_12_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="334" class="1004" name="in_local_V_data_0_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="in_local_V_data_1_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="in_local_V_data_2_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="out_local_V_data_0_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="out_local_V_data_1_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="out_local_V_data_2_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="out_local_V_data_3_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="out_local_V_data_4_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_4_V/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="out_local_V_data_5_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_5_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="out_local_V_data_6_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_6_V/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="out_local_V_data_7_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_7_V/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="out_local_V_data_8_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_8_V/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="out_local_V_data_9_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_9_V/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="out_local_V_data_10_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_10_V/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="out_local_V_data_11_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_11_V/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="out_local_V_data_12_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_12_V/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_data_V_0_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_0/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_data_V_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_data_V_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_data_V_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_data_V_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_data_V_5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_5/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_data_V_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_6/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_data_V_727_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_727/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_data_V_8_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_8/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_data_V_9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_9/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_data_V_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_10/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_data_V_11_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_11/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_data_V_12_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_12/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_myproject_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="0" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="3"/>
<pin id="453" dir="0" index="2" bw="16" slack="3"/>
<pin id="454" dir="0" index="3" bw="16" slack="3"/>
<pin id="455" dir="0" index="4" bw="16" slack="3"/>
<pin id="456" dir="0" index="5" bw="16" slack="3"/>
<pin id="457" dir="0" index="6" bw="16" slack="3"/>
<pin id="458" dir="0" index="7" bw="16" slack="3"/>
<pin id="459" dir="0" index="8" bw="16" slack="3"/>
<pin id="460" dir="0" index="9" bw="16" slack="3"/>
<pin id="461" dir="0" index="10" bw="16" slack="3"/>
<pin id="462" dir="0" index="11" bw="16" slack="3"/>
<pin id="463" dir="0" index="12" bw="16" slack="3"/>
<pin id="464" dir="0" index="13" bw="16" slack="3"/>
<pin id="465" dir="0" index="14" bw="16" slack="3"/>
<pin id="466" dir="0" index="15" bw="16" slack="3"/>
<pin id="467" dir="0" index="16" bw="16" slack="3"/>
<pin id="468" dir="0" index="17" bw="16" slack="0"/>
<pin id="469" dir="0" index="18" bw="16" slack="0"/>
<pin id="470" dir="0" index="19" bw="16" slack="0"/>
<pin id="471" dir="0" index="20" bw="16" slack="0"/>
<pin id="472" dir="0" index="21" bw="16" slack="0"/>
<pin id="473" dir="0" index="22" bw="16" slack="0"/>
<pin id="474" dir="0" index="23" bw="16" slack="0"/>
<pin id="475" dir="0" index="24" bw="16" slack="0"/>
<pin id="476" dir="0" index="25" bw="16" slack="0"/>
<pin id="477" dir="0" index="26" bw="16" slack="0"/>
<pin id="478" dir="0" index="27" bw="16" slack="0"/>
<pin id="479" dir="0" index="28" bw="16" slack="0"/>
<pin id="480" dir="0" index="29" bw="16" slack="0"/>
<pin id="481" dir="0" index="30" bw="16" slack="0"/>
<pin id="482" dir="0" index="31" bw="16" slack="0"/>
<pin id="483" dir="0" index="32" bw="16" slack="0"/>
<pin id="484" dir="0" index="33" bw="16" slack="0"/>
<pin id="485" dir="0" index="34" bw="16" slack="0"/>
<pin id="486" dir="0" index="35" bw="16" slack="0"/>
<pin id="487" dir="0" index="36" bw="16" slack="0"/>
<pin id="488" dir="0" index="37" bw="16" slack="0"/>
<pin id="489" dir="0" index="38" bw="16" slack="0"/>
<pin id="490" dir="0" index="39" bw="16" slack="0"/>
<pin id="491" dir="0" index="40" bw="16" slack="0"/>
<pin id="492" dir="0" index="41" bw="16" slack="0"/>
<pin id="493" dir="0" index="42" bw="16" slack="0"/>
<pin id="494" dir="0" index="43" bw="16" slack="0"/>
<pin id="495" dir="0" index="44" bw="16" slack="0"/>
<pin id="496" dir="0" index="45" bw="16" slack="0"/>
<pin id="497" dir="0" index="46" bw="16" slack="0"/>
<pin id="498" dir="0" index="47" bw="16" slack="0"/>
<pin id="499" dir="0" index="48" bw="16" slack="0"/>
<pin id="500" dir="0" index="49" bw="16" slack="0"/>
<pin id="501" dir="0" index="50" bw="32" slack="0"/>
<pin id="502" dir="0" index="51" bw="32" slack="0"/>
<pin id="503" dir="0" index="52" bw="32" slack="0"/>
<pin id="504" dir="0" index="53" bw="32" slack="0"/>
<pin id="505" dir="0" index="54" bw="2" slack="0"/>
<pin id="506" dir="0" index="55" bw="6" slack="0"/>
<pin id="507" dir="0" index="56" bw="32" slack="0"/>
<pin id="508" dir="0" index="57" bw="32" slack="0"/>
<pin id="509" dir="0" index="58" bw="32" slack="0"/>
<pin id="510" dir="0" index="59" bw="32" slack="0"/>
<pin id="511" dir="0" index="60" bw="6" slack="0"/>
<pin id="512" dir="0" index="61" bw="6" slack="0"/>
<pin id="513" dir="0" index="62" bw="6" slack="0"/>
<pin id="514" dir="0" index="63" bw="6" slack="0"/>
<pin id="515" dir="0" index="64" bw="6" slack="0"/>
<pin id="516" dir="0" index="65" bw="6" slack="0"/>
<pin id="517" dir="0" index="66" bw="6" slack="0"/>
<pin id="518" dir="0" index="67" bw="6" slack="0"/>
<pin id="519" dir="0" index="68" bw="6" slack="0"/>
<pin id="520" dir="0" index="69" bw="6" slack="0"/>
<pin id="521" dir="0" index="70" bw="6" slack="0"/>
<pin id="522" dir="0" index="71" bw="6" slack="0"/>
<pin id="523" dir="0" index="72" bw="16" slack="0"/>
<pin id="524" dir="0" index="73" bw="16" slack="0"/>
<pin id="525" dir="0" index="74" bw="16" slack="0"/>
<pin id="526" dir="0" index="75" bw="16" slack="0"/>
<pin id="527" dir="0" index="76" bw="16" slack="0"/>
<pin id="528" dir="0" index="77" bw="16" slack="0"/>
<pin id="529" dir="0" index="78" bw="16" slack="0"/>
<pin id="530" dir="0" index="79" bw="16" slack="0"/>
<pin id="531" dir="0" index="80" bw="16" slack="0"/>
<pin id="532" dir="0" index="81" bw="16" slack="0"/>
<pin id="533" dir="0" index="82" bw="16" slack="0"/>
<pin id="534" dir="0" index="83" bw="16" slack="0"/>
<pin id="535" dir="0" index="84" bw="16" slack="0"/>
<pin id="536" dir="0" index="85" bw="16" slack="0"/>
<pin id="537" dir="0" index="86" bw="16" slack="0"/>
<pin id="538" dir="0" index="87" bw="16" slack="0"/>
<pin id="539" dir="0" index="88" bw="16" slack="0"/>
<pin id="540" dir="0" index="89" bw="16" slack="0"/>
<pin id="541" dir="0" index="90" bw="16" slack="0"/>
<pin id="542" dir="0" index="91" bw="16" slack="0"/>
<pin id="543" dir="0" index="92" bw="16" slack="0"/>
<pin id="544" dir="0" index="93" bw="16" slack="0"/>
<pin id="545" dir="0" index="94" bw="16" slack="0"/>
<pin id="546" dir="0" index="95" bw="16" slack="0"/>
<pin id="547" dir="0" index="96" bw="16" slack="0"/>
<pin id="548" dir="0" index="97" bw="16" slack="0"/>
<pin id="549" dir="0" index="98" bw="16" slack="0"/>
<pin id="550" dir="0" index="99" bw="16" slack="0"/>
<pin id="551" dir="0" index="100" bw="16" slack="0"/>
<pin id="552" dir="0" index="101" bw="16" slack="0"/>
<pin id="553" dir="0" index="102" bw="16" slack="0"/>
<pin id="554" dir="0" index="103" bw="16" slack="0"/>
<pin id="555" dir="0" index="104" bw="16" slack="0"/>
<pin id="556" dir="0" index="105" bw="16" slack="0"/>
<pin id="557" dir="0" index="106" bw="16" slack="0"/>
<pin id="558" dir="0" index="107" bw="16" slack="0"/>
<pin id="559" dir="0" index="108" bw="16" slack="0"/>
<pin id="560" dir="0" index="109" bw="16" slack="0"/>
<pin id="561" dir="0" index="110" bw="16" slack="0"/>
<pin id="562" dir="0" index="111" bw="16" slack="0"/>
<pin id="563" dir="0" index="112" bw="16" slack="0"/>
<pin id="564" dir="0" index="113" bw="16" slack="0"/>
<pin id="565" dir="0" index="114" bw="16" slack="0"/>
<pin id="566" dir="0" index="115" bw="16" slack="0"/>
<pin id="567" dir="0" index="116" bw="32" slack="0"/>
<pin id="568" dir="0" index="117" bw="32" slack="0"/>
<pin id="569" dir="0" index="118" bw="32" slack="0"/>
<pin id="570" dir="0" index="119" bw="32" slack="0"/>
<pin id="571" dir="0" index="120" bw="2" slack="0"/>
<pin id="572" dir="0" index="121" bw="6" slack="0"/>
<pin id="573" dir="0" index="122" bw="32" slack="0"/>
<pin id="574" dir="0" index="123" bw="32" slack="0"/>
<pin id="575" dir="0" index="124" bw="32" slack="0"/>
<pin id="576" dir="0" index="125" bw="32" slack="0"/>
<pin id="577" dir="0" index="126" bw="6" slack="0"/>
<pin id="578" dir="0" index="127" bw="6" slack="0"/>
<pin id="579" dir="0" index="128" bw="6" slack="0"/>
<pin id="580" dir="0" index="129" bw="6" slack="0"/>
<pin id="581" dir="0" index="130" bw="6" slack="0"/>
<pin id="582" dir="0" index="131" bw="6" slack="0"/>
<pin id="583" dir="0" index="132" bw="6" slack="0"/>
<pin id="584" dir="0" index="133" bw="6" slack="0"/>
<pin id="585" dir="0" index="134" bw="6" slack="0"/>
<pin id="586" dir="0" index="135" bw="6" slack="0"/>
<pin id="587" dir="0" index="136" bw="6" slack="0"/>
<pin id="588" dir="0" index="137" bw="6" slack="0"/>
<pin id="589" dir="0" index="138" bw="77" slack="0"/>
<pin id="590" dir="0" index="139" bw="17" slack="0"/>
<pin id="591" dir="0" index="140" bw="18" slack="0"/>
<pin id="592" dir="1" index="141" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_Loop_1_proc346_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="1"/>
<pin id="721" dir="0" index="2" bw="16" slack="1"/>
<pin id="722" dir="0" index="3" bw="16" slack="1"/>
<pin id="723" dir="0" index="4" bw="1" slack="0"/>
<pin id="724" dir="0" index="5" bw="32" slack="0"/>
<pin id="725" dir="1" index="6" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="is_last_0_i_loc_channel/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_Loop_2_proc_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="0" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="0" index="3" bw="1" slack="4"/>
<pin id="734" dir="0" index="4" bw="16" slack="6"/>
<pin id="735" dir="0" index="5" bw="16" slack="6"/>
<pin id="736" dir="0" index="6" bw="16" slack="6"/>
<pin id="737" dir="0" index="7" bw="16" slack="6"/>
<pin id="738" dir="0" index="8" bw="16" slack="6"/>
<pin id="739" dir="0" index="9" bw="16" slack="6"/>
<pin id="740" dir="0" index="10" bw="16" slack="6"/>
<pin id="741" dir="0" index="11" bw="16" slack="6"/>
<pin id="742" dir="0" index="12" bw="16" slack="6"/>
<pin id="743" dir="0" index="13" bw="16" slack="6"/>
<pin id="744" dir="0" index="14" bw="16" slack="6"/>
<pin id="745" dir="0" index="15" bw="16" slack="6"/>
<pin id="746" dir="0" index="16" bw="16" slack="6"/>
<pin id="747" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="call_ln0_Block_myproject_axi_exit54_proc_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="0" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="5"/>
<pin id="754" dir="0" index="2" bw="16" slack="5"/>
<pin id="755" dir="0" index="3" bw="16" slack="5"/>
<pin id="756" dir="0" index="4" bw="16" slack="5"/>
<pin id="757" dir="0" index="5" bw="16" slack="5"/>
<pin id="758" dir="0" index="6" bw="16" slack="5"/>
<pin id="759" dir="0" index="7" bw="16" slack="5"/>
<pin id="760" dir="0" index="8" bw="16" slack="5"/>
<pin id="761" dir="0" index="9" bw="16" slack="5"/>
<pin id="762" dir="0" index="10" bw="16" slack="5"/>
<pin id="763" dir="0" index="11" bw="16" slack="5"/>
<pin id="764" dir="0" index="12" bw="16" slack="5"/>
<pin id="765" dir="0" index="13" bw="16" slack="5"/>
<pin id="766" dir="0" index="14" bw="16" slack="5"/>
<pin id="767" dir="0" index="15" bw="16" slack="5"/>
<pin id="768" dir="0" index="16" bw="16" slack="5"/>
<pin id="769" dir="0" index="17" bw="16" slack="5"/>
<pin id="770" dir="0" index="18" bw="16" slack="5"/>
<pin id="771" dir="0" index="19" bw="16" slack="5"/>
<pin id="772" dir="0" index="20" bw="16" slack="5"/>
<pin id="773" dir="0" index="21" bw="16" slack="5"/>
<pin id="774" dir="0" index="22" bw="16" slack="5"/>
<pin id="775" dir="0" index="23" bw="16" slack="5"/>
<pin id="776" dir="0" index="24" bw="16" slack="5"/>
<pin id="777" dir="0" index="25" bw="16" slack="5"/>
<pin id="778" dir="0" index="26" bw="16" slack="5"/>
<pin id="779" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="781" class="1005" name="in_local_V_data_0_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_data_0_V "/>
</bind>
</comp>

<comp id="787" class="1005" name="in_local_V_data_1_V_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_data_1_V "/>
</bind>
</comp>

<comp id="793" class="1005" name="in_local_V_data_2_V_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_data_2_V "/>
</bind>
</comp>

<comp id="799" class="1005" name="out_local_V_data_0_V_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="3"/>
<pin id="801" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_0_V "/>
</bind>
</comp>

<comp id="805" class="1005" name="out_local_V_data_1_V_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="3"/>
<pin id="807" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_1_V "/>
</bind>
</comp>

<comp id="811" class="1005" name="out_local_V_data_2_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="3"/>
<pin id="813" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_2_V "/>
</bind>
</comp>

<comp id="817" class="1005" name="out_local_V_data_3_V_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="3"/>
<pin id="819" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_3_V "/>
</bind>
</comp>

<comp id="823" class="1005" name="out_local_V_data_4_V_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="3"/>
<pin id="825" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_4_V "/>
</bind>
</comp>

<comp id="829" class="1005" name="out_local_V_data_5_V_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="3"/>
<pin id="831" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_5_V "/>
</bind>
</comp>

<comp id="835" class="1005" name="out_local_V_data_6_V_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="3"/>
<pin id="837" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_6_V "/>
</bind>
</comp>

<comp id="841" class="1005" name="out_local_V_data_7_V_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="3"/>
<pin id="843" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_7_V "/>
</bind>
</comp>

<comp id="847" class="1005" name="out_local_V_data_8_V_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="3"/>
<pin id="849" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_8_V "/>
</bind>
</comp>

<comp id="853" class="1005" name="out_local_V_data_9_V_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="3"/>
<pin id="855" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_9_V "/>
</bind>
</comp>

<comp id="859" class="1005" name="out_local_V_data_10_V_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="3"/>
<pin id="861" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_10_V "/>
</bind>
</comp>

<comp id="865" class="1005" name="out_local_V_data_11_V_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="3"/>
<pin id="867" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_11_V "/>
</bind>
</comp>

<comp id="871" class="1005" name="out_local_V_data_12_V_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="3"/>
<pin id="873" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_12_V "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_data_V_0_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="5"/>
<pin id="879" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_data_V_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="5"/>
<pin id="885" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_data_V_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="5"/>
<pin id="891" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_data_V_3_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="5"/>
<pin id="897" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_data_V_4_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="5"/>
<pin id="903" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_data_V_5_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="5"/>
<pin id="909" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_data_V_6_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="5"/>
<pin id="915" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_data_V_727_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="5"/>
<pin id="921" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_727 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_data_V_8_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="5"/>
<pin id="927" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_8 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_data_V_9_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="5"/>
<pin id="933" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_data_V_10_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="5"/>
<pin id="939" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_10 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_data_V_11_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="5"/>
<pin id="945" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_11 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_data_V_12_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="5"/>
<pin id="951" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_12 "/>
</bind>
</comp>

<comp id="955" class="1005" name="is_last_0_i_loc_channel_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="4"/>
<pin id="957" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="is_last_0_i_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="337"><net_src comp="256" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="256" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="256" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="256" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="256" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="256" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="256" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="256" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="256" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="256" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="256" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="256" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="256" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="256" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="256" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="256" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="256" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="256" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="256" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="256" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="256" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="256" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="256" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="256" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="256" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="256" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="256" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="256" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="256" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="593"><net_src comp="260" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="594"><net_src comp="8" pin="0"/><net_sink comp="450" pin=17"/></net>

<net id="595"><net_src comp="10" pin="0"/><net_sink comp="450" pin=18"/></net>

<net id="596"><net_src comp="12" pin="0"/><net_sink comp="450" pin=19"/></net>

<net id="597"><net_src comp="14" pin="0"/><net_sink comp="450" pin=20"/></net>

<net id="598"><net_src comp="16" pin="0"/><net_sink comp="450" pin=21"/></net>

<net id="599"><net_src comp="18" pin="0"/><net_sink comp="450" pin=22"/></net>

<net id="600"><net_src comp="20" pin="0"/><net_sink comp="450" pin=23"/></net>

<net id="601"><net_src comp="22" pin="0"/><net_sink comp="450" pin=24"/></net>

<net id="602"><net_src comp="24" pin="0"/><net_sink comp="450" pin=25"/></net>

<net id="603"><net_src comp="26" pin="0"/><net_sink comp="450" pin=26"/></net>

<net id="604"><net_src comp="28" pin="0"/><net_sink comp="450" pin=27"/></net>

<net id="605"><net_src comp="30" pin="0"/><net_sink comp="450" pin=28"/></net>

<net id="606"><net_src comp="32" pin="0"/><net_sink comp="450" pin=29"/></net>

<net id="607"><net_src comp="34" pin="0"/><net_sink comp="450" pin=30"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="450" pin=31"/></net>

<net id="609"><net_src comp="38" pin="0"/><net_sink comp="450" pin=32"/></net>

<net id="610"><net_src comp="40" pin="0"/><net_sink comp="450" pin=33"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="450" pin=34"/></net>

<net id="612"><net_src comp="44" pin="0"/><net_sink comp="450" pin=35"/></net>

<net id="613"><net_src comp="46" pin="0"/><net_sink comp="450" pin=36"/></net>

<net id="614"><net_src comp="48" pin="0"/><net_sink comp="450" pin=37"/></net>

<net id="615"><net_src comp="50" pin="0"/><net_sink comp="450" pin=38"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="450" pin=39"/></net>

<net id="617"><net_src comp="54" pin="0"/><net_sink comp="450" pin=40"/></net>

<net id="618"><net_src comp="56" pin="0"/><net_sink comp="450" pin=41"/></net>

<net id="619"><net_src comp="58" pin="0"/><net_sink comp="450" pin=42"/></net>

<net id="620"><net_src comp="60" pin="0"/><net_sink comp="450" pin=43"/></net>

<net id="621"><net_src comp="62" pin="0"/><net_sink comp="450" pin=44"/></net>

<net id="622"><net_src comp="64" pin="0"/><net_sink comp="450" pin=45"/></net>

<net id="623"><net_src comp="66" pin="0"/><net_sink comp="450" pin=46"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="450" pin=47"/></net>

<net id="625"><net_src comp="70" pin="0"/><net_sink comp="450" pin=48"/></net>

<net id="626"><net_src comp="72" pin="0"/><net_sink comp="450" pin=49"/></net>

<net id="627"><net_src comp="74" pin="0"/><net_sink comp="450" pin=50"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="450" pin=51"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="450" pin=52"/></net>

<net id="630"><net_src comp="80" pin="0"/><net_sink comp="450" pin=53"/></net>

<net id="631"><net_src comp="82" pin="0"/><net_sink comp="450" pin=54"/></net>

<net id="632"><net_src comp="84" pin="0"/><net_sink comp="450" pin=55"/></net>

<net id="633"><net_src comp="86" pin="0"/><net_sink comp="450" pin=56"/></net>

<net id="634"><net_src comp="88" pin="0"/><net_sink comp="450" pin=57"/></net>

<net id="635"><net_src comp="90" pin="0"/><net_sink comp="450" pin=58"/></net>

<net id="636"><net_src comp="92" pin="0"/><net_sink comp="450" pin=59"/></net>

<net id="637"><net_src comp="94" pin="0"/><net_sink comp="450" pin=60"/></net>

<net id="638"><net_src comp="96" pin="0"/><net_sink comp="450" pin=61"/></net>

<net id="639"><net_src comp="98" pin="0"/><net_sink comp="450" pin=62"/></net>

<net id="640"><net_src comp="100" pin="0"/><net_sink comp="450" pin=63"/></net>

<net id="641"><net_src comp="102" pin="0"/><net_sink comp="450" pin=64"/></net>

<net id="642"><net_src comp="104" pin="0"/><net_sink comp="450" pin=65"/></net>

<net id="643"><net_src comp="106" pin="0"/><net_sink comp="450" pin=66"/></net>

<net id="644"><net_src comp="108" pin="0"/><net_sink comp="450" pin=67"/></net>

<net id="645"><net_src comp="110" pin="0"/><net_sink comp="450" pin=68"/></net>

<net id="646"><net_src comp="112" pin="0"/><net_sink comp="450" pin=69"/></net>

<net id="647"><net_src comp="114" pin="0"/><net_sink comp="450" pin=70"/></net>

<net id="648"><net_src comp="116" pin="0"/><net_sink comp="450" pin=71"/></net>

<net id="649"><net_src comp="118" pin="0"/><net_sink comp="450" pin=72"/></net>

<net id="650"><net_src comp="120" pin="0"/><net_sink comp="450" pin=73"/></net>

<net id="651"><net_src comp="122" pin="0"/><net_sink comp="450" pin=74"/></net>

<net id="652"><net_src comp="124" pin="0"/><net_sink comp="450" pin=75"/></net>

<net id="653"><net_src comp="126" pin="0"/><net_sink comp="450" pin=76"/></net>

<net id="654"><net_src comp="128" pin="0"/><net_sink comp="450" pin=77"/></net>

<net id="655"><net_src comp="130" pin="0"/><net_sink comp="450" pin=78"/></net>

<net id="656"><net_src comp="132" pin="0"/><net_sink comp="450" pin=79"/></net>

<net id="657"><net_src comp="134" pin="0"/><net_sink comp="450" pin=80"/></net>

<net id="658"><net_src comp="136" pin="0"/><net_sink comp="450" pin=81"/></net>

<net id="659"><net_src comp="138" pin="0"/><net_sink comp="450" pin=82"/></net>

<net id="660"><net_src comp="140" pin="0"/><net_sink comp="450" pin=83"/></net>

<net id="661"><net_src comp="142" pin="0"/><net_sink comp="450" pin=84"/></net>

<net id="662"><net_src comp="144" pin="0"/><net_sink comp="450" pin=85"/></net>

<net id="663"><net_src comp="146" pin="0"/><net_sink comp="450" pin=86"/></net>

<net id="664"><net_src comp="148" pin="0"/><net_sink comp="450" pin=87"/></net>

<net id="665"><net_src comp="150" pin="0"/><net_sink comp="450" pin=88"/></net>

<net id="666"><net_src comp="152" pin="0"/><net_sink comp="450" pin=89"/></net>

<net id="667"><net_src comp="154" pin="0"/><net_sink comp="450" pin=90"/></net>

<net id="668"><net_src comp="156" pin="0"/><net_sink comp="450" pin=91"/></net>

<net id="669"><net_src comp="158" pin="0"/><net_sink comp="450" pin=92"/></net>

<net id="670"><net_src comp="160" pin="0"/><net_sink comp="450" pin=93"/></net>

<net id="671"><net_src comp="162" pin="0"/><net_sink comp="450" pin=94"/></net>

<net id="672"><net_src comp="164" pin="0"/><net_sink comp="450" pin=95"/></net>

<net id="673"><net_src comp="166" pin="0"/><net_sink comp="450" pin=96"/></net>

<net id="674"><net_src comp="168" pin="0"/><net_sink comp="450" pin=97"/></net>

<net id="675"><net_src comp="170" pin="0"/><net_sink comp="450" pin=98"/></net>

<net id="676"><net_src comp="172" pin="0"/><net_sink comp="450" pin=99"/></net>

<net id="677"><net_src comp="174" pin="0"/><net_sink comp="450" pin=100"/></net>

<net id="678"><net_src comp="176" pin="0"/><net_sink comp="450" pin=101"/></net>

<net id="679"><net_src comp="178" pin="0"/><net_sink comp="450" pin=102"/></net>

<net id="680"><net_src comp="180" pin="0"/><net_sink comp="450" pin=103"/></net>

<net id="681"><net_src comp="182" pin="0"/><net_sink comp="450" pin=104"/></net>

<net id="682"><net_src comp="184" pin="0"/><net_sink comp="450" pin=105"/></net>

<net id="683"><net_src comp="186" pin="0"/><net_sink comp="450" pin=106"/></net>

<net id="684"><net_src comp="188" pin="0"/><net_sink comp="450" pin=107"/></net>

<net id="685"><net_src comp="190" pin="0"/><net_sink comp="450" pin=108"/></net>

<net id="686"><net_src comp="192" pin="0"/><net_sink comp="450" pin=109"/></net>

<net id="687"><net_src comp="194" pin="0"/><net_sink comp="450" pin=110"/></net>

<net id="688"><net_src comp="196" pin="0"/><net_sink comp="450" pin=111"/></net>

<net id="689"><net_src comp="198" pin="0"/><net_sink comp="450" pin=112"/></net>

<net id="690"><net_src comp="200" pin="0"/><net_sink comp="450" pin=113"/></net>

<net id="691"><net_src comp="202" pin="0"/><net_sink comp="450" pin=114"/></net>

<net id="692"><net_src comp="204" pin="0"/><net_sink comp="450" pin=115"/></net>

<net id="693"><net_src comp="206" pin="0"/><net_sink comp="450" pin=116"/></net>

<net id="694"><net_src comp="208" pin="0"/><net_sink comp="450" pin=117"/></net>

<net id="695"><net_src comp="210" pin="0"/><net_sink comp="450" pin=118"/></net>

<net id="696"><net_src comp="212" pin="0"/><net_sink comp="450" pin=119"/></net>

<net id="697"><net_src comp="214" pin="0"/><net_sink comp="450" pin=120"/></net>

<net id="698"><net_src comp="216" pin="0"/><net_sink comp="450" pin=121"/></net>

<net id="699"><net_src comp="218" pin="0"/><net_sink comp="450" pin=122"/></net>

<net id="700"><net_src comp="220" pin="0"/><net_sink comp="450" pin=123"/></net>

<net id="701"><net_src comp="222" pin="0"/><net_sink comp="450" pin=124"/></net>

<net id="702"><net_src comp="224" pin="0"/><net_sink comp="450" pin=125"/></net>

<net id="703"><net_src comp="226" pin="0"/><net_sink comp="450" pin=126"/></net>

<net id="704"><net_src comp="228" pin="0"/><net_sink comp="450" pin=127"/></net>

<net id="705"><net_src comp="230" pin="0"/><net_sink comp="450" pin=128"/></net>

<net id="706"><net_src comp="232" pin="0"/><net_sink comp="450" pin=129"/></net>

<net id="707"><net_src comp="234" pin="0"/><net_sink comp="450" pin=130"/></net>

<net id="708"><net_src comp="236" pin="0"/><net_sink comp="450" pin=131"/></net>

<net id="709"><net_src comp="238" pin="0"/><net_sink comp="450" pin=132"/></net>

<net id="710"><net_src comp="240" pin="0"/><net_sink comp="450" pin=133"/></net>

<net id="711"><net_src comp="242" pin="0"/><net_sink comp="450" pin=134"/></net>

<net id="712"><net_src comp="244" pin="0"/><net_sink comp="450" pin=135"/></net>

<net id="713"><net_src comp="246" pin="0"/><net_sink comp="450" pin=136"/></net>

<net id="714"><net_src comp="248" pin="0"/><net_sink comp="450" pin=137"/></net>

<net id="715"><net_src comp="250" pin="0"/><net_sink comp="450" pin=138"/></net>

<net id="716"><net_src comp="252" pin="0"/><net_sink comp="450" pin=139"/></net>

<net id="717"><net_src comp="254" pin="0"/><net_sink comp="450" pin=140"/></net>

<net id="726"><net_src comp="258" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="2" pin="0"/><net_sink comp="718" pin=4"/></net>

<net id="728"><net_src comp="0" pin="0"/><net_sink comp="718" pin=5"/></net>

<net id="748"><net_src comp="264" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="749"><net_src comp="4" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="750"><net_src comp="6" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="780"><net_src comp="262" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="784"><net_src comp="334" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="790"><net_src comp="338" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="796"><net_src comp="342" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="718" pin=3"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="450" pin=3"/></net>

<net id="802"><net_src comp="346" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="450" pin=4"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="808"><net_src comp="350" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="450" pin=5"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="814"><net_src comp="354" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="450" pin=6"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="751" pin=3"/></net>

<net id="820"><net_src comp="358" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="450" pin=7"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="751" pin=4"/></net>

<net id="826"><net_src comp="362" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="450" pin=8"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="751" pin=5"/></net>

<net id="832"><net_src comp="366" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="450" pin=9"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="751" pin=6"/></net>

<net id="838"><net_src comp="370" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="450" pin=10"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="751" pin=7"/></net>

<net id="844"><net_src comp="374" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="450" pin=11"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="751" pin=8"/></net>

<net id="850"><net_src comp="378" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="450" pin=12"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="751" pin=9"/></net>

<net id="856"><net_src comp="382" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="450" pin=13"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="751" pin=10"/></net>

<net id="862"><net_src comp="386" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="450" pin=14"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="751" pin=11"/></net>

<net id="868"><net_src comp="390" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="450" pin=15"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="751" pin=12"/></net>

<net id="874"><net_src comp="394" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="450" pin=16"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="751" pin=13"/></net>

<net id="880"><net_src comp="398" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="751" pin=14"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="729" pin=4"/></net>

<net id="886"><net_src comp="402" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="751" pin=15"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="729" pin=5"/></net>

<net id="892"><net_src comp="406" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="751" pin=16"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="729" pin=6"/></net>

<net id="898"><net_src comp="410" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="751" pin=17"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="729" pin=7"/></net>

<net id="904"><net_src comp="414" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="751" pin=18"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="729" pin=8"/></net>

<net id="910"><net_src comp="418" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="751" pin=19"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="729" pin=9"/></net>

<net id="916"><net_src comp="422" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="751" pin=20"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="729" pin=10"/></net>

<net id="922"><net_src comp="426" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="751" pin=21"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="729" pin=11"/></net>

<net id="928"><net_src comp="430" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="751" pin=22"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="729" pin=12"/></net>

<net id="934"><net_src comp="434" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="751" pin=23"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="729" pin=13"/></net>

<net id="940"><net_src comp="438" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="751" pin=24"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="729" pin=14"/></net>

<net id="946"><net_src comp="442" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="751" pin=25"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="729" pin=15"/></net>

<net id="952"><net_src comp="446" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="751" pin=26"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="729" pin=16"/></net>

<net id="958"><net_src comp="718" pin="6"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="729" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {7 8 }
	Port: out_last_V | {7 8 }
	Port: kernel_data_V_3287 | {4 5 }
	Port: kernel_data_V_4 | {4 5 }
	Port: kernel_data_V_5 | {4 5 }
	Port: kernel_data_V_6 | {4 5 }
	Port: kernel_data_V_7 | {4 5 }
	Port: kernel_data_V_8 | {4 5 }
	Port: kernel_data_V_12 | {4 5 }
	Port: kernel_data_V_13 | {4 5 }
	Port: kernel_data_V_14 | {4 5 }
	Port: kernel_data_V_15 | {4 5 }
	Port: kernel_data_V_16 | {4 5 }
	Port: kernel_data_V_17 | {4 5 }
	Port: kernel_data_V_21 | {4 5 }
	Port: kernel_data_V_22 | {4 5 }
	Port: kernel_data_V_23 | {4 5 }
	Port: kernel_data_V_24 | {4 5 }
	Port: kernel_data_V_25 | {4 5 }
	Port: kernel_data_V_26 | {4 5 }
	Port: kernel_data_V_0 | {4 5 }
	Port: kernel_data_V_1285 | {4 5 }
	Port: kernel_data_V_2286 | {4 5 }
	Port: kernel_data_V_9 | {4 5 }
	Port: kernel_data_V_10 | {4 5 }
	Port: kernel_data_V_11 | {4 5 }
	Port: kernel_data_V_18 | {4 5 }
	Port: kernel_data_V_19 | {4 5 }
	Port: kernel_data_V_20 | {4 5 }
	Port: sX_3 | {4 5 }
	Port: sY_3 | {4 5 }
	Port: pY_3 | {4 5 }
	Port: pX_3 | {4 5 }
	Port: pX_1 | {4 5 }
	Port: sX_1 | {4 5 }
	Port: pY_1 | {4 5 }
	Port: sY_1 | {4 5 }
	Port: kernel_data_V_2_4 | {4 5 }
	Port: kernel_data_V_2_5 | {4 5 }
	Port: kernel_data_V_2_6 | {4 5 }
	Port: kernel_data_V_2_7 | {4 5 }
	Port: kernel_data_V_2_12 | {4 5 }
	Port: kernel_data_V_2_13 | {4 5 }
	Port: kernel_data_V_2_14 | {4 5 }
	Port: kernel_data_V_2_15 | {4 5 }
	Port: kernel_data_V_1_4 | {4 5 }
	Port: kernel_data_V_1_5 | {4 5 }
	Port: kernel_data_V_1_6 | {4 5 }
	Port: kernel_data_V_1_7 | {4 5 }
	Port: kernel_data_V_1_8 | {4 5 }
	Port: kernel_data_V_1_9 | {4 5 }
	Port: kernel_data_V_1_10 | {4 5 }
	Port: kernel_data_V_1_11 | {4 5 }
	Port: kernel_data_V_1_16 | {4 5 }
	Port: kernel_data_V_1_17 | {4 5 }
	Port: kernel_data_V_1_18 | {4 5 }
	Port: kernel_data_V_1_19 | {4 5 }
	Port: kernel_data_V_1_20 | {4 5 }
	Port: kernel_data_V_1_21 | {4 5 }
	Port: kernel_data_V_1_22 | {4 5 }
	Port: kernel_data_V_1_23 | {4 5 }
	Port: kernel_data_V_1_28 | {4 5 }
	Port: kernel_data_V_1_29 | {4 5 }
	Port: kernel_data_V_1_30 | {4 5 }
	Port: kernel_data_V_1_31 | {4 5 }
	Port: kernel_data_V_1_32 | {4 5 }
	Port: kernel_data_V_1_33 | {4 5 }
	Port: kernel_data_V_1_34 | {4 5 }
	Port: kernel_data_V_1_35 | {4 5 }
	Port: kernel_data_V_1_0 | {4 5 }
	Port: kernel_data_V_1_1 | {4 5 }
	Port: kernel_data_V_1_2 | {4 5 }
	Port: kernel_data_V_1_3 | {4 5 }
	Port: kernel_data_V_1_12 | {4 5 }
	Port: kernel_data_V_1_13 | {4 5 }
	Port: kernel_data_V_1_14 | {4 5 }
	Port: kernel_data_V_1_15 | {4 5 }
	Port: kernel_data_V_1_24 | {4 5 }
	Port: kernel_data_V_1_25 | {4 5 }
	Port: kernel_data_V_1_26 | {4 5 }
	Port: kernel_data_V_1_27 | {4 5 }
	Port: sX_2 | {4 5 }
	Port: sY_2 | {4 5 }
	Port: pY_2 | {4 5 }
	Port: pX_2 | {4 5 }
	Port: pX | {4 5 }
	Port: sX | {4 5 }
	Port: pY | {4 5 }
	Port: sY | {4 5 }
	Port: kernel_data_V_3_4 | {4 5 }
	Port: kernel_data_V_3_5 | {4 5 }
	Port: kernel_data_V_3_6 | {4 5 }
	Port: kernel_data_V_3_7 | {4 5 }
	Port: kernel_data_V_3_12 | {4 5 }
	Port: kernel_data_V_3_13 | {4 5 }
	Port: kernel_data_V_3_14 | {4 5 }
	Port: kernel_data_V_3_15 | {4 5 }
 - Input state : 
	Port: myproject_axi : in_data | {2 3 }
	Port: myproject_axi : in_last_V | {2 3 }
	Port: myproject_axi : kernel_data_V_3287 | {4 5 }
	Port: myproject_axi : kernel_data_V_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_15 | {4 5 }
	Port: myproject_axi : kernel_data_V_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_24 | {4 5 }
	Port: myproject_axi : kernel_data_V_25 | {4 5 }
	Port: myproject_axi : kernel_data_V_26 | {4 5 }
	Port: myproject_axi : kernel_data_V_0 | {4 5 }
	Port: myproject_axi : kernel_data_V_1285 | {4 5 }
	Port: myproject_axi : kernel_data_V_2286 | {4 5 }
	Port: myproject_axi : kernel_data_V_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_20 | {4 5 }
	Port: myproject_axi : sX_3 | {4 5 }
	Port: myproject_axi : sY_3 | {4 5 }
	Port: myproject_axi : pY_3 | {4 5 }
	Port: myproject_axi : pX_3 | {4 5 }
	Port: myproject_axi : outidx3 | {4 5 }
	Port: myproject_axi : w2_V | {4 5 }
	Port: myproject_axi : pX_1 | {4 5 }
	Port: myproject_axi : sX_1 | {4 5 }
	Port: myproject_axi : pY_1 | {4 5 }
	Port: myproject_axi : sY_1 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_2_15 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_8 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_16 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_17 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_18 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_19 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_20 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_21 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_22 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_23 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_28 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_29 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_30 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_31 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_32 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_33 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_34 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_35 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_0 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_1 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_2 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_3 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_15 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_24 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_25 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_26 | {4 5 }
	Port: myproject_axi : kernel_data_V_1_27 | {4 5 }
	Port: myproject_axi : sX_2 | {4 5 }
	Port: myproject_axi : sY_2 | {4 5 }
	Port: myproject_axi : pY_2 | {4 5 }
	Port: myproject_axi : pX_2 | {4 5 }
	Port: myproject_axi : outidx | {4 5 }
	Port: myproject_axi : w6_V | {4 5 }
	Port: myproject_axi : pX | {4 5 }
	Port: myproject_axi : sX | {4 5 }
	Port: myproject_axi : pY | {4 5 }
	Port: myproject_axi : sY | {4 5 }
	Port: myproject_axi : kernel_data_V_3_4 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_12 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_3_15 | {4 5 }
	Port: myproject_axi : w11_V | {4 5 }
	Port: myproject_axi : exp_table1 | {4 5 }
	Port: myproject_axi : invert_table2 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |               grp_myproject_fu_450              |    16   | 1468.03 |  58795  |  14706  |
|   call   |            grp_Loop_1_proc346_fu_718            |    0    |  5.307  |   862   |   1209  |
|          |              grp_Loop_2_proc_fu_729             |    0    |  7.076  |   994   |   944   |
|          | call_ln0_Block_myproject_axi_exit54_proc_fu_751 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    16   | 1480.41 |  60651  |  16859  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------+--------+--------+--------+
|                          |  BRAM  |   FF   |   LUT  |
+--------------------------+--------+--------+--------+
|        exp_table1        |    1   |    0   |    0   |
|       invert_table2      |    1   |    0   |    0   |
|  line_buffer_Array_V_0_0 |    0   |   64   |   64   |
|  line_buffer_Array_V_0_1 |    0   |   64   |   64   |
|  line_buffer_Array_V_0_2 |    0   |   64   |   64   |
|line_buffer_Array_V_1284_0|    0   |   64   |   64   |
|line_buffer_Array_V_1284_1|    0   |   64   |   64   |
|line_buffer_Array_V_1284_2|    0   |   64   |   64   |
| line_buffer_Array_V_1_0_0|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_1|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_2|    0   |   64   |   32   |
| line_buffer_Array_V_1_0_3|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_0|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_1|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_2|    0   |   64   |   32   |
| line_buffer_Array_V_1_1_3|    0   |   64   |   32   |
| line_buffer_Array_V_2_0_0|    0   |   64   |   64   |
| line_buffer_Array_V_2_0_1|    0   |   64   |   64   |
| line_buffer_Array_V_2_0_2|    0   |   64   |   64   |
| line_buffer_Array_V_2_0_3|    0   |   64   |   64   |
| line_buffer_Array_V_3_0_0|    0   |   64   |   32   |
| line_buffer_Array_V_3_0_1|    0   |   64   |   32   |
| line_buffer_Array_V_3_0_2|    0   |   64   |   32   |
| line_buffer_Array_V_3_0_3|    0   |   64   |   32   |
|          outidx          |    0   |    2   |    5   |
|          outidx3         |    0   |    2   |    4   |
|           w11_V          |    5   |    0   |    0   |
|           w2_V           |    0   |    6   |   11   |
|           w6_V           |    0   |    6   |   14   |
+--------------------------+--------+--------+--------+
|           Total          |    7   |  1424  |  1058  |
+--------------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  in_local_V_data_0_V_reg_781  |   16   |
|  in_local_V_data_1_V_reg_787  |   16   |
|  in_local_V_data_2_V_reg_793  |   16   |
|is_last_0_i_loc_channel_reg_955|    1   |
|  out_local_V_data_0_V_reg_799 |   16   |
| out_local_V_data_10_V_reg_859 |   16   |
| out_local_V_data_11_V_reg_865 |   16   |
| out_local_V_data_12_V_reg_871 |   16   |
|  out_local_V_data_1_V_reg_805 |   16   |
|  out_local_V_data_2_V_reg_811 |   16   |
|  out_local_V_data_3_V_reg_817 |   16   |
|  out_local_V_data_4_V_reg_823 |   16   |
|  out_local_V_data_5_V_reg_829 |   16   |
|  out_local_V_data_6_V_reg_835 |   16   |
|  out_local_V_data_7_V_reg_841 |   16   |
|  out_local_V_data_8_V_reg_847 |   16   |
|  out_local_V_data_9_V_reg_853 |   16   |
|      tmp_data_V_0_reg_877     |   16   |
|     tmp_data_V_10_reg_937     |   16   |
|     tmp_data_V_11_reg_943     |   16   |
|     tmp_data_V_12_reg_949     |   16   |
|      tmp_data_V_1_reg_883     |   16   |
|      tmp_data_V_2_reg_889     |   16   |
|      tmp_data_V_3_reg_895     |   16   |
|      tmp_data_V_4_reg_901     |   16   |
|      tmp_data_V_5_reg_907     |   16   |
|      tmp_data_V_6_reg_913     |   16   |
|     tmp_data_V_727_reg_919    |   16   |
|      tmp_data_V_8_reg_925     |   16   |
|      tmp_data_V_9_reg_931     |   16   |
+-------------------------------+--------+
|             Total             |   465  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |  1480  |  60651 |  16859 |
|   Memory  |    7   |    -   |    -   |  1424  |  1058  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   465  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   16   |  1480  |  62540 |  17917 |
+-----------+--------+--------+--------+--------+--------+
