// Seed: 2828383474
module module_0 (
    output wire id_0,
    output tri  id_1,
    output tri0 id_2,
    input  tri  id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4
    , id_9,
    output wor id_5,
    input wand id_6,
    input supply0 id_7
);
  wire id_10;
  or (id_5, id_1, id_3, id_7, id_10, id_6, id_2);
  module_0(
      id_5, id_5, id_5, id_1, id_5
  );
endmodule
module module_2 (
    output tri0  id_0,
    input  wire  id_1,
    input  tri   id_2,
    output uwire id_3,
    output wor   id_4,
    output tri0  id_5
);
  tri id_7 = id_7;
  assign id_3 = 1 == 1;
  assign id_5 = id_2 - id_2 ? id_7 : 1;
  specify
    (id_8 => id_9) = 1;
    (id_10 => id_11) = 1;
  endspecify module_0(
      id_0, id_7, id_7, id_7, id_7
  );
endmodule
