

================================================================
== Vivado HLS Report for 'matrixmult'
================================================================
* Date:           Fri Aug 14 23:34:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        MatrixMult_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  681|  681|  681|  681|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  680|  680|       170|          -|          -|     4|    no    |
        | + Loop 1.1      |  168|  168|        42|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |   40|   40|        10|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    108|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     95|    -|
|Register         |        -|      -|     105|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     453|    914|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |matrixmult_fadd_3bkb_U1  |matrixmult_fadd_3bkb  |        0|      2|  205|  390|    0|
    |matrixmult_fmul_3cud_U2  |matrixmult_fmul_3cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_213_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln11_fu_191_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln13_fu_165_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_131_p2           |     +    |      0|  0|  12|           3|           1|
    |j_fu_155_p2           |     +    |      0|  0|  12|           3|           1|
    |k_fu_181_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln10_fu_175_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln5_fu_125_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln7_fu_149_p2    |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 108|          36|          33|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  59|         14|    1|         14|
    |i_0_reg_68    |   9|          2|    3|          6|
    |j_0_reg_79    |   9|          2|    3|          6|
    |k_0_reg_103   |   9|          2|    3|          6|
    |sum_0_reg_90  |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  95|         22|   42|         96|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  13|   0|   13|          0|
    |i_0_reg_68         |   3|   0|    3|          0|
    |i_reg_226          |   3|   0|    3|          0|
    |j_0_reg_79         |   3|   0|    3|          0|
    |j_reg_240          |   3|   0|    3|          0|
    |k_0_reg_103        |   3|   0|    3|          0|
    |k_reg_258          |   3|   0|    3|          0|
    |res_addr_reg_250   |   4|   0|    4|          0|
    |sum_0_reg_90       |  32|   0|   32|          0|
    |tmp_reg_283        |  32|   0|   32|          0|
    |zext_ln13_reg_245  |   3|   0|    6|          3|
    |zext_ln7_reg_231   |   3|   0|    6|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 105|   0|  111|          6|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  matrixmult  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  matrixmult  | return value |
|A_address0    | out |    4|  ap_memory |       A      |     array    |
|A_ce0         | out |    1|  ap_memory |       A      |     array    |
|A_q0          |  in |   32|  ap_memory |       A      |     array    |
|B_address0    | out |    4|  ap_memory |       B      |     array    |
|B_ce0         | out |    1|  ap_memory |       B      |     array    |
|B_q0          |  in |   32|  ap_memory |       B      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

