
PwmTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002fe4  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000099c  20070000  00082fe4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000001fc  2007099c  00083980  0001099c  2**2
                  ALLOC
  3 .stack        00002000  20070b98  00083b7c  0001099c  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0001099c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000109c5  2**0
                  CONTENTS, READONLY
  6 .debug_info   000118b3  00000000  00000000  00010a20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002dd2  00000000  00000000  000222d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005750  00000000  00000000  000250a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000bc0  00000000  00000000  0002a7f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a68  00000000  00000000  0002b3b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000196cd  00000000  00000000  0002be1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012a23  00000000  00000000  000454ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006222f  00000000  00000000  00057f0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001bb0  00000000  00000000  000ba13c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b98 	.word	0x20072b98
   80004:	000812a9 	.word	0x000812a9
   80008:	000812a5 	.word	0x000812a5
   8000c:	000812a5 	.word	0x000812a5
   80010:	000812a5 	.word	0x000812a5
   80014:	000812a5 	.word	0x000812a5
   80018:	000812a5 	.word	0x000812a5
	...
   8002c:	000812a5 	.word	0x000812a5
   80030:	000812a5 	.word	0x000812a5
   80034:	00000000 	.word	0x00000000
   80038:	000812a5 	.word	0x000812a5
   8003c:	000812a5 	.word	0x000812a5
   80040:	000812a5 	.word	0x000812a5
   80044:	000812a5 	.word	0x000812a5
   80048:	000812a5 	.word	0x000812a5
   8004c:	000812a5 	.word	0x000812a5
   80050:	000812a5 	.word	0x000812a5
   80054:	000812a5 	.word	0x000812a5
   80058:	000812a5 	.word	0x000812a5
   8005c:	000812a5 	.word	0x000812a5
   80060:	000812a5 	.word	0x000812a5
   80064:	000812a5 	.word	0x000812a5
   80068:	00000000 	.word	0x00000000
   8006c:	00081025 	.word	0x00081025
   80070:	00081039 	.word	0x00081039
   80074:	0008104d 	.word	0x0008104d
   80078:	00081061 	.word	0x00081061
	...
   80084:	000804d1 	.word	0x000804d1
   80088:	000806a5 	.word	0x000806a5
   8008c:	000812a5 	.word	0x000812a5
   80090:	000812a5 	.word	0x000812a5
   80094:	000812a5 	.word	0x000812a5
   80098:	000812a5 	.word	0x000812a5
   8009c:	000812a5 	.word	0x000812a5
   800a0:	000812a5 	.word	0x000812a5
   800a4:	00000000 	.word	0x00000000
   800a8:	000812a5 	.word	0x000812a5
   800ac:	000812a5 	.word	0x000812a5
   800b0:	000812a5 	.word	0x000812a5
   800b4:	000812a5 	.word	0x000812a5
   800b8:	000812a5 	.word	0x000812a5
   800bc:	000812a5 	.word	0x000812a5
   800c0:	000812a5 	.word	0x000812a5
   800c4:	000812a5 	.word	0x000812a5
   800c8:	000812a5 	.word	0x000812a5
   800cc:	000812a5 	.word	0x000812a5
   800d0:	000812a5 	.word	0x000812a5
   800d4:	000812a5 	.word	0x000812a5
   800d8:	000812a5 	.word	0x000812a5
   800dc:	000812a5 	.word	0x000812a5
   800e0:	000812a5 	.word	0x000812a5
   800e4:	000812a5 	.word	0x000812a5
   800e8:	000812a5 	.word	0x000812a5
   800ec:	000812a5 	.word	0x000812a5
   800f0:	000812a5 	.word	0x000812a5

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2007099c 	.word	0x2007099c
   80110:	00000000 	.word	0x00000000
   80114:	00082fe4 	.word	0x00082fe4

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00082fe4 	.word	0x00082fe4
   8013c:	200709a0 	.word	0x200709a0
   80140:	00082fe4 	.word	0x00082fe4
   80144:	00000000 	.word	0x00000000

00080148 <main>:
extern int objects[3][2];



void main()
{
   80148:	b580      	push	{r7, lr}
	/* Initialize the SAM system */
	SystemInit();
   8014a:	4b12      	ldr	r3, [pc, #72]	; (80194 <main+0x4c>)
   8014c:	4798      	blx	r3
	/*Initialize the board configurations*/
	board_init();
   8014e:	4b12      	ldr	r3, [pc, #72]	; (80198 <main+0x50>)
   80150:	4798      	blx	r3
	configureConsole();
   80152:	4b12      	ldr	r3, [pc, #72]	; (8019c <main+0x54>)
   80154:	4798      	blx	r3
	configInterrupts();
   80156:	4b12      	ldr	r3, [pc, #72]	; (801a0 <main+0x58>)
   80158:	4798      	blx	r3
	PWM_init();
   8015a:	4b12      	ldr	r3, [pc, #72]	; (801a4 <main+0x5c>)
   8015c:	4798      	blx	r3
    delay_s(2);
   8015e:	4812      	ldr	r0, [pc, #72]	; (801a8 <main+0x60>)
   80160:	4d12      	ldr	r5, [pc, #72]	; (801ac <main+0x64>)
   80162:	47a8      	blx	r5

	 delay_s(1);
   80164:	4812      	ldr	r0, [pc, #72]	; (801b0 <main+0x68>)
   80166:	47a8      	blx	r5
	 getDirection();
   80168:	4f12      	ldr	r7, [pc, #72]	; (801b4 <main+0x6c>)
   8016a:	47b8      	blx	r7
	 driveTo(objects[0][0],objects[0][1]);
   8016c:	4c12      	ldr	r4, [pc, #72]	; (801b8 <main+0x70>)
   8016e:	6820      	ldr	r0, [r4, #0]
   80170:	6861      	ldr	r1, [r4, #4]
   80172:	4e12      	ldr	r6, [pc, #72]	; (801bc <main+0x74>)
   80174:	47b0      	blx	r6
	 delay_s(10);
   80176:	f8df 8048 	ldr.w	r8, [pc, #72]	; 801c0 <main+0x78>
   8017a:	4640      	mov	r0, r8
   8017c:	47a8      	blx	r5
	 getDirection();
   8017e:	47b8      	blx	r7
	 driveTo(objects[1][0],objects[1][1]);
   80180:	68a0      	ldr	r0, [r4, #8]
   80182:	68e1      	ldr	r1, [r4, #12]
   80184:	47b0      	blx	r6
	 delay_s(10);
   80186:	4640      	mov	r0, r8
   80188:	47a8      	blx	r5
	 getDirection();
   8018a:	47b8      	blx	r7
	 driveTo(objects[2][0],objects[2][1]);
   8018c:	6920      	ldr	r0, [r4, #16]
   8018e:	6961      	ldr	r1, [r4, #20]
   80190:	47b0      	blx	r6
   80192:	e7fe      	b.n	80192 <main+0x4a>
   80194:	2007000d 	.word	0x2007000d
   80198:	00080d51 	.word	0x00080d51
   8019c:	0008053d 	.word	0x0008053d
   801a0:	000805fd 	.word	0x000805fd
   801a4:	00080c95 	.word	0x00080c95
   801a8:	00b71b00 	.word	0x00b71b00
   801ac:	20070001 	.word	0x20070001
   801b0:	005b8d80 	.word	0x005b8d80
   801b4:	00080905 	.word	0x00080905
   801b8:	2007013c 	.word	0x2007013c
   801bc:	00080829 	.word	0x00080829
   801c0:	03938700 	.word	0x03938700

000801c4 <stringToInt>:
int x2 = 0;
int x3 = 0; //irrelevant
int x4 = 0; //irrelevant
char rx[16];
	
	void stringToInt(int *p_variable, char *p_string) {
   801c4:	b410      	push	{r4}
		int multiplier = 1;
		if(*p_string == '-') {
   801c6:	780b      	ldrb	r3, [r1, #0]
   801c8:	2b2d      	cmp	r3, #45	; 0x2d
   801ca:	d103      	bne.n	801d4 <stringToInt+0x10>
			multiplier = -1;
			*p_string++;
   801cc:	3101      	adds	r1, #1
char rx[16];
	
	void stringToInt(int *p_variable, char *p_string) {
		int multiplier = 1;
		if(*p_string == '-') {
			multiplier = -1;
   801ce:	f04f 32ff 	mov.w	r2, #4294967295
   801d2:	e007      	b.n	801e4 <stringToInt+0x20>
			*p_string++;
		}else {
			*p_variable = (*p_string++ - '0') * 1000;
   801d4:	3101      	adds	r1, #1
   801d6:	3b30      	subs	r3, #48	; 0x30
   801d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   801dc:	fb02 f303 	mul.w	r3, r2, r3
   801e0:	6003      	str	r3, [r0, #0]
int x3 = 0; //irrelevant
int x4 = 0; //irrelevant
char rx[16];
	
	void stringToInt(int *p_variable, char *p_string) {
		int multiplier = 1;
   801e2:	2201      	movs	r2, #1
			multiplier = -1;
			*p_string++;
		}else {
			*p_variable = (*p_string++ - '0') * 1000;
		}
		if(*p_string == '-') {
   801e4:	780b      	ldrb	r3, [r1, #0]
   801e6:	2b2d      	cmp	r3, #45	; 0x2d
   801e8:	d103      	bne.n	801f2 <stringToInt+0x2e>
			multiplier = -1;
			*p_string++;
   801ea:	3101      	adds	r1, #1
			*p_string++;
		}else {
			*p_variable = (*p_string++ - '0') * 1000;
		}
		if(*p_string == '-') {
			multiplier = -1;
   801ec:	f04f 32ff 	mov.w	r2, #4294967295
   801f0:	e005      	b.n	801fe <stringToInt+0x3a>
			*p_string++;
			}else {
			*p_variable = (*p_string++ - '0') * 100;
   801f2:	3101      	adds	r1, #1
   801f4:	3b30      	subs	r3, #48	; 0x30
   801f6:	2464      	movs	r4, #100	; 0x64
   801f8:	fb04 f303 	mul.w	r3, r4, r3
   801fc:	6003      	str	r3, [r0, #0]
		}
		if(*p_string == '-') {
   801fe:	780b      	ldrb	r3, [r1, #0]
   80200:	2b2d      	cmp	r3, #45	; 0x2d
   80202:	d103      	bne.n	8020c <stringToInt+0x48>
			multiplier = -1;
			*p_string++;
   80204:	3101      	adds	r1, #1
			*p_string++;
			}else {
			*p_variable = (*p_string++ - '0') * 100;
		}
		if(*p_string == '-') {
			multiplier = -1;
   80206:	f04f 32ff 	mov.w	r2, #4294967295
   8020a:	e005      	b.n	80218 <stringToInt+0x54>
			*p_string++;
			}else {
			*p_variable = (*p_string++ - '0') * 10;
   8020c:	3101      	adds	r1, #1
   8020e:	3b30      	subs	r3, #48	; 0x30
   80210:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80214:	005b      	lsls	r3, r3, #1
   80216:	6003      	str	r3, [r0, #0]
		}
		if(*p_string == '-') {
   80218:	780b      	ldrb	r3, [r1, #0]
   8021a:	2b2d      	cmp	r3, #45	; 0x2d
			multiplier = -1;
			*p_string++;
			}else {
			*p_variable = (*p_string++ - '0');
   8021c:	bf1a      	itte	ne
   8021e:	3b30      	subne	r3, #48	; 0x30
   80220:	6003      	strne	r3, [r0, #0]
			*p_string++;
			}else {
			*p_variable = (*p_string++ - '0') * 10;
		}
		if(*p_string == '-') {
			multiplier = -1;
   80222:	f04f 32ff 	moveq.w	r2, #4294967295
			*p_string++;
			}else {
			*p_variable = (*p_string++ - '0');
		}
		*p_variable = *p_variable * multiplier;
   80226:	6803      	ldr	r3, [r0, #0]
   80228:	fb02 f203 	mul.w	r2, r2, r3
   8022c:	6002      	str	r2, [r0, #0]
	}
   8022e:	f85d 4b04 	ldr.w	r4, [sp], #4
   80232:	4770      	bx	lr

00080234 <getX>:
	
	
	double getX(void){
   80234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		str1[0] = rx[0];
   80238:	491c      	ldr	r1, [pc, #112]	; (802ac <getX+0x78>)
   8023a:	4b1d      	ldr	r3, [pc, #116]	; (802b0 <getX+0x7c>)
   8023c:	781a      	ldrb	r2, [r3, #0]
   8023e:	700a      	strb	r2, [r1, #0]
		str1[1] = rx[1];
   80240:	785a      	ldrb	r2, [r3, #1]
   80242:	704a      	strb	r2, [r1, #1]
		str1[2] = rx[2];
   80244:	789a      	ldrb	r2, [r3, #2]
   80246:	708a      	strb	r2, [r1, #2]
		str1[3] = rx[3];
   80248:	78da      	ldrb	r2, [r3, #3]
   8024a:	70ca      	strb	r2, [r1, #3]
		
		str2[0] = rx[4];
   8024c:	4e19      	ldr	r6, [pc, #100]	; (802b4 <getX+0x80>)
   8024e:	791a      	ldrb	r2, [r3, #4]
   80250:	7032      	strb	r2, [r6, #0]
		str2[1] = rx[5];
   80252:	795a      	ldrb	r2, [r3, #5]
   80254:	7072      	strb	r2, [r6, #1]
		str2[2] = rx[6];
   80256:	799a      	ldrb	r2, [r3, #6]
   80258:	70b2      	strb	r2, [r6, #2]
		str2[3] = rx[7];
   8025a:	79da      	ldrb	r2, [r3, #7]
   8025c:	70f2      	strb	r2, [r6, #3]
		
		str3[0] = rx[8];
   8025e:	4d16      	ldr	r5, [pc, #88]	; (802b8 <getX+0x84>)
   80260:	7a1a      	ldrb	r2, [r3, #8]
   80262:	702a      	strb	r2, [r5, #0]
		str3[1] = rx[9];
   80264:	7a5a      	ldrb	r2, [r3, #9]
   80266:	706a      	strb	r2, [r5, #1]
		str3[2] = rx[10];
   80268:	7a9a      	ldrb	r2, [r3, #10]
   8026a:	70aa      	strb	r2, [r5, #2]
		str3[3] = rx[11];
   8026c:	7ada      	ldrb	r2, [r3, #11]
   8026e:	70ea      	strb	r2, [r5, #3]
		
		str4[0] = rx[12];
   80270:	4c12      	ldr	r4, [pc, #72]	; (802bc <getX+0x88>)
   80272:	7b1a      	ldrb	r2, [r3, #12]
   80274:	7022      	strb	r2, [r4, #0]
		str4[1] = rx[13];
   80276:	7b5a      	ldrb	r2, [r3, #13]
   80278:	7062      	strb	r2, [r4, #1]
		str4[2] = rx[14];
   8027a:	7b9a      	ldrb	r2, [r3, #14]
   8027c:	70a2      	strb	r2, [r4, #2]
		str4[3] = rx[15];
   8027e:	7bdb      	ldrb	r3, [r3, #15]
   80280:	70e3      	strb	r3, [r4, #3]
		
		stringToInt(&x1, str1);//x1
   80282:	f8df 8050 	ldr.w	r8, [pc, #80]	; 802d4 <getX+0xa0>
   80286:	4640      	mov	r0, r8
   80288:	4f0d      	ldr	r7, [pc, #52]	; (802c0 <getX+0x8c>)
   8028a:	47b8      	blx	r7
		stringToInt(&x2, str2);//y1
   8028c:	480d      	ldr	r0, [pc, #52]	; (802c4 <getX+0x90>)
   8028e:	4631      	mov	r1, r6
   80290:	47b8      	blx	r7
		stringToInt(&x3, str3);
   80292:	480d      	ldr	r0, [pc, #52]	; (802c8 <getX+0x94>)
   80294:	4629      	mov	r1, r5
   80296:	47b8      	blx	r7
		stringToInt(&x4, str4);
   80298:	480c      	ldr	r0, [pc, #48]	; (802cc <getX+0x98>)
   8029a:	4621      	mov	r1, r4
   8029c:	47b8      	blx	r7
		return (double) x1;
   8029e:	f8d8 0000 	ldr.w	r0, [r8]
   802a2:	4b0b      	ldr	r3, [pc, #44]	; (802d0 <getX+0x9c>)
   802a4:	4798      	blx	r3
		 
	}
   802a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802aa:	bf00      	nop
   802ac:	20070b34 	.word	0x20070b34
   802b0:	20070b24 	.word	0x20070b24
   802b4:	20070b38 	.word	0x20070b38
   802b8:	20070b20 	.word	0x20070b20
   802bc:	20070b1c 	.word	0x20070b1c
   802c0:	000801c5 	.word	0x000801c5
   802c4:	200709bc 	.word	0x200709bc
   802c8:	200709c0 	.word	0x200709c0
   802cc:	200709c4 	.word	0x200709c4
   802d0:	00081c0d 	.word	0x00081c0d
   802d4:	200709b8 	.word	0x200709b8

000802d8 <getY>:
	double getY(void){
   802d8:	b508      	push	{r3, lr}
		return (double) x2;
   802da:	4b02      	ldr	r3, [pc, #8]	; (802e4 <getY+0xc>)
   802dc:	6818      	ldr	r0, [r3, #0]
   802de:	4b02      	ldr	r3, [pc, #8]	; (802e8 <getY+0x10>)
   802e0:	4798      	blx	r3
	}
   802e2:	bd08      	pop	{r3, pc}
   802e4:	200709bc 	.word	0x200709bc
   802e8:	00081c0d 	.word	0x00081c0d

000802ec <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   802ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   802f0:	b083      	sub	sp, #12
   802f2:	4605      	mov	r5, r0
	while (len) {
   802f4:	4690      	mov	r8, r2
   802f6:	2a00      	cmp	r2, #0
   802f8:	d047      	beq.n	8038a <usart_serial_read_packet+0x9e>
   802fa:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   802fc:	4f25      	ldr	r7, [pc, #148]	; (80394 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   802fe:	4c26      	ldr	r4, [pc, #152]	; (80398 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80300:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 803ac <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80304:	f8df b094 	ldr.w	fp, [pc, #148]	; 8039c <usart_serial_read_packet+0xb0>
   80308:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   8030c:	2300      	movs	r3, #0
   8030e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80310:	4b22      	ldr	r3, [pc, #136]	; (8039c <usart_serial_read_packet+0xb0>)
   80312:	429d      	cmp	r5, r3
   80314:	d106      	bne.n	80324 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80316:	4658      	mov	r0, fp
   80318:	4649      	mov	r1, r9
   8031a:	4b21      	ldr	r3, [pc, #132]	; (803a0 <usart_serial_read_packet+0xb4>)
   8031c:	4798      	blx	r3
   8031e:	2800      	cmp	r0, #0
   80320:	d1f9      	bne.n	80316 <usart_serial_read_packet+0x2a>
   80322:	e019      	b.n	80358 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80324:	4b1f      	ldr	r3, [pc, #124]	; (803a4 <usart_serial_read_packet+0xb8>)
   80326:	429d      	cmp	r5, r3
   80328:	d109      	bne.n	8033e <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8032a:	4699      	mov	r9, r3
   8032c:	4648      	mov	r0, r9
   8032e:	a901      	add	r1, sp, #4
   80330:	47a0      	blx	r4
   80332:	2800      	cmp	r0, #0
   80334:	d1fa      	bne.n	8032c <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80336:	9b01      	ldr	r3, [sp, #4]
   80338:	f806 3c01 	strb.w	r3, [r6, #-1]
   8033c:	e017      	b.n	8036e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8033e:	4b1a      	ldr	r3, [pc, #104]	; (803a8 <usart_serial_read_packet+0xbc>)
   80340:	429d      	cmp	r5, r3
   80342:	d109      	bne.n	80358 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80344:	4699      	mov	r9, r3
   80346:	4648      	mov	r0, r9
   80348:	a901      	add	r1, sp, #4
   8034a:	47a0      	blx	r4
   8034c:	2800      	cmp	r0, #0
   8034e:	d1fa      	bne.n	80346 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80350:	9b01      	ldr	r3, [sp, #4]
   80352:	f806 3c01 	strb.w	r3, [r6, #-1]
   80356:	e014      	b.n	80382 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80358:	4555      	cmp	r5, sl
   8035a:	d108      	bne.n	8036e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   8035c:	4650      	mov	r0, sl
   8035e:	a901      	add	r1, sp, #4
   80360:	47a0      	blx	r4
   80362:	2800      	cmp	r0, #0
   80364:	d1fa      	bne.n	8035c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80366:	9b01      	ldr	r3, [sp, #4]
   80368:	f806 3c01 	strb.w	r3, [r6, #-1]
   8036c:	e009      	b.n	80382 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8036e:	42bd      	cmp	r5, r7
   80370:	d107      	bne.n	80382 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80372:	4638      	mov	r0, r7
   80374:	a901      	add	r1, sp, #4
   80376:	47a0      	blx	r4
   80378:	2800      	cmp	r0, #0
   8037a:	d1fa      	bne.n	80372 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8037c:	9b01      	ldr	r3, [sp, #4]
   8037e:	f806 3c01 	strb.w	r3, [r6, #-1]
   80382:	3601      	adds	r6, #1
   80384:	f1b8 0801 	subs.w	r8, r8, #1
   80388:	d1be      	bne.n	80308 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8038a:	2000      	movs	r0, #0
   8038c:	b003      	add	sp, #12
   8038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80392:	bf00      	nop
   80394:	400a4000 	.word	0x400a4000
   80398:	000804b9 	.word	0x000804b9
   8039c:	400e0800 	.word	0x400e0800
   803a0:	000803b1 	.word	0x000803b1
   803a4:	40098000 	.word	0x40098000
   803a8:	4009c000 	.word	0x4009c000
   803ac:	400a0000 	.word	0x400a0000

000803b0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   803b0:	6943      	ldr	r3, [r0, #20]
   803b2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   803b6:	bf1d      	ittte	ne
   803b8:	6983      	ldrne	r3, [r0, #24]
   803ba:	700b      	strbne	r3, [r1, #0]
	return 0;
   803bc:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   803be:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   803c0:	4770      	bx	lr
   803c2:	bf00      	nop

000803c4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   803c4:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   803c6:	010b      	lsls	r3, r1, #4
   803c8:	4293      	cmp	r3, r2
   803ca:	d90d      	bls.n	803e8 <usart_set_async_baudrate+0x24>
   803cc:	e01a      	b.n	80404 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   803ce:	6841      	ldr	r1, [r0, #4]
   803d0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   803d4:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   803d6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   803da:	6203      	str	r3, [r0, #32]

	return 0;
   803dc:	2000      	movs	r0, #0
   803de:	e020      	b.n	80422 <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   803e0:	2001      	movs	r0, #1
   803e2:	e01e      	b.n	80422 <usart_set_async_baudrate+0x5e>
   803e4:	2001      	movs	r0, #1
   803e6:	e01c      	b.n	80422 <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   803e8:	00d2      	lsls	r2, r2, #3
   803ea:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   803ee:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   803f2:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   803f4:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   803f8:	1e54      	subs	r4, r2, #1
   803fa:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   803fe:	428c      	cmp	r4, r1
   80400:	d9e9      	bls.n	803d6 <usart_set_async_baudrate+0x12>
   80402:	e7ed      	b.n	803e0 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80404:	00c9      	lsls	r1, r1, #3
   80406:	00d3      	lsls	r3, r2, #3
   80408:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   8040c:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   80410:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80412:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   80416:	1e54      	subs	r4, r2, #1
   80418:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   8041c:	428c      	cmp	r4, r1
   8041e:	d9d6      	bls.n	803ce <usart_set_async_baudrate+0xa>
   80420:	e7e0      	b.n	803e4 <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   80422:	f85d 4b04 	ldr.w	r4, [sp], #4
   80426:	4770      	bx	lr

00080428 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   80428:	4b08      	ldr	r3, [pc, #32]	; (8044c <usart_reset+0x24>)
   8042a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   8042e:	2300      	movs	r3, #0
   80430:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   80432:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80434:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   80436:	2388      	movs	r3, #136	; 0x88
   80438:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   8043a:	2324      	movs	r3, #36	; 0x24
   8043c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   8043e:	f44f 7380 	mov.w	r3, #256	; 0x100
   80442:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   80444:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   80448:	6003      	str	r3, [r0, #0]
   8044a:	4770      	bx	lr
   8044c:	55534100 	.word	0x55534100

00080450 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   80450:	b570      	push	{r4, r5, r6, lr}
   80452:	4605      	mov	r5, r0
   80454:	460c      	mov	r4, r1
   80456:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   80458:	4b0f      	ldr	r3, [pc, #60]	; (80498 <usart_init_rs232+0x48>)
   8045a:	4798      	blx	r3

	ul_reg_val = 0;
   8045c:	2100      	movs	r1, #0
   8045e:	4b0f      	ldr	r3, [pc, #60]	; (8049c <usart_init_rs232+0x4c>)
   80460:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   80462:	b19c      	cbz	r4, 8048c <usart_init_rs232+0x3c>
   80464:	4628      	mov	r0, r5
   80466:	6821      	ldr	r1, [r4, #0]
   80468:	4632      	mov	r2, r6
   8046a:	4b0d      	ldr	r3, [pc, #52]	; (804a0 <usart_init_rs232+0x50>)
   8046c:	4798      	blx	r3
   8046e:	4603      	mov	r3, r0
   80470:	b970      	cbnz	r0, 80490 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80472:	68a1      	ldr	r1, [r4, #8]
   80474:	6862      	ldr	r2, [r4, #4]
   80476:	430a      	orrs	r2, r1
   80478:	6921      	ldr	r1, [r4, #16]
   8047a:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   8047c:	68e0      	ldr	r0, [r4, #12]
   8047e:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80480:	4906      	ldr	r1, [pc, #24]	; (8049c <usart_init_rs232+0x4c>)
   80482:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   80484:	6869      	ldr	r1, [r5, #4]
   80486:	430a      	orrs	r2, r1
   80488:	606a      	str	r2, [r5, #4]

	return 0;
   8048a:	e002      	b.n	80492 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   8048c:	2301      	movs	r3, #1
   8048e:	e000      	b.n	80492 <usart_init_rs232+0x42>
   80490:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   80492:	4618      	mov	r0, r3
   80494:	bd70      	pop	{r4, r5, r6, pc}
   80496:	bf00      	nop
   80498:	00080429 	.word	0x00080429
   8049c:	200709c8 	.word	0x200709c8
   804a0:	000803c5 	.word	0x000803c5

000804a4 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   804a4:	2340      	movs	r3, #64	; 0x40
   804a6:	6003      	str	r3, [r0, #0]
   804a8:	4770      	bx	lr
   804aa:	bf00      	nop

000804ac <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   804ac:	2310      	movs	r3, #16
   804ae:	6003      	str	r3, [r0, #0]
   804b0:	4770      	bx	lr
   804b2:	bf00      	nop

000804b4 <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
   804b4:	6081      	str	r1, [r0, #8]
   804b6:	4770      	bx	lr

000804b8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   804b8:	6943      	ldr	r3, [r0, #20]
   804ba:	f013 0f01 	tst.w	r3, #1
   804be:	d005      	beq.n	804cc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   804c0:	6983      	ldr	r3, [r0, #24]
   804c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   804c6:	600b      	str	r3, [r1, #0]

	return 0;
   804c8:	2000      	movs	r0, #0
   804ca:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   804cc:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   804ce:	4770      	bx	lr

000804d0 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   804d0:	b500      	push	{lr}
   804d2:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   804d4:	4813      	ldr	r0, [pc, #76]	; (80524 <USART0_Handler+0x54>)
   804d6:	f10d 0107 	add.w	r1, sp, #7
   804da:	2201      	movs	r2, #1
   804dc:	4b12      	ldr	r3, [pc, #72]	; (80528 <USART0_Handler+0x58>)
   804de:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   804e0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   804e2:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   804e6:	2200      	movs	r2, #0
   804e8:	4b10      	ldr	r3, [pc, #64]	; (8052c <USART0_Handler+0x5c>)
   804ea:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   804ec:	4b10      	ldr	r3, [pc, #64]	; (80530 <USART0_Handler+0x60>)
   804ee:	781a      	ldrb	r2, [r3, #0]
   804f0:	3201      	adds	r2, #1
   804f2:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   804f4:	4b0f      	ldr	r3, [pc, #60]	; (80534 <USART0_Handler+0x64>)
   804f6:	781b      	ldrb	r3, [r3, #0]
   804f8:	f89d 1007 	ldrb.w	r1, [sp, #7]
   804fc:	4a0e      	ldr	r2, [pc, #56]	; (80538 <USART0_Handler+0x68>)
   804fe:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80500:	2b9b      	cmp	r3, #155	; 0x9b
   80502:	d103      	bne.n	8050c <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80504:	2200      	movs	r2, #0
   80506:	4b0b      	ldr	r3, [pc, #44]	; (80534 <USART0_Handler+0x64>)
   80508:	701a      	strb	r2, [r3, #0]
   8050a:	e002      	b.n	80512 <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   8050c:	3301      	adds	r3, #1
   8050e:	4a09      	ldr	r2, [pc, #36]	; (80534 <USART0_Handler+0x64>)
   80510:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80512:	2201      	movs	r2, #1
   80514:	4b05      	ldr	r3, [pc, #20]	; (8052c <USART0_Handler+0x5c>)
   80516:	701a      	strb	r2, [r3, #0]
   80518:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8051c:	b662      	cpsie	i
}
   8051e:	b003      	add	sp, #12
   80520:	f85d fb04 	ldr.w	pc, [sp], #4
   80524:	40098000 	.word	0x40098000
   80528:	000802ed 	.word	0x000802ed
   8052c:	20070154 	.word	0x20070154
   80530:	20070a69 	.word	0x20070a69
   80534:	20070a68 	.word	0x20070a68
   80538:	200709cc 	.word	0x200709cc

0008053c <configureConsole>:
// }

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   8053c:	b530      	push	{r4, r5, lr}
   8053e:	b087      	sub	sp, #28
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80540:	4c0e      	ldr	r4, [pc, #56]	; (8057c <configureConsole+0x40>)
   80542:	4620      	mov	r0, r4
   80544:	4d0e      	ldr	r5, [pc, #56]	; (80580 <configureConsole+0x44>)
   80546:	47a8      	blx	r5
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   80548:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   8054c:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   8054e:	23c0      	movs	r3, #192	; 0xc0
   80550:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   80552:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80556:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   80558:	2300      	movs	r3, #0
   8055a:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   8055c:	9304      	str	r3, [sp, #16]
   8055e:	2012      	movs	r0, #18
   80560:	47a8      	blx	r5
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   80562:	4620      	mov	r0, r4
   80564:	4669      	mov	r1, sp
   80566:	4a07      	ldr	r2, [pc, #28]	; (80584 <configureConsole+0x48>)
   80568:	4b07      	ldr	r3, [pc, #28]	; (80588 <configureConsole+0x4c>)
   8056a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   8056c:	4620      	mov	r0, r4
   8056e:	4b07      	ldr	r3, [pc, #28]	; (8058c <configureConsole+0x50>)
   80570:	4798      	blx	r3
		usart_enable_rx(p_usart);
   80572:	4620      	mov	r0, r4
   80574:	4b06      	ldr	r3, [pc, #24]	; (80590 <configureConsole+0x54>)
   80576:	4798      	blx	r3
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(BOARD_USART1_BASE);
	usart_serial_init(CONF_UART, &uart_serial_options);
   80578:	b007      	add	sp, #28
   8057a:	bd30      	pop	{r4, r5, pc}
   8057c:	4009c000 	.word	0x4009c000
   80580:	00081075 	.word	0x00081075
   80584:	0501bd00 	.word	0x0501bd00
   80588:	00080451 	.word	0x00080451
   8058c:	000804a5 	.word	0x000804a5
   80590:	000804ad 	.word	0x000804ad

00080594 <pin12_edge_handler>:
	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);

}

// Handler which calls when pin 53 is toggle.
void pin12_edge_handler(const uint32_t id, const uint32_t index){
   80594:	b508      	push	{r3, lr}
	// Check if pin 53 is high
	if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   80596:	4808      	ldr	r0, [pc, #32]	; (805b8 <pin12_edge_handler+0x24>)
   80598:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8059c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   805a0:	4b06      	ldr	r3, [pc, #24]	; (805bc <pin12_edge_handler+0x28>)
   805a2:	4798      	blx	r3
   805a4:	b130      	cbz	r0, 805b4 <pin12_edge_handler+0x20>
		//increase the counter value
		counter_2++;
   805a6:	4b06      	ldr	r3, [pc, #24]	; (805c0 <pin12_edge_handler+0x2c>)
   805a8:	881a      	ldrh	r2, [r3, #0]
   805aa:	3201      	adds	r2, #1
   805ac:	801a      	strh	r2, [r3, #0]
		c2Loop = true;
   805ae:	2201      	movs	r2, #1
   805b0:	4b04      	ldr	r3, [pc, #16]	; (805c4 <pin12_edge_handler+0x30>)
   805b2:	701a      	strb	r2, [r3, #0]
   805b4:	bd08      	pop	{r3, pc}
   805b6:	bf00      	nop
   805b8:	400e1200 	.word	0x400e1200
   805bc:	00080dc9 	.word	0x00080dc9
   805c0:	20070a6e 	.word	0x20070a6e
   805c4:	20070139 	.word	0x20070139

000805c8 <pin14_edge_handler>:
		//printf("\n c1= %d",counter_1);
	}
}

// Handler which calls when pin 51 is toggle.
void pin14_edge_handler(const uint32_t id, const uint32_t index){
   805c8:	b508      	push	{r3, lr}
	// Checks if pin 51 is high
	if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   805ca:	4808      	ldr	r0, [pc, #32]	; (805ec <pin14_edge_handler+0x24>)
   805cc:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   805d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   805d4:	4b06      	ldr	r3, [pc, #24]	; (805f0 <pin14_edge_handler+0x28>)
   805d6:	4798      	blx	r3
   805d8:	b130      	cbz	r0, 805e8 <pin14_edge_handler+0x20>
	//Increase the counter value
			counter_1++;
   805da:	4b06      	ldr	r3, [pc, #24]	; (805f4 <pin14_edge_handler+0x2c>)
   805dc:	881a      	ldrh	r2, [r3, #0]
   805de:	3201      	adds	r2, #1
   805e0:	801a      	strh	r2, [r3, #0]
			c1Loop = true;
   805e2:	2201      	movs	r2, #1
   805e4:	4b04      	ldr	r3, [pc, #16]	; (805f8 <pin14_edge_handler+0x30>)
   805e6:	701a      	strb	r2, [r3, #0]
   805e8:	bd08      	pop	{r3, pc}
   805ea:	bf00      	nop
   805ec:	400e1000 	.word	0x400e1000
   805f0:	00080dc9 	.word	0x00080dc9
   805f4:	20070a6c 	.word	0x20070a6c
   805f8:	20070138 	.word	0x20070138

000805fc <configInterrupts>:
 char rx[16];
 bool c1Loop = true;
 bool c2Loop = true;


void configInterrupts(void){
   805fc:	b570      	push	{r4, r5, r6, lr}
   805fe:	b082      	sub	sp, #8

	//Enable the module clock to the PIOB peripheral
	pmc_enable_periph_clk(ID_PIOB);
   80600:	200c      	movs	r0, #12
   80602:	4c1d      	ldr	r4, [pc, #116]	; (80678 <configInterrupts+0x7c>)
   80604:	47a0      	blx	r4
	//Enable the module clock to the PIOC peripheral
	pmc_enable_periph_clk(ID_PIOC);
   80606:	200d      	movs	r0, #13
   80608:	47a0      	blx	r4
	//Set pin 12 direction on PIOC as input, with pullup
	pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   8060a:	4d1c      	ldr	r5, [pc, #112]	; (8067c <configInterrupts+0x80>)
   8060c:	4628      	mov	r0, r5
   8060e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80612:	2201      	movs	r2, #1
   80614:	4e1a      	ldr	r6, [pc, #104]	; (80680 <configInterrupts+0x84>)
   80616:	47b0      	blx	r6
	//Set pin 14 direction on PIOB as input, with pullup
	pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   80618:	4c1a      	ldr	r4, [pc, #104]	; (80684 <configInterrupts+0x88>)
   8061a:	4620      	mov	r0, r4
   8061c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80620:	2201      	movs	r2, #1
   80622:	47b0      	blx	r6
	//Configure the input pin 12 interrupt mode and handler
	pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_EDGE, pin12_edge_handler);
   80624:	4b18      	ldr	r3, [pc, #96]	; (80688 <configInterrupts+0x8c>)
   80626:	9300      	str	r3, [sp, #0]
   80628:	4628      	mov	r0, r5
   8062a:	210d      	movs	r1, #13
   8062c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80630:	2340      	movs	r3, #64	; 0x40
   80632:	4e16      	ldr	r6, [pc, #88]	; (8068c <configInterrupts+0x90>)
   80634:	47b0      	blx	r6
	//Configure the input pin 14 interrupt mode and handler
	pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_EDGE, pin14_edge_handler);
   80636:	4b16      	ldr	r3, [pc, #88]	; (80690 <configInterrupts+0x94>)
   80638:	9300      	str	r3, [sp, #0]
   8063a:	4620      	mov	r0, r4
   8063c:	210c      	movs	r1, #12
   8063e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80642:	2340      	movs	r3, #64	; 0x40
   80644:	47b0      	blx	r6
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOC,PIO_PC12);
   80646:	4628      	mov	r0, r5
   80648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8064c:	4d11      	ldr	r5, [pc, #68]	; (80694 <configInterrupts+0x98>)
   8064e:	47a8      	blx	r5
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOB,PIO_PB14);
   80650:	4620      	mov	r0, r4
   80652:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80656:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80658:	4b0f      	ldr	r3, [pc, #60]	; (80698 <configInterrupts+0x9c>)
   8065a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8065e:	601a      	str	r2, [r3, #0]
   80660:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80664:	601a      	str	r2, [r3, #0]
   80666:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   8066a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
	//Enable interrupt handling from the PIOB module:
	NVIC_EnableIRQ(PIOB_IRQn);
	
	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
   8066c:	480b      	ldr	r0, [pc, #44]	; (8069c <configInterrupts+0xa0>)
   8066e:	2101      	movs	r1, #1
   80670:	4b0b      	ldr	r3, [pc, #44]	; (806a0 <configInterrupts+0xa4>)
   80672:	4798      	blx	r3

}
   80674:	b002      	add	sp, #8
   80676:	bd70      	pop	{r4, r5, r6, pc}
   80678:	00081075 	.word	0x00081075
   8067c:	400e1200 	.word	0x400e1200
   80680:	00080e21 	.word	0x00080e21
   80684:	400e1000 	.word	0x400e1000
   80688:	00080595 	.word	0x00080595
   8068c:	00080fe9 	.word	0x00080fe9
   80690:	000805c9 	.word	0x000805c9
   80694:	00080ead 	.word	0x00080ead
   80698:	e000e100 	.word	0xe000e100
   8069c:	4009c000 	.word	0x4009c000
   806a0:	000804b5 	.word	0x000804b5

000806a4 <USART1_Handler>:
			//printf("\n c2 = %d",counter_2);
	}
}

 void USART1_Handler() {
	 CONF_UART->US_CR |= (1 << US_CR_RSTRX);
   806a4:	4b09      	ldr	r3, [pc, #36]	; (806cc <USART1_Handler+0x28>)
   806a6:	681a      	ldr	r2, [r3, #0]
   806a8:	f042 0210 	orr.w	r2, r2, #16
   806ac:	601a      	str	r2, [r3, #0]
	 rx[c_counter++] = CONF_UART->US_RHR & US_RHR_RXCHR_Msk;
   806ae:	4808      	ldr	r0, [pc, #32]	; (806d0 <USART1_Handler+0x2c>)
   806b0:	7801      	ldrb	r1, [r0, #0]
   806b2:	1c4a      	adds	r2, r1, #1
   806b4:	b2d2      	uxtb	r2, r2
   806b6:	7002      	strb	r2, [r0, #0]
   806b8:	6998      	ldr	r0, [r3, #24]
   806ba:	4b06      	ldr	r3, [pc, #24]	; (806d4 <USART1_Handler+0x30>)
   806bc:	5458      	strb	r0, [r3, r1]
	 if (c_counter > 15)
   806be:	2a0f      	cmp	r2, #15
   806c0:	d902      	bls.n	806c8 <USART1_Handler+0x24>
	 {
		 c_counter = 0;
   806c2:	2200      	movs	r2, #0
   806c4:	4b02      	ldr	r3, [pc, #8]	; (806d0 <USART1_Handler+0x2c>)
   806c6:	701a      	strb	r2, [r3, #0]
   806c8:	4770      	bx	lr
   806ca:	bf00      	nop
   806cc:	4009c000 	.word	0x4009c000
   806d0:	20070a6a 	.word	0x20070a6a
   806d4:	20070b24 	.word	0x20070b24

000806d8 <reset_Counter>:
	 }
 }

void reset_Counter(void){
	counter_1=0;
   806d8:	2300      	movs	r3, #0
   806da:	4a02      	ldr	r2, [pc, #8]	; (806e4 <reset_Counter+0xc>)
   806dc:	8013      	strh	r3, [r2, #0]
	counter_2=0;
   806de:	4a02      	ldr	r2, [pc, #8]	; (806e8 <reset_Counter+0x10>)
   806e0:	8013      	strh	r3, [r2, #0]
   806e2:	4770      	bx	lr
   806e4:	20070a6c 	.word	0x20070a6c
   806e8:	20070a6e 	.word	0x20070a6e

000806ec <calculateDistance>:
   @param Xb the x coordinate for B
   @param Ya the y coordinate for A
   @param Yb the y coordinate for B
   return distance the distance between A and B
**/
int calculateDistance (int Xa, int Ya, int Xb, int Yb){
   806ec:	b538      	push	{r3, r4, r5, lr}
	int distance;
	int deltaX = Xb - Xa;
   806ee:	1a12      	subs	r2, r2, r0
	int deltaY = Yb - Ya;
   806f0:	1a5b      	subs	r3, r3, r1
	distance =(int) sqrt((deltaX*deltaX) + (deltaY*deltaY));
   806f2:	fb03 f303 	mul.w	r3, r3, r3
   806f6:	fb02 3502 	mla	r5, r2, r2, r3
   806fa:	4c04      	ldr	r4, [pc, #16]	; (8070c <calculateDistance+0x20>)
   806fc:	4628      	mov	r0, r5
   806fe:	47a0      	blx	r4
   80700:	4b03      	ldr	r3, [pc, #12]	; (80710 <calculateDistance+0x24>)
   80702:	4798      	blx	r3
   80704:	4b03      	ldr	r3, [pc, #12]	; (80714 <calculateDistance+0x28>)
   80706:	4798      	blx	r3
	return distance;
}
   80708:	bd38      	pop	{r3, r4, r5, pc}
   8070a:	bf00      	nop
   8070c:	00081c0d 	.word	0x00081c0d
   80710:	000816e9 	.word	0x000816e9
   80714:	0008220d 	.word	0x0008220d

00080718 <calculateAzimuthAngle>:
   @param Xb the x coordinate for B
   @param Ya the y coordinate for A
   @param Yb the y coordinate for B
   return azimutAngle the azimuth angle from A to B
**/
int calculateAzimuthAngle (int Xa, int Ya, int Xb, int Yb){
   80718:	b538      	push	{r3, r4, r5, lr}
	int azimutAngle = 0;
	int deltaX = Xb-Xa;
	int deltaY = Yb-Ya;
   8071a:	1a5b      	subs	r3, r3, r1
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
   8071c:	1a10      	subs	r0, r2, r0
   8071e:	d104      	bne.n	8072a <calculateAzimuthAngle+0x12>
	// if A and B has same x coordinate
	else if (deltaX == 0)
	{
		if (deltaY>0)
		{
			azimutAngle = 0;
   80720:	2b00      	cmp	r3, #0
   80722:	bfb4      	ite	lt
   80724:	20b4      	movlt	r0, #180	; 0xb4
   80726:	2000      	movge	r0, #0
   80728:	bd38      	pop	{r3, r4, r5, pc}
			azimutAngle = 180;
		}
		
	}
	// if A and B has same y coordinate
	else if (deltaY == 0)
   8072a:	b92b      	cbnz	r3, 80738 <calculateAzimuthAngle+0x20>
	{
		if (deltaX>0)
		{
			azimutAngle = 90;
   8072c:	2800      	cmp	r0, #0
   8072e:	bfd4      	ite	le
   80730:	f44f 7087 	movle.w	r0, #270	; 0x10e
   80734:	205a      	movgt	r0, #90	; 0x5a
   80736:	bd38      	pop	{r3, r4, r5, pc}
		}
		
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
   80738:	2800      	cmp	r0, #0
   8073a:	dd24      	ble.n	80786 <calculateAzimuthAngle+0x6e>
   8073c:	2b00      	cmp	r3, #0
   8073e:	dd0f      	ble.n	80760 <calculateAzimuthAngle+0x48>
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   80740:	4d2b      	ldr	r5, [pc, #172]	; (807f0 <calculateAzimuthAngle+0xd8>)
   80742:	fb90 f0f3 	sdiv	r0, r0, r3
   80746:	47a8      	blx	r5
   80748:	4b2a      	ldr	r3, [pc, #168]	; (807f4 <calculateAzimuthAngle+0xdc>)
   8074a:	4798      	blx	r3
   8074c:	4c2a      	ldr	r4, [pc, #168]	; (807f8 <calculateAzimuthAngle+0xe0>)
   8074e:	47a0      	blx	r4
   @param radian the angle value in radian
   return degree the angle value in degree
**/
int radianToDegree (int radian){
	int degree;
	degree = (int) radian*(180/M_PI);
   80750:	47a8      	blx	r5
   80752:	a325      	add	r3, pc, #148	; (adr r3, 807e8 <calculateAzimuthAngle+0xd0>)
   80754:	e9d3 2300 	ldrd	r2, r3, [r3]
   80758:	4d28      	ldr	r5, [pc, #160]	; (807fc <calculateAzimuthAngle+0xe4>)
   8075a:	47a8      	blx	r5
   8075c:	47a0      	blx	r4
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   8075e:	bd38      	pop	{r3, r4, r5, pc}
		} 
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
   80760:	2b00      	cmp	r3, #0
   80762:	da39      	bge.n	807d8 <calculateAzimuthAngle+0xc0>
		{
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY))  + 180);
   80764:	4d22      	ldr	r5, [pc, #136]	; (807f0 <calculateAzimuthAngle+0xd8>)
   80766:	fb90 f0f3 	sdiv	r0, r0, r3
   8076a:	47a8      	blx	r5
   8076c:	4b21      	ldr	r3, [pc, #132]	; (807f4 <calculateAzimuthAngle+0xdc>)
   8076e:	4798      	blx	r3
   80770:	4c21      	ldr	r4, [pc, #132]	; (807f8 <calculateAzimuthAngle+0xe0>)
   80772:	47a0      	blx	r4
   @param radian the angle value in radian
   return degree the angle value in degree
**/
int radianToDegree (int radian){
	int degree;
	degree = (int) radian*(180/M_PI);
   80774:	47a8      	blx	r5
   80776:	a31c      	add	r3, pc, #112	; (adr r3, 807e8 <calculateAzimuthAngle+0xd0>)
   80778:	e9d3 2300 	ldrd	r2, r3, [r3]
   8077c:	4d1f      	ldr	r5, [pc, #124]	; (807fc <calculateAzimuthAngle+0xe4>)
   8077e:	47a8      	blx	r5
   80780:	47a0      	blx	r4
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
		} 
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY))  + 180);
   80782:	30b4      	adds	r0, #180	; 0xb4
   80784:	bd38      	pop	{r3, r4, r5, pc}
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
   80786:	2800      	cmp	r0, #0
   80788:	da28      	bge.n	807dc <calculateAzimuthAngle+0xc4>
   8078a:	2b00      	cmp	r3, #0
   8078c:	da10      	bge.n	807b0 <calculateAzimuthAngle+0x98>
		{
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY) ) + 180);
   8078e:	4d18      	ldr	r5, [pc, #96]	; (807f0 <calculateAzimuthAngle+0xd8>)
   80790:	fb90 f0f3 	sdiv	r0, r0, r3
   80794:	47a8      	blx	r5
   80796:	4b17      	ldr	r3, [pc, #92]	; (807f4 <calculateAzimuthAngle+0xdc>)
   80798:	4798      	blx	r3
   8079a:	4c17      	ldr	r4, [pc, #92]	; (807f8 <calculateAzimuthAngle+0xe0>)
   8079c:	47a0      	blx	r4
   @param radian the angle value in radian
   return degree the angle value in degree
**/
int radianToDegree (int radian){
	int degree;
	degree = (int) radian*(180/M_PI);
   8079e:	47a8      	blx	r5
   807a0:	a311      	add	r3, pc, #68	; (adr r3, 807e8 <calculateAzimuthAngle+0xd0>)
   807a2:	e9d3 2300 	ldrd	r2, r3, [r3]
   807a6:	4d15      	ldr	r5, [pc, #84]	; (807fc <calculateAzimuthAngle+0xe4>)
   807a8:	47a8      	blx	r5
   807aa:	47a0      	blx	r4
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY))  + 180);
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY) ) + 180);
   807ac:	30b4      	adds	r0, #180	; 0xb4
   807ae:	bd38      	pop	{r3, r4, r5, pc}
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
   807b0:	2b00      	cmp	r3, #0
   807b2:	dd15      	ble.n	807e0 <calculateAzimuthAngle+0xc8>
		{
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY) ) + 360);
   807b4:	4d0e      	ldr	r5, [pc, #56]	; (807f0 <calculateAzimuthAngle+0xd8>)
   807b6:	fb90 f0f3 	sdiv	r0, r0, r3
   807ba:	47a8      	blx	r5
   807bc:	4b0d      	ldr	r3, [pc, #52]	; (807f4 <calculateAzimuthAngle+0xdc>)
   807be:	4798      	blx	r3
   807c0:	4c0d      	ldr	r4, [pc, #52]	; (807f8 <calculateAzimuthAngle+0xe0>)
   807c2:	47a0      	blx	r4
   @param radian the angle value in radian
   return degree the angle value in degree
**/
int radianToDegree (int radian){
	int degree;
	degree = (int) radian*(180/M_PI);
   807c4:	47a8      	blx	r5
   807c6:	a308      	add	r3, pc, #32	; (adr r3, 807e8 <calculateAzimuthAngle+0xd0>)
   807c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   807cc:	4d0b      	ldr	r5, [pc, #44]	; (807fc <calculateAzimuthAngle+0xe4>)
   807ce:	47a8      	blx	r5
   807d0:	47a0      	blx	r4
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY) ) + 180);
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
		{
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY) ) + 360);
   807d2:	f500 70b4 	add.w	r0, r0, #360	; 0x168
   807d6:	bd38      	pop	{r3, r4, r5, pc}
   @param Ya the y coordinate for A
   @param Yb the y coordinate for B
   return azimutAngle the azimuth angle from A to B
**/
int calculateAzimuthAngle (int Xa, int Ya, int Xb, int Yb){
	int azimutAngle = 0;
   807d8:	2000      	movs	r0, #0
   807da:	bd38      	pop	{r3, r4, r5, pc}
   807dc:	2000      	movs	r0, #0
   807de:	bd38      	pop	{r3, r4, r5, pc}
   807e0:	2000      	movs	r0, #0
			azimutAngle = (radianToDegree ((int)atan (deltaX/deltaY) ) + 360);
		}
	}
	
	return azimutAngle;
}
   807e2:	bd38      	pop	{r3, r4, r5, pc}
   807e4:	f3af 8000 	nop.w
   807e8:	1a63c1f8 	.word	0x1a63c1f8
   807ec:	404ca5dc 	.word	0x404ca5dc
   807f0:	00081c0d 	.word	0x00081c0d
   807f4:	00081391 	.word	0x00081391
   807f8:	0008220d 	.word	0x0008220d
   807fc:	00081cd9 	.word	0x00081cd9

00080800 <calcluteRotationAngle>:
   @param Ya the y coordinate for A
   @param Yb the x coordinate for B
   @param Yc the y coordinate for C
   return rotationAngle the rotation angle from A to target C
   **/
int calcluteRotationAngle (int Xa, int Ya, int Xb, int Yb, int Xc, int Yc){
   80800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80802:	4617      	mov	r7, r2
   80804:	461e      	mov	r6, r3
	
	int AoB = calculateAzimuthAngle(Xa, Ya, Xb, Yb);
   80806:	4c07      	ldr	r4, [pc, #28]	; (80824 <calcluteRotationAngle+0x24>)
   80808:	47a0      	blx	r4
   8080a:	4605      	mov	r5, r0
	int BoC = calculateAzimuthAngle(Xb, Yb, Xc, Yc);
   8080c:	4638      	mov	r0, r7
   8080e:	4631      	mov	r1, r6
   80810:	9a06      	ldr	r2, [sp, #24]
   80812:	9b07      	ldr	r3, [sp, #28]
   80814:	47a0      	blx	r4
	int rotationAngle = BoC-AoB;
   80816:	1b40      	subs	r0, r0, r5
	if (rotationAngle > 180)
   80818:	28b4      	cmp	r0, #180	; 0xb4
	{
		rotationAngle =  rotationAngle - 360;
   8081a:	bfc8      	it	gt
   8081c:	f5a0 70b4 	subgt.w	r0, r0, #360	; 0x168
	}
	return rotationAngle;
   80820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80822:	bf00      	nop
   80824:	00080719 	.word	0x00080719

00080828 <driveTo>:
 int lastPosition [1][1];
 int presentPosition [1][1];



 void driveTo(int X, int Y){
   80828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8082c:	b082      	sub	sp, #8
   8082e:	4681      	mov	r9, r0
   80830:	468a      	mov	sl, r1
	double distance = calculateDistance(presentPosition[0][0],presentPosition[0][1], X, Y);
   80832:	4b26      	ldr	r3, [pc, #152]	; (808cc <driveTo+0xa4>)
   80834:	6818      	ldr	r0, [r3, #0]
   80836:	6859      	ldr	r1, [r3, #4]
   80838:	464a      	mov	r2, r9
   8083a:	4653      	mov	r3, sl
   8083c:	4c24      	ldr	r4, [pc, #144]	; (808d0 <driveTo+0xa8>)
   8083e:	47a0      	blx	r4
   80840:	4b24      	ldr	r3, [pc, #144]	; (808d4 <driveTo+0xac>)
   80842:	4798      	blx	r3
   80844:	4604      	mov	r4, r0
   80846:	460d      	mov	r5, r1
	double rotationAngle ;
	while (distance >= 40)
   80848:	2200      	movs	r2, #0
   8084a:	4b23      	ldr	r3, [pc, #140]	; (808d8 <driveTo+0xb0>)
   8084c:	4e23      	ldr	r6, [pc, #140]	; (808dc <driveTo+0xb4>)
   8084e:	47b0      	blx	r6
   80850:	2800      	cmp	r0, #0
   80852:	d037      	beq.n	808c4 <driveTo+0x9c>
	{
		rotationAngle = calcluteRotationAngle(lastPosition [0][0],lastPosition [0][1],presentPosition [0][0],presentPosition [0][1], X, Y);
   80854:	4f22      	ldr	r7, [pc, #136]	; (808e0 <driveTo+0xb8>)
   80856:	4e1d      	ldr	r6, [pc, #116]	; (808cc <driveTo+0xa4>)
   80858:	6838      	ldr	r0, [r7, #0]
   8085a:	6879      	ldr	r1, [r7, #4]
   8085c:	6832      	ldr	r2, [r6, #0]
   8085e:	6873      	ldr	r3, [r6, #4]
   80860:	f8cd 9000 	str.w	r9, [sp]
   80864:	f8cd a004 	str.w	sl, [sp, #4]
   80868:	f8df c090 	ldr.w	ip, [pc, #144]	; 808fc <driveTo+0xd4>
   8086c:	47e0      	blx	ip
		rotation(rotationAngle,130);
   8086e:	2182      	movs	r1, #130	; 0x82
   80870:	4b1c      	ldr	r3, [pc, #112]	; (808e4 <driveTo+0xbc>)
   80872:	4798      	blx	r3
		moveTo(distance,1);
   80874:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80900 <driveTo+0xd8>
   80878:	4620      	mov	r0, r4
   8087a:	4629      	mov	r1, r5
   8087c:	47c0      	blx	r8
   8087e:	2101      	movs	r1, #1
   80880:	4b19      	ldr	r3, [pc, #100]	; (808e8 <driveTo+0xc0>)
   80882:	4798      	blx	r3
		delay_ms(1000);
   80884:	4819      	ldr	r0, [pc, #100]	; (808ec <driveTo+0xc4>)
   80886:	4b1a      	ldr	r3, [pc, #104]	; (808f0 <driveTo+0xc8>)
   80888:	4798      	blx	r3
		lastPosition[0][0] = presentPosition[0][0];
   8088a:	6833      	ldr	r3, [r6, #0]
   8088c:	603b      	str	r3, [r7, #0]
		lastPosition[0][1] = presentPosition[0][1];
   8088e:	6873      	ldr	r3, [r6, #4]
   80890:	607b      	str	r3, [r7, #4]
		presentPosition [0][0]= getX();
   80892:	4b18      	ldr	r3, [pc, #96]	; (808f4 <driveTo+0xcc>)
   80894:	4798      	blx	r3
   80896:	47c0      	blx	r8
   80898:	6030      	str	r0, [r6, #0]
		presentPosition [0][1]= getY();
   8089a:	4b17      	ldr	r3, [pc, #92]	; (808f8 <driveTo+0xd0>)
   8089c:	4798      	blx	r3
   8089e:	47c0      	blx	r8
   808a0:	4601      	mov	r1, r0
   808a2:	6070      	str	r0, [r6, #4]
		distance = calculateDistance(presentPosition[0][0],presentPosition[0][1], X, Y);
   808a4:	6830      	ldr	r0, [r6, #0]
   808a6:	464a      	mov	r2, r9
   808a8:	4653      	mov	r3, sl
   808aa:	4c09      	ldr	r4, [pc, #36]	; (808d0 <driveTo+0xa8>)
   808ac:	47a0      	blx	r4
   808ae:	4b09      	ldr	r3, [pc, #36]	; (808d4 <driveTo+0xac>)
   808b0:	4798      	blx	r3
   808b2:	4604      	mov	r4, r0
   808b4:	460d      	mov	r5, r1


 void driveTo(int X, int Y){
	double distance = calculateDistance(presentPosition[0][0],presentPosition[0][1], X, Y);
	double rotationAngle ;
	while (distance >= 40)
   808b6:	2200      	movs	r2, #0
   808b8:	4b07      	ldr	r3, [pc, #28]	; (808d8 <driveTo+0xb0>)
   808ba:	f8df c020 	ldr.w	ip, [pc, #32]	; 808dc <driveTo+0xb4>
   808be:	47e0      	blx	ip
   808c0:	2800      	cmp	r0, #0
   808c2:	d1c9      	bne.n	80858 <driveTo+0x30>
		lastPosition[0][1] = presentPosition[0][1];
		presentPosition [0][0]= getX();
		presentPosition [0][1]= getY();
		distance = calculateDistance(presentPosition[0][0],presentPosition[0][1], X, Y);
	}
}
   808c4:	b002      	add	sp, #8
   808c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   808ca:	bf00      	nop
   808cc:	20070b40 	.word	0x20070b40
   808d0:	000806ed 	.word	0x000806ed
   808d4:	00081c0d 	.word	0x00081c0d
   808d8:	40440000 	.word	0x40440000
   808dc:	000821e5 	.word	0x000821e5
   808e0:	20070b3c 	.word	0x20070b3c
   808e4:	00080b59 	.word	0x00080b59
   808e8:	00080959 	.word	0x00080959
   808ec:	005b8d80 	.word	0x005b8d80
   808f0:	20070001 	.word	0x20070001
   808f4:	00080235 	.word	0x00080235
   808f8:	000802d9 	.word	0x000802d9
   808fc:	00080801 	.word	0x00080801
   80900:	0008220d 	.word	0x0008220d

00080904 <getDirection>:

 void getDirection(void){
   80904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	lastPosition [0][0]= getX();
   80906:	4d0c      	ldr	r5, [pc, #48]	; (80938 <getDirection+0x34>)
   80908:	47a8      	blx	r5
   8090a:	4f0c      	ldr	r7, [pc, #48]	; (8093c <getDirection+0x38>)
   8090c:	4c0c      	ldr	r4, [pc, #48]	; (80940 <getDirection+0x3c>)
   8090e:	47a0      	blx	r4
   80910:	6038      	str	r0, [r7, #0]
	lastPosition [0][1]= getY();
   80912:	4e0c      	ldr	r6, [pc, #48]	; (80944 <getDirection+0x40>)
   80914:	47b0      	blx	r6
   80916:	47a0      	blx	r4
   80918:	6078      	str	r0, [r7, #4]
    moveTo(50,1);
   8091a:	2032      	movs	r0, #50	; 0x32
   8091c:	2101      	movs	r1, #1
   8091e:	4b0a      	ldr	r3, [pc, #40]	; (80948 <getDirection+0x44>)
   80920:	4798      	blx	r3
	delay_s(1);
   80922:	480a      	ldr	r0, [pc, #40]	; (8094c <getDirection+0x48>)
   80924:	4b0a      	ldr	r3, [pc, #40]	; (80950 <getDirection+0x4c>)
   80926:	4798      	blx	r3
	presentPosition [0][0]= getX();
   80928:	47a8      	blx	r5
   8092a:	4d0a      	ldr	r5, [pc, #40]	; (80954 <getDirection+0x50>)
   8092c:	47a0      	blx	r4
   8092e:	6028      	str	r0, [r5, #0]
	presentPosition [0][1]= getY();
   80930:	47b0      	blx	r6
   80932:	47a0      	blx	r4
   80934:	6068      	str	r0, [r5, #4]
   80936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80938:	00080235 	.word	0x00080235
   8093c:	20070b3c 	.word	0x20070b3c
   80940:	0008220d 	.word	0x0008220d
   80944:	000802d9 	.word	0x000802d9
   80948:	00080959 	.word	0x00080959
   8094c:	005b8d80 	.word	0x005b8d80
   80950:	20070001 	.word	0x20070001
   80954:	20070b40 	.word	0x20070b40

00080958 <moveTo>:
This method moveTo handle position moving for a certain distance and direction
Method uses a PID controller for smoother movment of the robot
	@param distance the distance which the robot need to move in centimeters
	@param direction the direction robot need to move forward or backwards
**/
void moveTo (int distance, int direction){
   80958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8095c:	b087      	sub	sp, #28
float totalPulses = (distance/1.38); //Calculate the total pulses needed to move to destination
   8095e:	4b6a      	ldr	r3, [pc, #424]	; (80b08 <moveTo+0x1b0>)
   80960:	4798      	blx	r3
   80962:	a361      	add	r3, pc, #388	; (adr r3, 80ae8 <moveTo+0x190>)
   80964:	e9d3 2300 	ldrd	r2, r3, [r3]
   80968:	4c68      	ldr	r4, [pc, #416]	; (80b0c <moveTo+0x1b4>)
   8096a:	47a0      	blx	r4
   8096c:	4b68      	ldr	r3, [pc, #416]	; (80b10 <moveTo+0x1b8>)
   8096e:	4798      	blx	r3
   80970:	4683      	mov	fp, r0
	double dT=0.5;
	double Td=0.265;//0.53;
	double Ti=1.075;//2.15;
	int32_t sum=0;
	//--------------------------------------Updated Dsire och Ansam 170503
	delay_us(300);
   80972:	f44f 60e1 	mov.w	r0, #1800	; 0x708
   80976:	4c67      	ldr	r4, [pc, #412]	; (80b14 <moveTo+0x1bc>)
   80978:	47a0      	blx	r4
	reset_Counter(); //Reset counter for encoders for wheel to ensure counter reseted for next movement
   8097a:	4b67      	ldr	r3, [pc, #412]	; (80b18 <moveTo+0x1c0>)
   8097c:	4798      	blx	r3
	delay_us(300);
   8097e:	f44f 60e1 	mov.w	r0, #1800	; 0x708
   80982:	47a0      	blx	r4

		/**
		This while loop runs until robot reaches its destination
		checks if totalmovemnt pulses is the same or more than the total pulses needed
		**/
    while (totMovement <= totalPulses) {
   80984:	4658      	mov	r0, fp
   80986:	2100      	movs	r1, #0
   80988:	4b64      	ldr	r3, [pc, #400]	; (80b1c <moveTo+0x1c4>)
   8098a:	4798      	blx	r3
   8098c:	2800      	cmp	r0, #0
   8098e:	f000 809e 	beq.w	80ace <moveTo+0x176>
	double derivate=0; 
	double prevD=0;
	double dT=0.5;
	double Td=0.265;//0.53;
	double Ti=1.075;//2.15;
	int32_t sum=0;
   80992:	2200      	movs	r2, #0
   80994:	9205      	str	r2, [sp, #20]
	
	
	//--------------------------------------Updated Dsire och Ansam 170503
	double integral=0;
	double derivate=0; 
	double prevD=0;
   80996:	2200      	movs	r2, #0
   80998:	2300      	movs	r3, #0
   8099a:	e9cd 2302 	strd	r2, r3, [sp, #8]
	//double iPart=0; //Variable for the I-controller to keep calculated error*gain
	//double dPart=0; //Variable for the D-controller to keep calculated error*gain
	double kp=1.75; //Gain for the P-controller
	//double kd=0; //Gain for the D-controller
	//double ki=0; //Gain for the I-controller
	float totMovement = 0; //Variable to store totalmovement during the transportation
   8099e:	f04f 0900 	mov.w	r9, #0
		/**
		This while loop runs until robot reaches its destination
		checks if totalmovemnt pulses is the same or more than the total pulses needed
		**/
    while (totMovement <= totalPulses) {
		delay_ms(1);
   809a2:	46a2      	mov	sl, r4
   809a4:	f241 7070 	movw	r0, #6000	; 0x1770
   809a8:	47d0      	blx	sl
			/**
			Checks if both encoder have counted up since last time
			if counted, then regulates the need values from encoder
			**/
      if (c1Loop == true && c2Loop == true) {
   809aa:	4b5d      	ldr	r3, [pc, #372]	; (80b20 <moveTo+0x1c8>)
   809ac:	781b      	ldrb	r3, [r3, #0]
   809ae:	2b00      	cmp	r3, #0
   809b0:	f000 8086 	beq.w	80ac0 <moveTo+0x168>
   809b4:	4b5b      	ldr	r3, [pc, #364]	; (80b24 <moveTo+0x1cc>)
   809b6:	781b      	ldrb	r3, [r3, #0]
   809b8:	2b00      	cmp	r3, #0
   809ba:	f000 8081 	beq.w	80ac0 <moveTo+0x168>
		totMovement = totMovement + ((counter_1+counter_2)/2);
   809be:	4c5a      	ldr	r4, [pc, #360]	; (80b28 <moveTo+0x1d0>)
   809c0:	8820      	ldrh	r0, [r4, #0]
   809c2:	4d5a      	ldr	r5, [pc, #360]	; (80b2c <moveTo+0x1d4>)
   809c4:	882b      	ldrh	r3, [r5, #0]
   809c6:	4418      	add	r0, r3
   809c8:	1040      	asrs	r0, r0, #1
   809ca:	4b59      	ldr	r3, [pc, #356]	; (80b30 <moveTo+0x1d8>)
   809cc:	4798      	blx	r3
   809ce:	4601      	mov	r1, r0
   809d0:	4648      	mov	r0, r9
   809d2:	4b58      	ldr	r3, [pc, #352]	; (80b34 <moveTo+0x1dc>)
   809d4:	4798      	blx	r3
   809d6:	4681      	mov	r9, r0
		delay_ms(1);
   809d8:	f241 7070 	movw	r0, #6000	; 0x1770
   809dc:	47d0      	blx	sl
        measurementValue = (counter_2-counter_1);// Calculates the error diffferce
   809de:	8828      	ldrh	r0, [r5, #0]
   809e0:	8823      	ldrh	r3, [r4, #0]
   809e2:	f8df 8124 	ldr.w	r8, [pc, #292]	; 80b08 <moveTo+0x1b0>
   809e6:	1ac0      	subs	r0, r0, r3
   809e8:	47c0      	blx	r8
   809ea:	4604      	mov	r4, r0
   809ec:	460d      	mov	r5, r1
		delay_us(500);
   809ee:	f640 30b8 	movw	r0, #3000	; 0xbb8
   809f2:	47d0      	blx	sl
        reset_Counter();//Reset counter for next regulation later
   809f4:	4b48      	ldr	r3, [pc, #288]	; (80b18 <moveTo+0x1c0>)
   809f6:	4798      	blx	r3
		delay_us(500);
   809f8:	f640 30b8 	movw	r0, #3000	; 0xbb8
   809fc:	47d0      	blx	sl
	    proportionalError = (referenceValue - measurementValue); // Calculates p-controller gain
   809fe:	4f4e      	ldr	r7, [pc, #312]	; (80b38 <moveTo+0x1e0>)
   80a00:	2000      	movs	r0, #0
   80a02:	2100      	movs	r1, #0
   80a04:	4622      	mov	r2, r4
   80a06:	462b      	mov	r3, r5
   80a08:	47b8      	blx	r7
   80a0a:	e9cd 0100 	strd	r0, r1, [sp]
		
		//--------------------------------------Updated Dsire och Ansam 170503
		sum = (sum + prevD);
   80a0e:	9805      	ldr	r0, [sp, #20]
   80a10:	47c0      	blx	r8
   80a12:	4e4a      	ldr	r6, [pc, #296]	; (80b3c <moveTo+0x1e4>)
   80a14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   80a18:	47b0      	blx	r6
   80a1a:	4b49      	ldr	r3, [pc, #292]	; (80b40 <moveTo+0x1e8>)
   80a1c:	4798      	blx	r3
   80a1e:	9005      	str	r0, [sp, #20]
		delay_us(500);
   80a20:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80a24:	47d0      	blx	sl
		integral= (sum * (dT/Ti));
		delay_us(500);
   80a26:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80a2a:	47d0      	blx	sl
		derivate = ((Td/dT) * (proportionalError-prevD));
		delay_us(500);  
   80a2c:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80a30:	47d0      	blx	sl
	    proportionalError = (referenceValue - measurementValue); // Calculates p-controller gain
		
		//--------------------------------------Updated Dsire och Ansam 170503
		sum = (sum + prevD);
		delay_us(500);
		integral= (sum * (dT/Ti));
   80a32:	9805      	ldr	r0, [sp, #20]
   80a34:	47c0      	blx	r8
   80a36:	f8df 811c 	ldr.w	r8, [pc, #284]	; 80b54 <moveTo+0x1fc>
   80a3a:	a32d      	add	r3, pc, #180	; (adr r3, 80af0 <moveTo+0x198>)
   80a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80a40:	47c0      	blx	r8
   80a42:	4602      	mov	r2, r0
   80a44:	460b      	mov	r3, r1
		delay_us(500);
		derivate = ((Td/dT) * (proportionalError-prevD));
		delay_us(500);  
	   controlValue =(kp*(proportionalError+integral+ derivate)); //PID
   80a46:	e9dd 0100 	ldrd	r0, r1, [sp]
   80a4a:	47b0      	blx	r6
   80a4c:	4604      	mov	r4, r0
   80a4e:	460d      	mov	r5, r1
		//--------------------------------------Updated Dsire och Ansam 170503
		sum = (sum + prevD);
		delay_us(500);
		integral= (sum * (dT/Ti));
		delay_us(500);
		derivate = ((Td/dT) * (proportionalError-prevD));
   80a50:	e9dd 0100 	ldrd	r0, r1, [sp]
   80a54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   80a58:	47b8      	blx	r7
   80a5a:	a327      	add	r3, pc, #156	; (adr r3, 80af8 <moveTo+0x1a0>)
   80a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80a60:	47c0      	blx	r8
   80a62:	4602      	mov	r2, r0
   80a64:	460b      	mov	r3, r1
		delay_us(500);  
	   controlValue =(kp*(proportionalError+integral+ derivate)); //PID
   80a66:	4620      	mov	r0, r4
   80a68:	4629      	mov	r1, r5
   80a6a:	47b0      	blx	r6
   80a6c:	2200      	movs	r2, #0
   80a6e:	4b35      	ldr	r3, [pc, #212]	; (80b44 <moveTo+0x1ec>)
   80a70:	47c0      	blx	r8
   80a72:	4604      	mov	r4, r0
   80a74:	460d      	mov	r5, r1
	   //--------------------------------------Updated Dsire och Ansam 170503
	   
	   //iPart = (Ti*integralError); //Calculates i-controller gain
	   // dPart = //(kd*(proportionalError-derivativeError)); //Calculates d-controller gain
	   //controlValue = (kp*(proportionalError+iPart+dPart)); //Total regulation for PID calculate new value for correcting the error
		delay_us(500);
   80a76:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80a7a:	47d0      	blx	sl
 		{
 			speed = speed;
 		}
		 */

		rightWheel((speed+controlValue));//New speed for rightWheel
   80a7c:	4620      	mov	r0, r4
   80a7e:	4629      	mov	r1, r5
   80a80:	a31f      	add	r3, pc, #124	; (adr r3, 80b00 <moveTo+0x1a8>)
   80a82:	e9d3 2300 	ldrd	r2, r3, [r3]
   80a86:	47b0      	blx	r6
   80a88:	4e2f      	ldr	r6, [pc, #188]	; (80b48 <moveTo+0x1f0>)
   80a8a:	47b0      	blx	r6
   80a8c:	4b2f      	ldr	r3, [pc, #188]	; (80b4c <moveTo+0x1f4>)
   80a8e:	4798      	blx	r3
		leftWheel((speed-controlValue));//New speed for leftWheel
   80a90:	a11b      	add	r1, pc, #108	; (adr r1, 80b00 <moveTo+0x1a8>)
   80a92:	e9d1 0100 	ldrd	r0, r1, [r1]
   80a96:	4622      	mov	r2, r4
   80a98:	462b      	mov	r3, r5
   80a9a:	47b8      	blx	r7
   80a9c:	47b0      	blx	r6
   80a9e:	4b2c      	ldr	r3, [pc, #176]	; (80b50 <moveTo+0x1f8>)
   80aa0:	4798      	blx	r3
		delay_us(500);
   80aa2:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80aa6:	47d0      	blx	sl
        c1Loop = false; //Loop finished to prevent from running loop again
   80aa8:	2300      	movs	r3, #0
   80aaa:	4a1d      	ldr	r2, [pc, #116]	; (80b20 <moveTo+0x1c8>)
   80aac:	7013      	strb	r3, [r2, #0]
        c2Loop = false;//Loop finished to prevent from running loop again
   80aae:	4a1d      	ldr	r2, [pc, #116]	; (80b24 <moveTo+0x1cc>)
   80ab0:	7013      	strb	r3, [r2, #0]
		delay_us(500);
   80ab2:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80ab6:	47d0      	blx	sl
		integral= (sum * (dT/Ti));
		delay_us(500);
		derivate = ((Td/dT) * (proportionalError-prevD));
		delay_us(500);  
	   controlValue =(kp*(proportionalError+integral+ derivate)); //PID
	   prevD=proportionalError;
   80ab8:	e9dd 2300 	ldrd	r2, r3, [sp]
   80abc:	e9cd 2302 	strd	r2, r3, [sp, #8]

		/**
		This while loop runs until robot reaches its destination
		checks if totalmovemnt pulses is the same or more than the total pulses needed
		**/
    while (totMovement <= totalPulses) {
   80ac0:	4658      	mov	r0, fp
   80ac2:	4649      	mov	r1, r9
   80ac4:	4b15      	ldr	r3, [pc, #84]	; (80b1c <moveTo+0x1c4>)
   80ac6:	4798      	blx	r3
   80ac8:	2800      	cmp	r0, #0
   80aca:	f47f af6b 	bne.w	809a4 <moveTo+0x4c>
        c2Loop = false;//Loop finished to prevent from running loop again
		delay_us(500);
      }
}

	rightWheel(1500);//Stop rightWheel
   80ace:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80ad2:	4b1e      	ldr	r3, [pc, #120]	; (80b4c <moveTo+0x1f4>)
   80ad4:	4798      	blx	r3
	leftWheel(1500);//Stop leftWheel
   80ad6:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80ada:	4b1d      	ldr	r3, [pc, #116]	; (80b50 <moveTo+0x1f8>)
   80adc:	4798      	blx	r3
}
   80ade:	b007      	add	sp, #28
   80ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80ae4:	f3af 8000 	nop.w
   80ae8:	e147ae14 	.word	0xe147ae14
   80aec:	3ff6147a 	.word	0x3ff6147a
   80af0:	11dc4771 	.word	0x11dc4771
   80af4:	3fddc477 	.word	0x3fddc477
   80af8:	8f5c28f6 	.word	0x8f5c28f6
   80afc:	3fe0f5c2 	.word	0x3fe0f5c2
   80b00:	00000000 	.word	0x00000000
   80b04:	409a9000 	.word	0x409a9000
   80b08:	00081c0d 	.word	0x00081c0d
   80b0c:	00081f2d 	.word	0x00081f2d
   80b10:	0008229d 	.word	0x0008229d
   80b14:	20070001 	.word	0x20070001
   80b18:	000806d9 	.word	0x000806d9
   80b1c:	0008261d 	.word	0x0008261d
   80b20:	20070138 	.word	0x20070138
   80b24:	20070139 	.word	0x20070139
   80b28:	20070a6c 	.word	0x20070a6c
   80b2c:	20070a6e 	.word	0x20070a6e
   80b30:	000824b1 	.word	0x000824b1
   80b34:	00082349 	.word	0x00082349
   80b38:	00081971 	.word	0x00081971
   80b3c:	00081975 	.word	0x00081975
   80b40:	0008220d 	.word	0x0008220d
   80b44:	3ffc0000 	.word	0x3ffc0000
   80b48:	0008225d 	.word	0x0008225d
   80b4c:	00080d21 	.word	0x00080d21
   80b50:	00080cf1 	.word	0x00080cf1
   80b54:	00081cd9 	.word	0x00081cd9

00080b58 <rotation>:

/* This method rotates the robot around its own axis at the desired degree and speed
   @param degree rotation degree
   @param ratationSpeed rotation speed
*/
void rotation (int degree, int rotationSpeed){
   80b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80b5c:	4604      	mov	r4, r0
   80b5e:	460f      	mov	r7, r1
	int measurementValue=0;
	int gain = 5;
	int checkValue=0;
	int totalPulses;
	int course=1;     // rotation course, 1 to right -1 to left
	rightWheel(1500);
   80b60:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80b64:	4b20      	ldr	r3, [pc, #128]	; (80be8 <rotation+0x90>)
   80b66:	4798      	blx	r3
	leftWheel(1500);
   80b68:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80b6c:	4b1f      	ldr	r3, [pc, #124]	; (80bec <rotation+0x94>)
   80b6e:	4798      	blx	r3
     if (degree<0)
   80b70:	2c00      	cmp	r4, #0
     {
		 course=-1;
		 degree=degree*course;
   80b72:	bfba      	itte	lt
   80b74:	4264      	neglt	r4, r4
	int course=1;     // rotation course, 1 to right -1 to left
	rightWheel(1500);
	leftWheel(1500);
     if (degree<0)
     {
		 course=-1;
   80b76:	f04f 38ff 	movlt.w	r8, #4294967295
	int controlValue=0;
	int measurementValue=0;
	int gain = 5;
	int checkValue=0;
	int totalPulses;
	int course=1;     // rotation course, 1 to right -1 to left
   80b7a:	f04f 0801 	movge.w	r8, #1
     {
		 course=-1;
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
   80b7e:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
   80b82:	1064      	asrs	r4, r4, #1
	reset_Counter();
   80b84:	4b1a      	ldr	r3, [pc, #104]	; (80bf0 <rotation+0x98>)
   80b86:	4798      	blx	r3
*/
void rotation (int degree, int rotationSpeed){
	int controlValue=0;
	int measurementValue=0;
	int gain = 5;
	int checkValue=0;
   80b88:	2200      	movs	r2, #0
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
	reset_Counter();
	while ((counter_1+counter_2) < totalPulses)
   80b8a:	4e1a      	ldr	r6, [pc, #104]	; (80bf4 <rotation+0x9c>)
   80b8c:	4d1a      	ldr	r5, [pc, #104]	; (80bf8 <rotation+0xa0>)
		if ((counter_1+counter_2) >= checkValue)
		{
 		measurementValue = (counter_2-counter_1);
 		controlValue = (gain*measurementValue);
		// update wheels speed
 		leftWheel(1500 + ( (rotationSpeed*course) + (controlValue*course)) );
   80b8e:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80bec <rotation+0x94>
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
	reset_Counter();
	while ((counter_1+counter_2) < totalPulses)
   80b92:	e017      	b.n	80bc4 <rotation+0x6c>
	{
		if ((counter_1+counter_2) >= checkValue)
   80b94:	4293      	cmp	r3, r2
   80b96:	db18      	blt.n	80bca <rotation+0x72>
		{
 		measurementValue = (counter_2-counter_1);
   80b98:	ebc0 0a01 	rsb	sl, r0, r1
 		controlValue = (gain*measurementValue);
   80b9c:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
		// update wheels speed
 		leftWheel(1500 + ( (rotationSpeed*course) + (controlValue*course)) );
   80ba0:	eb07 000a 	add.w	r0, r7, sl
   80ba4:	fb08 f000 	mul.w	r0, r8, r0
   80ba8:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   80bac:	47c8      	blx	r9
		rightWheel(1500 - ( (rotationSpeed*course) - (controlValue*course)) );
   80bae:	ebc7 000a 	rsb	r0, r7, sl
   80bb2:	fb08 f000 	mul.w	r0, r8, r0
   80bb6:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   80bba:	4b0b      	ldr	r3, [pc, #44]	; (80be8 <rotation+0x90>)
   80bbc:	4798      	blx	r3
		checkValue=counter_1+counter_2;
   80bbe:	8832      	ldrh	r2, [r6, #0]
   80bc0:	882b      	ldrh	r3, [r5, #0]
   80bc2:	441a      	add	r2, r3
		 degree=degree*course;
     }
	// total number of pulses required for rotation
    totalPulses=((degree)/2);
	reset_Counter();
	while ((counter_1+counter_2) < totalPulses)
   80bc4:	8830      	ldrh	r0, [r6, #0]
   80bc6:	8829      	ldrh	r1, [r5, #0]
   80bc8:	1843      	adds	r3, r0, r1
   80bca:	429c      	cmp	r4, r3
   80bcc:	dce2      	bgt.n	80b94 <rotation+0x3c>
		rightWheel(1500 - ( (rotationSpeed*course) - (controlValue*course)) );
		checkValue=counter_1+counter_2;
		}
	}
	//  stop wheels
	rightWheel(1500);
   80bce:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80bd2:	4b05      	ldr	r3, [pc, #20]	; (80be8 <rotation+0x90>)
   80bd4:	4798      	blx	r3
	leftWheel(1500);
   80bd6:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80bda:	4b04      	ldr	r3, [pc, #16]	; (80bec <rotation+0x94>)
   80bdc:	4798      	blx	r3
	reset_Counter();
   80bde:	4b04      	ldr	r3, [pc, #16]	; (80bf0 <rotation+0x98>)
   80be0:	4798      	blx	r3
   80be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80be6:	bf00      	nop
   80be8:	00080d21 	.word	0x00080d21
   80bec:	00080cf1 	.word	0x00080cf1
   80bf0:	000806d9 	.word	0x000806d9
   80bf4:	20070a6c 	.word	0x20070a6c
   80bf8:	20070a6e 	.word	0x20070a6e

00080bfc <initPin21>:
	
}

/* This method initialize channel instance and configure PWM channel 4 for pin 9,
 selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin21(void){
   80bfc:	b538      	push	{r3, r4, r5, lr}
	
	    pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   80bfe:	2055      	movs	r0, #85	; 0x55
   80c00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c04:	4b0b      	ldr	r3, [pc, #44]	; (80c34 <initPin21+0x38>)
   80c06:	4798      	blx	r3
		/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
		PWM_pin_21.channel = PWM_CHANNEL_4;
   80c08:	4b0b      	ldr	r3, [pc, #44]	; (80c38 <initPin21+0x3c>)
   80c0a:	2404      	movs	r4, #4
   80c0c:	601c      	str	r4, [r3, #0]
		PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80c0e:	220b      	movs	r2, #11
   80c10:	605a      	str	r2, [r3, #4]
		PWM_pin_21.polarity = PWM_LOW;
   80c12:	2200      	movs	r2, #0
   80c14:	729a      	strb	r2, [r3, #10]
		PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   80c16:	811a      	strh	r2, [r3, #8]
		PWM_pin_21.ul_period = 7500;
   80c18:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80c1c:	6119      	str	r1, [r3, #16]
		PWM_pin_21.ul_duty = 0;
   80c1e:	60da      	str	r2, [r3, #12]
		
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   80c20:	4d06      	ldr	r5, [pc, #24]	; (80c3c <initPin21+0x40>)
   80c22:	4628      	mov	r0, r5
   80c24:	4619      	mov	r1, r3
   80c26:	4b06      	ldr	r3, [pc, #24]	; (80c40 <initPin21+0x44>)
   80c28:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   80c2a:	4628      	mov	r0, r5
   80c2c:	4621      	mov	r1, r4
   80c2e:	4b05      	ldr	r3, [pc, #20]	; (80c44 <initPin21+0x48>)
   80c30:	4798      	blx	r3
   80c32:	bd38      	pop	{r3, r4, r5, pc}
   80c34:	00080ebd 	.word	0x00080ebd
   80c38:	20070b6c 	.word	0x20070b6c
   80c3c:	40094000 	.word	0x40094000
   80c40:	00081165 	.word	0x00081165
   80c44:	0008128d 	.word	0x0008128d

00080c48 <initPin22>:
}

/* This method initialize channel instance and configure PWM channel 5 for pin 8,
 selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin22(void){
   80c48:	b538      	push	{r3, r4, r5, lr}
	   
	    pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   80c4a:	2056      	movs	r0, #86	; 0x56
   80c4c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c50:	4b0b      	ldr	r3, [pc, #44]	; (80c80 <initPin22+0x38>)
   80c52:	4798      	blx	r3
		/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
		PWM_pin_22.channel = PWM_CHANNEL_5;
   80c54:	4b0b      	ldr	r3, [pc, #44]	; (80c84 <initPin22+0x3c>)
   80c56:	2405      	movs	r4, #5
   80c58:	601c      	str	r4, [r3, #0]
		PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80c5a:	220b      	movs	r2, #11
   80c5c:	605a      	str	r2, [r3, #4]
		PWM_pin_22.polarity = PWM_LOW;
   80c5e:	2200      	movs	r2, #0
   80c60:	729a      	strb	r2, [r3, #10]
		PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   80c62:	811a      	strh	r2, [r3, #8]
		PWM_pin_22.ul_period = 7500;
   80c64:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80c68:	6119      	str	r1, [r3, #16]
		PWM_pin_22.ul_duty = 0;
   80c6a:	60da      	str	r2, [r3, #12]
		
		/*Initializing channel after setting things up*/
		pwm_channel_init(PWM, &PWM_pin_22);
   80c6c:	4d06      	ldr	r5, [pc, #24]	; (80c88 <initPin22+0x40>)
   80c6e:	4628      	mov	r0, r5
   80c70:	4619      	mov	r1, r3
   80c72:	4b06      	ldr	r3, [pc, #24]	; (80c8c <initPin22+0x44>)
   80c74:	4798      	blx	r3
		
		/*Enabling pwm channel after initializing everything correct*/
		pwm_channel_enable(PWM, PWM_CHANNEL_5);
   80c76:	4628      	mov	r0, r5
   80c78:	4621      	mov	r1, r4
   80c7a:	4b05      	ldr	r3, [pc, #20]	; (80c90 <initPin22+0x48>)
   80c7c:	4798      	blx	r3
   80c7e:	bd38      	pop	{r3, r4, r5, pc}
   80c80:	00080ebd 	.word	0x00080ebd
   80c84:	20070b44 	.word	0x20070b44
   80c88:	40094000 	.word	0x40094000
   80c8c:	00081165 	.word	0x00081165
   80c90:	0008128d 	.word	0x0008128d

00080c94 <PWM_init>:
pwm_channel_t PWM_pin_21;
pwm_channel_t PWM_pin_22;


/* This method configure PWM clock   */
void PWM_init(void){
   80c94:	b530      	push	{r4, r5, lr}
   80c96:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   80c98:	2024      	movs	r0, #36	; 0x24
   80c9a:	4b0d      	ldr	r3, [pc, #52]	; (80cd0 <PWM_init+0x3c>)
   80c9c:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   80c9e:	4c0d      	ldr	r4, [pc, #52]	; (80cd4 <PWM_init+0x40>)
   80ca0:	4620      	mov	r0, r4
   80ca2:	2104      	movs	r1, #4
   80ca4:	4d0c      	ldr	r5, [pc, #48]	; (80cd8 <PWM_init+0x44>)
   80ca6:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   80ca8:	4620      	mov	r0, r4
   80caa:	2105      	movs	r1, #5
   80cac:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   80cae:	4b0b      	ldr	r3, [pc, #44]	; (80cdc <PWM_init+0x48>)
   80cb0:	9301      	str	r3, [sp, #4]
   80cb2:	2300      	movs	r3, #0
   80cb4:	9302      	str	r3, [sp, #8]
   80cb6:	4b0a      	ldr	r3, [pc, #40]	; (80ce0 <PWM_init+0x4c>)
   80cb8:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &PWMDAC_clock_config);
   80cba:	4620      	mov	r0, r4
   80cbc:	a901      	add	r1, sp, #4
   80cbe:	4b09      	ldr	r3, [pc, #36]	; (80ce4 <PWM_init+0x50>)
   80cc0:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   80cc2:	4b09      	ldr	r3, [pc, #36]	; (80ce8 <PWM_init+0x54>)
   80cc4:	4798      	blx	r3
	initPin22();
   80cc6:	4b09      	ldr	r3, [pc, #36]	; (80cec <PWM_init+0x58>)
   80cc8:	4798      	blx	r3
	
}
   80cca:	b005      	add	sp, #20
   80ccc:	bd30      	pop	{r4, r5, pc}
   80cce:	bf00      	nop
   80cd0:	00081075 	.word	0x00081075
   80cd4:	40094000 	.word	0x40094000
   80cd8:	00081299 	.word	0x00081299
   80cdc:	000f4240 	.word	0x000f4240
   80ce0:	0501bd00 	.word	0x0501bd00
   80ce4:	00081125 	.word	0x00081125
   80ce8:	00080bfd 	.word	0x00080bfd
   80cec:	00080c49 	.word	0x00080c49

00080cf0 <leftWheel>:
		
		/*Enabling pwm channel after initializing everything correct*/
		pwm_channel_enable(PWM, PWM_CHANNEL_5);
}
 /* This method changes the duty cycle of PWM signal on pin 9. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void leftWheel(uint32_t duty){
   80cf0:	b508      	push	{r3, lr}
	if(duty<800){
   80cf2:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80cf6:	d305      	bcc.n	80d04 <leftWheel+0x14>
   80cf8:	f640 0298 	movw	r2, #2200	; 0x898
   80cfc:	4290      	cmp	r0, r2
   80cfe:	bf38      	it	cc
   80d00:	4602      	movcc	r2, r0
   80d02:	e001      	b.n	80d08 <leftWheel+0x18>
		duty=800;
   80d04:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_21, duty );
   80d08:	4802      	ldr	r0, [pc, #8]	; (80d14 <leftWheel+0x24>)
   80d0a:	4903      	ldr	r1, [pc, #12]	; (80d18 <leftWheel+0x28>)
   80d0c:	4b03      	ldr	r3, [pc, #12]	; (80d1c <leftWheel+0x2c>)
   80d0e:	4798      	blx	r3
   80d10:	bd08      	pop	{r3, pc}
   80d12:	bf00      	nop
   80d14:	40094000 	.word	0x40094000
   80d18:	20070b6c 	.word	0x20070b6c
   80d1c:	00081269 	.word	0x00081269

00080d20 <rightWheel>:
}

 /* This method changes the duty cycle of PWM signal on pin 8. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void rightWheel(uint32_t duty){
   80d20:	b508      	push	{r3, lr}
	
	if(duty<800){
   80d22:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80d26:	d305      	bcc.n	80d34 <rightWheel+0x14>
   80d28:	f640 0298 	movw	r2, #2200	; 0x898
   80d2c:	4290      	cmp	r0, r2
   80d2e:	bf38      	it	cc
   80d30:	4602      	movcc	r2, r0
   80d32:	e001      	b.n	80d38 <rightWheel+0x18>
		duty=800;
   80d34:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_22, duty );
   80d38:	4802      	ldr	r0, [pc, #8]	; (80d44 <rightWheel+0x24>)
   80d3a:	4903      	ldr	r1, [pc, #12]	; (80d48 <rightWheel+0x28>)
   80d3c:	4b03      	ldr	r3, [pc, #12]	; (80d4c <rightWheel+0x2c>)
   80d3e:	4798      	blx	r3
   80d40:	bd08      	pop	{r3, pc}
   80d42:	bf00      	nop
   80d44:	40094000 	.word	0x40094000
   80d48:	20070b44 	.word	0x20070b44
   80d4c:	00081269 	.word	0x00081269

00080d50 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80d50:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80d52:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80d56:	4b16      	ldr	r3, [pc, #88]	; (80db0 <board_init+0x60>)
   80d58:	605a      	str	r2, [r3, #4]
   80d5a:	200b      	movs	r0, #11
   80d5c:	4c15      	ldr	r4, [pc, #84]	; (80db4 <board_init+0x64>)
   80d5e:	47a0      	blx	r4
   80d60:	200c      	movs	r0, #12
   80d62:	47a0      	blx	r4
   80d64:	200d      	movs	r0, #13
   80d66:	47a0      	blx	r4
   80d68:	200e      	movs	r0, #14
   80d6a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80d6c:	203b      	movs	r0, #59	; 0x3b
   80d6e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80d72:	4c11      	ldr	r4, [pc, #68]	; (80db8 <board_init+0x68>)
   80d74:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80d76:	2055      	movs	r0, #85	; 0x55
   80d78:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80d7c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80d7e:	2056      	movs	r0, #86	; 0x56
   80d80:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80d84:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80d86:	2068      	movs	r0, #104	; 0x68
   80d88:	490c      	ldr	r1, [pc, #48]	; (80dbc <board_init+0x6c>)
   80d8a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80d8c:	205c      	movs	r0, #92	; 0x5c
   80d8e:	490c      	ldr	r1, [pc, #48]	; (80dc0 <board_init+0x70>)
   80d90:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   80d92:	4b0c      	ldr	r3, [pc, #48]	; (80dc4 <board_init+0x74>)
   80d94:	f44f 5240 	mov.w	r2, #12288	; 0x3000
   80d98:	661a      	str	r2, [r3, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   80d9a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80d9c:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80d9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   80da2:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80da4:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
   80da8:	6719      	str	r1, [r3, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80daa:	605a      	str	r2, [r3, #4]
   80dac:	bd10      	pop	{r4, pc}
   80dae:	bf00      	nop
   80db0:	400e1a50 	.word	0x400e1a50
   80db4:	00081075 	.word	0x00081075
   80db8:	00080ebd 	.word	0x00080ebd
   80dbc:	28000079 	.word	0x28000079
   80dc0:	28000001 	.word	0x28000001
   80dc4:	400e0e00 	.word	0x400e0e00

00080dc8 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
   80dc8:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   80dcc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   80dd0:	bf0c      	ite	eq
   80dd2:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   80dd4:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   80dd6:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
   80dd8:	bf0c      	ite	eq
   80dda:	2000      	moveq	r0, #0
   80ddc:	2001      	movne	r0, #1
   80dde:	4770      	bx	lr

00080de0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80de0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80de2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80de6:	d016      	beq.n	80e16 <pio_set_peripheral+0x36>
   80de8:	d804      	bhi.n	80df4 <pio_set_peripheral+0x14>
   80dea:	b1c1      	cbz	r1, 80e1e <pio_set_peripheral+0x3e>
   80dec:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80df0:	d00a      	beq.n	80e08 <pio_set_peripheral+0x28>
   80df2:	e013      	b.n	80e1c <pio_set_peripheral+0x3c>
   80df4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80df8:	d011      	beq.n	80e1e <pio_set_peripheral+0x3e>
   80dfa:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80dfe:	d00e      	beq.n	80e1e <pio_set_peripheral+0x3e>
   80e00:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80e04:	d10a      	bne.n	80e1c <pio_set_peripheral+0x3c>
   80e06:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80e08:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80e0a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80e0c:	400b      	ands	r3, r1
   80e0e:	ea23 0302 	bic.w	r3, r3, r2
   80e12:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80e14:	e002      	b.n	80e1c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80e16:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80e18:	4313      	orrs	r3, r2
   80e1a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80e1c:	6042      	str	r2, [r0, #4]
   80e1e:	4770      	bx	lr

00080e20 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80e20:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80e22:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80e26:	bf14      	ite	ne
   80e28:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80e2a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80e2c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80e30:	bf14      	ite	ne
   80e32:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80e34:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80e36:	f012 0f02 	tst.w	r2, #2
   80e3a:	d002      	beq.n	80e42 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80e3c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80e40:	e004      	b.n	80e4c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80e42:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80e46:	bf18      	it	ne
   80e48:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80e4c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80e4e:	6001      	str	r1, [r0, #0]
   80e50:	4770      	bx	lr
   80e52:	bf00      	nop

00080e54 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80e54:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80e56:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80e58:	9c01      	ldr	r4, [sp, #4]
   80e5a:	b10c      	cbz	r4, 80e60 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80e5c:	6641      	str	r1, [r0, #100]	; 0x64
   80e5e:	e000      	b.n	80e62 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80e60:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80e62:	b10b      	cbz	r3, 80e68 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80e64:	6501      	str	r1, [r0, #80]	; 0x50
   80e66:	e000      	b.n	80e6a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80e68:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80e6a:	b10a      	cbz	r2, 80e70 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80e6c:	6301      	str	r1, [r0, #48]	; 0x30
   80e6e:	e000      	b.n	80e72 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80e70:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80e72:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80e74:	6001      	str	r1, [r0, #0]
}
   80e76:	f85d 4b04 	ldr.w	r4, [sp], #4
   80e7a:	4770      	bx	lr

00080e7c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80e7c:	f012 0f10 	tst.w	r2, #16
   80e80:	d010      	beq.n	80ea4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   80e82:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80e86:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   80e8a:	bf14      	ite	ne
   80e8c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   80e90:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   80e94:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   80e98:	bf14      	ite	ne
   80e9a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   80e9e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80ea2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   80ea4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80ea8:	4770      	bx	lr
   80eaa:	bf00      	nop

00080eac <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   80eac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   80eae:	6401      	str	r1, [r0, #64]	; 0x40
   80eb0:	4770      	bx	lr
   80eb2:	bf00      	nop

00080eb4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80eb4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80eb6:	4770      	bx	lr

00080eb8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80eb8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80eba:	4770      	bx	lr

00080ebc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80ebc:	b570      	push	{r4, r5, r6, lr}
   80ebe:	b082      	sub	sp, #8
   80ec0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80ec2:	0944      	lsrs	r4, r0, #5
   80ec4:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80ec8:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80ecc:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80ece:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80ed2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80ed6:	d030      	beq.n	80f3a <pio_configure_pin+0x7e>
   80ed8:	d806      	bhi.n	80ee8 <pio_configure_pin+0x2c>
   80eda:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80ede:	d00a      	beq.n	80ef6 <pio_configure_pin+0x3a>
   80ee0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80ee4:	d018      	beq.n	80f18 <pio_configure_pin+0x5c>
   80ee6:	e049      	b.n	80f7c <pio_configure_pin+0xc0>
   80ee8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80eec:	d030      	beq.n	80f50 <pio_configure_pin+0x94>
   80eee:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80ef2:	d02d      	beq.n	80f50 <pio_configure_pin+0x94>
   80ef4:	e042      	b.n	80f7c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80ef6:	f000 001f 	and.w	r0, r0, #31
   80efa:	2401      	movs	r4, #1
   80efc:	4084      	lsls	r4, r0
   80efe:	4630      	mov	r0, r6
   80f00:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80f04:	4622      	mov	r2, r4
   80f06:	4b1f      	ldr	r3, [pc, #124]	; (80f84 <pio_configure_pin+0xc8>)
   80f08:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80f0a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80f0e:	bf14      	ite	ne
   80f10:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80f12:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80f14:	2001      	movs	r0, #1
   80f16:	e032      	b.n	80f7e <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80f18:	f000 001f 	and.w	r0, r0, #31
   80f1c:	2401      	movs	r4, #1
   80f1e:	4084      	lsls	r4, r0
   80f20:	4630      	mov	r0, r6
   80f22:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80f26:	4622      	mov	r2, r4
   80f28:	4b16      	ldr	r3, [pc, #88]	; (80f84 <pio_configure_pin+0xc8>)
   80f2a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80f2c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80f30:	bf14      	ite	ne
   80f32:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80f34:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80f36:	2001      	movs	r0, #1
   80f38:	e021      	b.n	80f7e <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80f3a:	f000 011f 	and.w	r1, r0, #31
   80f3e:	2401      	movs	r4, #1
   80f40:	4630      	mov	r0, r6
   80f42:	fa04 f101 	lsl.w	r1, r4, r1
   80f46:	462a      	mov	r2, r5
   80f48:	4b0f      	ldr	r3, [pc, #60]	; (80f88 <pio_configure_pin+0xcc>)
   80f4a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80f4c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80f4e:	e016      	b.n	80f7e <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80f50:	f000 011f 	and.w	r1, r0, #31
   80f54:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80f56:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80f5a:	ea05 0304 	and.w	r3, r5, r4
   80f5e:	9300      	str	r3, [sp, #0]
   80f60:	4630      	mov	r0, r6
   80f62:	fa04 f101 	lsl.w	r1, r4, r1
   80f66:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80f6a:	bf14      	ite	ne
   80f6c:	2200      	movne	r2, #0
   80f6e:	2201      	moveq	r2, #1
   80f70:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80f74:	4d05      	ldr	r5, [pc, #20]	; (80f8c <pio_configure_pin+0xd0>)
   80f76:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80f78:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80f7a:	e000      	b.n	80f7e <pio_configure_pin+0xc2>

	default:
		return 0;
   80f7c:	2000      	movs	r0, #0
	}

	return 1;
}
   80f7e:	b002      	add	sp, #8
   80f80:	bd70      	pop	{r4, r5, r6, pc}
   80f82:	bf00      	nop
   80f84:	00080de1 	.word	0x00080de1
   80f88:	00080e21 	.word	0x00080e21
   80f8c:	00080e55 	.word	0x00080e55

00080f90 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80f94:	4604      	mov	r4, r0
   80f96:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80f98:	4b10      	ldr	r3, [pc, #64]	; (80fdc <pio_handler_process+0x4c>)
   80f9a:	4798      	blx	r3
   80f9c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80f9e:	4620      	mov	r0, r4
   80fa0:	4b0f      	ldr	r3, [pc, #60]	; (80fe0 <pio_handler_process+0x50>)
   80fa2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80fa4:	4005      	ands	r5, r0
   80fa6:	d017      	beq.n	80fd8 <pio_handler_process+0x48>
   80fa8:	4f0e      	ldr	r7, [pc, #56]	; (80fe4 <pio_handler_process+0x54>)
   80faa:	f107 040c 	add.w	r4, r7, #12
   80fae:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80fb0:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80fb4:	42b3      	cmp	r3, r6
   80fb6:	d10a      	bne.n	80fce <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80fb8:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80fbc:	4229      	tst	r1, r5
   80fbe:	d006      	beq.n	80fce <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80fc0:	6823      	ldr	r3, [r4, #0]
   80fc2:	4630      	mov	r0, r6
   80fc4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80fc6:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80fca:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80fce:	42bc      	cmp	r4, r7
   80fd0:	d002      	beq.n	80fd8 <pio_handler_process+0x48>
   80fd2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80fd4:	2d00      	cmp	r5, #0
   80fd6:	d1eb      	bne.n	80fb0 <pio_handler_process+0x20>
   80fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80fdc:	00080eb5 	.word	0x00080eb5
   80fe0:	00080eb9 	.word	0x00080eb9
   80fe4:	20070a74 	.word	0x20070a74

00080fe8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   80fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   80fea:	4c0b      	ldr	r4, [pc, #44]	; (81018 <pio_handler_set+0x30>)
   80fec:	6824      	ldr	r4, [r4, #0]
   80fee:	2c06      	cmp	r4, #6
   80ff0:	d810      	bhi.n	81014 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   80ff2:	4f0a      	ldr	r7, [pc, #40]	; (8101c <pio_handler_set+0x34>)
   80ff4:	0126      	lsls	r6, r4, #4
   80ff6:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   80ff8:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   80ffa:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   80ffc:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   80ffe:	9906      	ldr	r1, [sp, #24]
   81000:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   81002:	3401      	adds	r4, #1
   81004:	4904      	ldr	r1, [pc, #16]	; (81018 <pio_handler_set+0x30>)
   81006:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   81008:	4611      	mov	r1, r2
   8100a:	461a      	mov	r2, r3
   8100c:	4b04      	ldr	r3, [pc, #16]	; (81020 <pio_handler_set+0x38>)
   8100e:	4798      	blx	r3

	return 0;
   81010:	2000      	movs	r0, #0
   81012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   81014:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   81016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81018:	20070a70 	.word	0x20070a70
   8101c:	20070a74 	.word	0x20070a74
   81020:	00080e7d 	.word	0x00080e7d

00081024 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81024:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81026:	4802      	ldr	r0, [pc, #8]	; (81030 <PIOA_Handler+0xc>)
   81028:	210b      	movs	r1, #11
   8102a:	4b02      	ldr	r3, [pc, #8]	; (81034 <PIOA_Handler+0x10>)
   8102c:	4798      	blx	r3
   8102e:	bd08      	pop	{r3, pc}
   81030:	400e0e00 	.word	0x400e0e00
   81034:	00080f91 	.word	0x00080f91

00081038 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81038:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8103a:	4802      	ldr	r0, [pc, #8]	; (81044 <PIOB_Handler+0xc>)
   8103c:	210c      	movs	r1, #12
   8103e:	4b02      	ldr	r3, [pc, #8]	; (81048 <PIOB_Handler+0x10>)
   81040:	4798      	blx	r3
   81042:	bd08      	pop	{r3, pc}
   81044:	400e1000 	.word	0x400e1000
   81048:	00080f91 	.word	0x00080f91

0008104c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8104c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8104e:	4802      	ldr	r0, [pc, #8]	; (81058 <PIOC_Handler+0xc>)
   81050:	210d      	movs	r1, #13
   81052:	4b02      	ldr	r3, [pc, #8]	; (8105c <PIOC_Handler+0x10>)
   81054:	4798      	blx	r3
   81056:	bd08      	pop	{r3, pc}
   81058:	400e1200 	.word	0x400e1200
   8105c:	00080f91 	.word	0x00080f91

00081060 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81060:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81062:	4802      	ldr	r0, [pc, #8]	; (8106c <PIOD_Handler+0xc>)
   81064:	210e      	movs	r1, #14
   81066:	4b02      	ldr	r3, [pc, #8]	; (81070 <PIOD_Handler+0x10>)
   81068:	4798      	blx	r3
   8106a:	bd08      	pop	{r3, pc}
   8106c:	400e1400 	.word	0x400e1400
   81070:	00080f91 	.word	0x00080f91

00081074 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81074:	282c      	cmp	r0, #44	; 0x2c
   81076:	d820      	bhi.n	810ba <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   81078:	281f      	cmp	r0, #31
   8107a:	d80d      	bhi.n	81098 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8107c:	4b12      	ldr	r3, [pc, #72]	; (810c8 <pmc_enable_periph_clk+0x54>)
   8107e:	699a      	ldr	r2, [r3, #24]
   81080:	2301      	movs	r3, #1
   81082:	4083      	lsls	r3, r0
   81084:	401a      	ands	r2, r3
   81086:	4293      	cmp	r3, r2
   81088:	d019      	beq.n	810be <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8108a:	2301      	movs	r3, #1
   8108c:	fa03 f000 	lsl.w	r0, r3, r0
   81090:	4b0d      	ldr	r3, [pc, #52]	; (810c8 <pmc_enable_periph_clk+0x54>)
   81092:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81094:	2000      	movs	r0, #0
   81096:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81098:	4b0b      	ldr	r3, [pc, #44]	; (810c8 <pmc_enable_periph_clk+0x54>)
   8109a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   8109e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   810a0:	2301      	movs	r3, #1
   810a2:	4083      	lsls	r3, r0
   810a4:	401a      	ands	r2, r3
   810a6:	4293      	cmp	r3, r2
   810a8:	d00b      	beq.n	810c2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   810aa:	2301      	movs	r3, #1
   810ac:	fa03 f000 	lsl.w	r0, r3, r0
   810b0:	4b05      	ldr	r3, [pc, #20]	; (810c8 <pmc_enable_periph_clk+0x54>)
   810b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   810b6:	2000      	movs	r0, #0
   810b8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   810ba:	2001      	movs	r0, #1
   810bc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   810be:	2000      	movs	r0, #0
   810c0:	4770      	bx	lr
   810c2:	2000      	movs	r0, #0
}
   810c4:	4770      	bx	lr
   810c6:	bf00      	nop
   810c8:	400e0600 	.word	0x400e0600

000810cc <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   810cc:	b4f0      	push	{r4, r5, r6, r7}
   810ce:	b08c      	sub	sp, #48	; 0x30
   810d0:	4607      	mov	r7, r0
   810d2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   810d4:	ac01      	add	r4, sp, #4
   810d6:	4d12      	ldr	r5, [pc, #72]	; (81120 <pwm_clocks_generate+0x54>)
   810d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   810da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   810dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   810de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   810e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   810e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   810e8:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   810ea:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   810ec:	f852 4f04 	ldr.w	r4, [r2, #4]!
   810f0:	fbb6 f4f4 	udiv	r4, r6, r4
   810f4:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   810f8:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   810fc:	d903      	bls.n	81106 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   810fe:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81100:	2b0b      	cmp	r3, #11
   81102:	d1f3      	bne.n	810ec <pwm_clocks_generate+0x20>
   81104:	e004      	b.n	81110 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81106:	2b0a      	cmp	r3, #10
   81108:	d805      	bhi.n	81116 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   8110a:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   8110e:	e004      	b.n	8111a <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81110:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81114:	e001      	b.n	8111a <pwm_clocks_generate+0x4e>
   81116:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8111a:	b00c      	add	sp, #48	; 0x30
   8111c:	bcf0      	pop	{r4, r5, r6, r7}
   8111e:	4770      	bx	lr
   81120:	00082f40 	.word	0x00082f40

00081124 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81124:	b570      	push	{r4, r5, r6, lr}
   81126:	4606      	mov	r6, r0
   81128:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   8112a:	6808      	ldr	r0, [r1, #0]
   8112c:	b140      	cbz	r0, 81140 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8112e:	6889      	ldr	r1, [r1, #8]
   81130:	4b0b      	ldr	r3, [pc, #44]	; (81160 <pwm_init+0x3c>)
   81132:	4798      	blx	r3
   81134:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81136:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8113a:	4298      	cmp	r0, r3
   8113c:	d101      	bne.n	81142 <pwm_init+0x1e>
   8113e:	e00e      	b.n	8115e <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81140:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81142:	6860      	ldr	r0, [r4, #4]
   81144:	b140      	cbz	r0, 81158 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81146:	68a1      	ldr	r1, [r4, #8]
   81148:	4b05      	ldr	r3, [pc, #20]	; (81160 <pwm_init+0x3c>)
   8114a:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   8114c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81150:	4298      	cmp	r0, r3
   81152:	d004      	beq.n	8115e <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81154:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81158:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   8115a:	2000      	movs	r0, #0
   8115c:	bd70      	pop	{r4, r5, r6, pc}
}
   8115e:	bd70      	pop	{r4, r5, r6, pc}
   81160:	000810cd 	.word	0x000810cd

00081164 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81164:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81166:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81168:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8116a:	684a      	ldr	r2, [r1, #4]
   8116c:	f002 020f 	and.w	r2, r2, #15
   81170:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   81172:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81174:	432c      	orrs	r4, r5
   81176:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   81178:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8117c:	7d8a      	ldrb	r2, [r1, #22]
   8117e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   81182:	7dca      	ldrb	r2, [r1, #23]
   81184:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81188:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8118a:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8118e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   81192:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   81196:	68cc      	ldr	r4, [r1, #12]
   81198:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   8119c:	690c      	ldr	r4, [r1, #16]
   8119e:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   811a2:	7d8a      	ldrb	r2, [r1, #22]
   811a4:	b13a      	cbz	r2, 811b6 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   811a6:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   811a8:	8b4a      	ldrh	r2, [r1, #26]
   811aa:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   811ae:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   811b2:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   811b6:	6c85      	ldr	r5, [r0, #72]	; 0x48
   811b8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   811bc:	409a      	lsls	r2, r3
   811be:	43d2      	mvns	r2, r2
   811c0:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   811c2:	7fce      	ldrb	r6, [r1, #31]
   811c4:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   811c6:	7f8c      	ldrb	r4, [r1, #30]
   811c8:	409c      	lsls	r4, r3
   811ca:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   811ce:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   811d0:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   811d2:	6c44      	ldr	r4, [r0, #68]	; 0x44
   811d4:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   811d6:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   811da:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   811dc:	f891 4020 	ldrb.w	r4, [r1, #32]
   811e0:	409c      	lsls	r4, r3
   811e2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   811e6:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   811e8:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   811ea:	2201      	movs	r2, #1
   811ec:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   811ee:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   811f2:	b11c      	cbz	r4, 811fc <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   811f4:	6a04      	ldr	r4, [r0, #32]
   811f6:	4314      	orrs	r4, r2
   811f8:	6204      	str	r4, [r0, #32]
   811fa:	e003      	b.n	81204 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   811fc:	6a04      	ldr	r4, [r0, #32]
   811fe:	ea24 0402 	bic.w	r4, r4, r2
   81202:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81204:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81208:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   8120a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8120c:	bf0c      	ite	eq
   8120e:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81210:	4394      	bicne	r4, r2
   81212:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81214:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81218:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   8121a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8121c:	bf0c      	ite	eq
   8121e:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81222:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81226:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81228:	2b03      	cmp	r3, #3
   8122a:	d80c      	bhi.n	81246 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8122c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8122e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81230:	22ff      	movs	r2, #255	; 0xff
   81232:	409a      	lsls	r2, r3
   81234:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81238:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8123c:	fa01 f303 	lsl.w	r3, r1, r3
   81240:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81242:	66c3      	str	r3, [r0, #108]	; 0x6c
   81244:	e00c      	b.n	81260 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81246:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81248:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8124a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   8124c:	22ff      	movs	r2, #255	; 0xff
   8124e:	409a      	lsls	r2, r3
   81250:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81254:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81258:	fa01 f303 	lsl.w	r3, r1, r3
   8125c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8125e:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   81260:	2000      	movs	r0, #0
   81262:	bc70      	pop	{r4, r5, r6}
   81264:	4770      	bx	lr
   81266:	bf00      	nop

00081268 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81268:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   8126a:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   8126c:	690b      	ldr	r3, [r1, #16]
   8126e:	4293      	cmp	r3, r2
   81270:	d306      	bcc.n	81280 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81272:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81274:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81278:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   8127c:	2000      	movs	r0, #0
   8127e:	e001      	b.n	81284 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81280:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81284:	f85d 4b04 	ldr.w	r4, [sp], #4
   81288:	4770      	bx	lr
   8128a:	bf00      	nop

0008128c <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   8128c:	2301      	movs	r3, #1
   8128e:	fa03 f101 	lsl.w	r1, r3, r1
   81292:	6041      	str	r1, [r0, #4]
   81294:	4770      	bx	lr
   81296:	bf00      	nop

00081298 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81298:	2301      	movs	r3, #1
   8129a:	fa03 f101 	lsl.w	r1, r3, r1
   8129e:	6081      	str	r1, [r0, #8]
   812a0:	4770      	bx	lr
   812a2:	bf00      	nop

000812a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   812a4:	e7fe      	b.n	812a4 <Dummy_Handler>
   812a6:	bf00      	nop

000812a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   812a8:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   812aa:	4b1e      	ldr	r3, [pc, #120]	; (81324 <Reset_Handler+0x7c>)
   812ac:	4a1e      	ldr	r2, [pc, #120]	; (81328 <Reset_Handler+0x80>)
   812ae:	429a      	cmp	r2, r3
   812b0:	d003      	beq.n	812ba <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   812b2:	4b1e      	ldr	r3, [pc, #120]	; (8132c <Reset_Handler+0x84>)
   812b4:	4a1b      	ldr	r2, [pc, #108]	; (81324 <Reset_Handler+0x7c>)
   812b6:	429a      	cmp	r2, r3
   812b8:	d304      	bcc.n	812c4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   812ba:	4b1d      	ldr	r3, [pc, #116]	; (81330 <Reset_Handler+0x88>)
   812bc:	4a1d      	ldr	r2, [pc, #116]	; (81334 <Reset_Handler+0x8c>)
   812be:	429a      	cmp	r2, r3
   812c0:	d30f      	bcc.n	812e2 <Reset_Handler+0x3a>
   812c2:	e01a      	b.n	812fa <Reset_Handler+0x52>
   812c4:	4b1c      	ldr	r3, [pc, #112]	; (81338 <Reset_Handler+0x90>)
   812c6:	4c1d      	ldr	r4, [pc, #116]	; (8133c <Reset_Handler+0x94>)
   812c8:	1ae4      	subs	r4, r4, r3
   812ca:	f024 0403 	bic.w	r4, r4, #3
   812ce:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   812d0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   812d2:	4814      	ldr	r0, [pc, #80]	; (81324 <Reset_Handler+0x7c>)
   812d4:	4914      	ldr	r1, [pc, #80]	; (81328 <Reset_Handler+0x80>)
   812d6:	585a      	ldr	r2, [r3, r1]
   812d8:	501a      	str	r2, [r3, r0]
   812da:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   812dc:	42a3      	cmp	r3, r4
   812de:	d1fa      	bne.n	812d6 <Reset_Handler+0x2e>
   812e0:	e7eb      	b.n	812ba <Reset_Handler+0x12>
   812e2:	4b17      	ldr	r3, [pc, #92]	; (81340 <Reset_Handler+0x98>)
   812e4:	4917      	ldr	r1, [pc, #92]	; (81344 <Reset_Handler+0x9c>)
   812e6:	1ac9      	subs	r1, r1, r3
   812e8:	f021 0103 	bic.w	r1, r1, #3
   812ec:	1d1a      	adds	r2, r3, #4
   812ee:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   812f0:	2200      	movs	r2, #0
   812f2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   812f6:	428b      	cmp	r3, r1
   812f8:	d1fb      	bne.n	812f2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   812fa:	4a13      	ldr	r2, [pc, #76]	; (81348 <Reset_Handler+0xa0>)
   812fc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81300:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81304:	4911      	ldr	r1, [pc, #68]	; (8134c <Reset_Handler+0xa4>)
   81306:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81308:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   8130c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   81310:	d203      	bcs.n	8131a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81312:	688a      	ldr	r2, [r1, #8]
   81314:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81318:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8131a:	4b0d      	ldr	r3, [pc, #52]	; (81350 <Reset_Handler+0xa8>)
   8131c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8131e:	4b0d      	ldr	r3, [pc, #52]	; (81354 <Reset_Handler+0xac>)
   81320:	4798      	blx	r3
   81322:	e7fe      	b.n	81322 <Reset_Handler+0x7a>
   81324:	20070000 	.word	0x20070000
   81328:	00082fe4 	.word	0x00082fe4
   8132c:	2007099c 	.word	0x2007099c
   81330:	20070b98 	.word	0x20070b98
   81334:	2007099c 	.word	0x2007099c
   81338:	20070004 	.word	0x20070004
   8133c:	2007099f 	.word	0x2007099f
   81340:	20070998 	.word	0x20070998
   81344:	20070b93 	.word	0x20070b93
   81348:	00080000 	.word	0x00080000
   8134c:	e000ed00 	.word	0xe000ed00
   81350:	00082651 	.word	0x00082651
   81354:	00080149 	.word	0x00080149

00081358 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81358:	4b09      	ldr	r3, [pc, #36]	; (81380 <_sbrk+0x28>)
   8135a:	681b      	ldr	r3, [r3, #0]
   8135c:	b913      	cbnz	r3, 81364 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8135e:	4a09      	ldr	r2, [pc, #36]	; (81384 <_sbrk+0x2c>)
   81360:	4b07      	ldr	r3, [pc, #28]	; (81380 <_sbrk+0x28>)
   81362:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81364:	4b06      	ldr	r3, [pc, #24]	; (81380 <_sbrk+0x28>)
   81366:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81368:	181a      	adds	r2, r3, r0
   8136a:	4907      	ldr	r1, [pc, #28]	; (81388 <_sbrk+0x30>)
   8136c:	4291      	cmp	r1, r2
   8136e:	db04      	blt.n	8137a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   81370:	4610      	mov	r0, r2
   81372:	4a03      	ldr	r2, [pc, #12]	; (81380 <_sbrk+0x28>)
   81374:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81376:	4618      	mov	r0, r3
   81378:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8137a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8137e:	4770      	bx	lr
   81380:	20070ae4 	.word	0x20070ae4
   81384:	20072b98 	.word	0x20072b98
   81388:	20087ffc 	.word	0x20087ffc
   8138c:	00000000 	.word	0x00000000

00081390 <atan>:
   81390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81394:	4bb6      	ldr	r3, [pc, #728]	; (81670 <atan+0x2e0>)
   81396:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   8139a:	429e      	cmp	r6, r3
   8139c:	b083      	sub	sp, #12
   8139e:	4604      	mov	r4, r0
   813a0:	460d      	mov	r5, r1
   813a2:	4689      	mov	r9, r1
   813a4:	dd0f      	ble.n	813c6 <atan+0x36>
   813a6:	49b3      	ldr	r1, [pc, #716]	; (81674 <atan+0x2e4>)
   813a8:	428e      	cmp	r6, r1
   813aa:	f300 80b3 	bgt.w	81514 <atan+0x184>
   813ae:	f000 80ae 	beq.w	8150e <atan+0x17e>
   813b2:	f1b9 0f00 	cmp.w	r9, #0
   813b6:	f340 80ef 	ble.w	81598 <atan+0x208>
   813ba:	a191      	add	r1, pc, #580	; (adr r1, 81600 <atan+0x270>)
   813bc:	e9d1 0100 	ldrd	r0, r1, [r1]
   813c0:	b003      	add	sp, #12
   813c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813c6:	4bac      	ldr	r3, [pc, #688]	; (81678 <atan+0x2e8>)
   813c8:	429e      	cmp	r6, r3
   813ca:	f300 80bd 	bgt.w	81548 <atan+0x1b8>
   813ce:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   813d2:	429e      	cmp	r6, r3
   813d4:	f340 80a7 	ble.w	81526 <atan+0x196>
   813d8:	f04f 3cff 	mov.w	ip, #4294967295
   813dc:	4622      	mov	r2, r4
   813de:	462b      	mov	r3, r5
   813e0:	4620      	mov	r0, r4
   813e2:	4629      	mov	r1, r5
   813e4:	f8cd c004 	str.w	ip, [sp, #4]
   813e8:	f000 fc76 	bl	81cd8 <__aeabi_dmul>
   813ec:	4602      	mov	r2, r0
   813ee:	460b      	mov	r3, r1
   813f0:	4682      	mov	sl, r0
   813f2:	468b      	mov	fp, r1
   813f4:	f000 fc70 	bl	81cd8 <__aeabi_dmul>
   813f8:	a383      	add	r3, pc, #524	; (adr r3, 81608 <atan+0x278>)
   813fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   813fe:	4606      	mov	r6, r0
   81400:	460f      	mov	r7, r1
   81402:	f000 fc69 	bl	81cd8 <__aeabi_dmul>
   81406:	a382      	add	r3, pc, #520	; (adr r3, 81610 <atan+0x280>)
   81408:	e9d3 2300 	ldrd	r2, r3, [r3]
   8140c:	f000 fab2 	bl	81974 <__adddf3>
   81410:	4632      	mov	r2, r6
   81412:	463b      	mov	r3, r7
   81414:	f000 fc60 	bl	81cd8 <__aeabi_dmul>
   81418:	a37f      	add	r3, pc, #508	; (adr r3, 81618 <atan+0x288>)
   8141a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8141e:	f000 faa9 	bl	81974 <__adddf3>
   81422:	4632      	mov	r2, r6
   81424:	463b      	mov	r3, r7
   81426:	f000 fc57 	bl	81cd8 <__aeabi_dmul>
   8142a:	a37d      	add	r3, pc, #500	; (adr r3, 81620 <atan+0x290>)
   8142c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81430:	f000 faa0 	bl	81974 <__adddf3>
   81434:	4632      	mov	r2, r6
   81436:	463b      	mov	r3, r7
   81438:	f000 fc4e 	bl	81cd8 <__aeabi_dmul>
   8143c:	a37a      	add	r3, pc, #488	; (adr r3, 81628 <atan+0x298>)
   8143e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81442:	f000 fa97 	bl	81974 <__adddf3>
   81446:	4632      	mov	r2, r6
   81448:	463b      	mov	r3, r7
   8144a:	f000 fc45 	bl	81cd8 <__aeabi_dmul>
   8144e:	a378      	add	r3, pc, #480	; (adr r3, 81630 <atan+0x2a0>)
   81450:	e9d3 2300 	ldrd	r2, r3, [r3]
   81454:	f000 fa8e 	bl	81974 <__adddf3>
   81458:	4652      	mov	r2, sl
   8145a:	465b      	mov	r3, fp
   8145c:	f000 fc3c 	bl	81cd8 <__aeabi_dmul>
   81460:	a375      	add	r3, pc, #468	; (adr r3, 81638 <atan+0x2a8>)
   81462:	e9d3 2300 	ldrd	r2, r3, [r3]
   81466:	4682      	mov	sl, r0
   81468:	468b      	mov	fp, r1
   8146a:	4630      	mov	r0, r6
   8146c:	4639      	mov	r1, r7
   8146e:	f000 fc33 	bl	81cd8 <__aeabi_dmul>
   81472:	a373      	add	r3, pc, #460	; (adr r3, 81640 <atan+0x2b0>)
   81474:	e9d3 2300 	ldrd	r2, r3, [r3]
   81478:	f000 fa7a 	bl	81970 <__aeabi_dsub>
   8147c:	4632      	mov	r2, r6
   8147e:	463b      	mov	r3, r7
   81480:	f000 fc2a 	bl	81cd8 <__aeabi_dmul>
   81484:	a370      	add	r3, pc, #448	; (adr r3, 81648 <atan+0x2b8>)
   81486:	e9d3 2300 	ldrd	r2, r3, [r3]
   8148a:	f000 fa71 	bl	81970 <__aeabi_dsub>
   8148e:	4632      	mov	r2, r6
   81490:	463b      	mov	r3, r7
   81492:	f000 fc21 	bl	81cd8 <__aeabi_dmul>
   81496:	a36e      	add	r3, pc, #440	; (adr r3, 81650 <atan+0x2c0>)
   81498:	e9d3 2300 	ldrd	r2, r3, [r3]
   8149c:	f000 fa68 	bl	81970 <__aeabi_dsub>
   814a0:	4632      	mov	r2, r6
   814a2:	463b      	mov	r3, r7
   814a4:	f000 fc18 	bl	81cd8 <__aeabi_dmul>
   814a8:	a36b      	add	r3, pc, #428	; (adr r3, 81658 <atan+0x2c8>)
   814aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   814ae:	f000 fa5f 	bl	81970 <__aeabi_dsub>
   814b2:	4632      	mov	r2, r6
   814b4:	463b      	mov	r3, r7
   814b6:	f000 fc0f 	bl	81cd8 <__aeabi_dmul>
   814ba:	f8dd c004 	ldr.w	ip, [sp, #4]
   814be:	4602      	mov	r2, r0
   814c0:	f1bc 3fff 	cmp.w	ip, #4294967295
   814c4:	460b      	mov	r3, r1
   814c6:	d06b      	beq.n	815a0 <atan+0x210>
   814c8:	4650      	mov	r0, sl
   814ca:	4659      	mov	r1, fp
   814cc:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   814d0:	f000 fa50 	bl	81974 <__adddf3>
   814d4:	4622      	mov	r2, r4
   814d6:	462b      	mov	r3, r5
   814d8:	f000 fbfe 	bl	81cd8 <__aeabi_dmul>
   814dc:	4f67      	ldr	r7, [pc, #412]	; (8167c <atan+0x2ec>)
   814de:	4b68      	ldr	r3, [pc, #416]	; (81680 <atan+0x2f0>)
   814e0:	4437      	add	r7, r6
   814e2:	441e      	add	r6, r3
   814e4:	e9d6 2300 	ldrd	r2, r3, [r6]
   814e8:	f000 fa42 	bl	81970 <__aeabi_dsub>
   814ec:	4622      	mov	r2, r4
   814ee:	462b      	mov	r3, r5
   814f0:	f000 fa3e 	bl	81970 <__aeabi_dsub>
   814f4:	4602      	mov	r2, r0
   814f6:	460b      	mov	r3, r1
   814f8:	e9d7 0100 	ldrd	r0, r1, [r7]
   814fc:	f000 fa38 	bl	81970 <__aeabi_dsub>
   81500:	f1b9 0f00 	cmp.w	r9, #0
   81504:	da0c      	bge.n	81520 <atan+0x190>
   81506:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8150a:	4629      	mov	r1, r5
   8150c:	e008      	b.n	81520 <atan+0x190>
   8150e:	2800      	cmp	r0, #0
   81510:	f43f af4f 	beq.w	813b2 <atan+0x22>
   81514:	4620      	mov	r0, r4
   81516:	4629      	mov	r1, r5
   81518:	4622      	mov	r2, r4
   8151a:	462b      	mov	r3, r5
   8151c:	f000 fa2a 	bl	81974 <__adddf3>
   81520:	b003      	add	sp, #12
   81522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81526:	a34e      	add	r3, pc, #312	; (adr r3, 81660 <atan+0x2d0>)
   81528:	e9d3 2300 	ldrd	r2, r3, [r3]
   8152c:	f000 fa22 	bl	81974 <__adddf3>
   81530:	2200      	movs	r2, #0
   81532:	4b54      	ldr	r3, [pc, #336]	; (81684 <atan+0x2f4>)
   81534:	f000 fe60 	bl	821f8 <__aeabi_dcmpgt>
   81538:	2800      	cmp	r0, #0
   8153a:	f43f af4d 	beq.w	813d8 <atan+0x48>
   8153e:	4620      	mov	r0, r4
   81540:	4629      	mov	r1, r5
   81542:	b003      	add	sp, #12
   81544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81548:	f000 f8ca 	bl	816e0 <fabs>
   8154c:	4b4e      	ldr	r3, [pc, #312]	; (81688 <atan+0x2f8>)
   8154e:	4604      	mov	r4, r0
   81550:	429e      	cmp	r6, r3
   81552:	460d      	mov	r5, r1
   81554:	dc33      	bgt.n	815be <atan+0x22e>
   81556:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   8155a:	429e      	cmp	r6, r3
   8155c:	f300 80a5 	bgt.w	816aa <atan+0x31a>
   81560:	4602      	mov	r2, r0
   81562:	460b      	mov	r3, r1
   81564:	f000 fa06 	bl	81974 <__adddf3>
   81568:	2200      	movs	r2, #0
   8156a:	4b46      	ldr	r3, [pc, #280]	; (81684 <atan+0x2f4>)
   8156c:	f000 fa00 	bl	81970 <__aeabi_dsub>
   81570:	2200      	movs	r2, #0
   81572:	4606      	mov	r6, r0
   81574:	460f      	mov	r7, r1
   81576:	4620      	mov	r0, r4
   81578:	4629      	mov	r1, r5
   8157a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8157e:	f000 f9f9 	bl	81974 <__adddf3>
   81582:	4602      	mov	r2, r0
   81584:	460b      	mov	r3, r1
   81586:	4630      	mov	r0, r6
   81588:	4639      	mov	r1, r7
   8158a:	f000 fccf 	bl	81f2c <__aeabi_ddiv>
   8158e:	f04f 0c00 	mov.w	ip, #0
   81592:	4604      	mov	r4, r0
   81594:	460d      	mov	r5, r1
   81596:	e721      	b.n	813dc <atan+0x4c>
   81598:	a133      	add	r1, pc, #204	; (adr r1, 81668 <atan+0x2d8>)
   8159a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8159e:	e7bf      	b.n	81520 <atan+0x190>
   815a0:	4650      	mov	r0, sl
   815a2:	4659      	mov	r1, fp
   815a4:	f000 f9e6 	bl	81974 <__adddf3>
   815a8:	4622      	mov	r2, r4
   815aa:	462b      	mov	r3, r5
   815ac:	f000 fb94 	bl	81cd8 <__aeabi_dmul>
   815b0:	4602      	mov	r2, r0
   815b2:	460b      	mov	r3, r1
   815b4:	4620      	mov	r0, r4
   815b6:	4629      	mov	r1, r5
   815b8:	f000 f9da 	bl	81970 <__aeabi_dsub>
   815bc:	e7b0      	b.n	81520 <atan+0x190>
   815be:	4b33      	ldr	r3, [pc, #204]	; (8168c <atan+0x2fc>)
   815c0:	429e      	cmp	r6, r3
   815c2:	dc67      	bgt.n	81694 <atan+0x304>
   815c4:	2200      	movs	r2, #0
   815c6:	4b32      	ldr	r3, [pc, #200]	; (81690 <atan+0x300>)
   815c8:	f000 f9d2 	bl	81970 <__aeabi_dsub>
   815cc:	2200      	movs	r2, #0
   815ce:	4606      	mov	r6, r0
   815d0:	460f      	mov	r7, r1
   815d2:	4620      	mov	r0, r4
   815d4:	4629      	mov	r1, r5
   815d6:	4b2e      	ldr	r3, [pc, #184]	; (81690 <atan+0x300>)
   815d8:	f000 fb7e 	bl	81cd8 <__aeabi_dmul>
   815dc:	2200      	movs	r2, #0
   815de:	4b29      	ldr	r3, [pc, #164]	; (81684 <atan+0x2f4>)
   815e0:	f000 f9c8 	bl	81974 <__adddf3>
   815e4:	4602      	mov	r2, r0
   815e6:	460b      	mov	r3, r1
   815e8:	4630      	mov	r0, r6
   815ea:	4639      	mov	r1, r7
   815ec:	f000 fc9e 	bl	81f2c <__aeabi_ddiv>
   815f0:	f04f 0c02 	mov.w	ip, #2
   815f4:	4604      	mov	r4, r0
   815f6:	460d      	mov	r5, r1
   815f8:	e6f0      	b.n	813dc <atan+0x4c>
   815fa:	bf00      	nop
   815fc:	f3af 8000 	nop.w
   81600:	54442d18 	.word	0x54442d18
   81604:	3ff921fb 	.word	0x3ff921fb
   81608:	e322da11 	.word	0xe322da11
   8160c:	3f90ad3a 	.word	0x3f90ad3a
   81610:	24760deb 	.word	0x24760deb
   81614:	3fa97b4b 	.word	0x3fa97b4b
   81618:	a0d03d51 	.word	0xa0d03d51
   8161c:	3fb10d66 	.word	0x3fb10d66
   81620:	c54c206e 	.word	0xc54c206e
   81624:	3fb745cd 	.word	0x3fb745cd
   81628:	920083ff 	.word	0x920083ff
   8162c:	3fc24924 	.word	0x3fc24924
   81630:	5555550d 	.word	0x5555550d
   81634:	3fd55555 	.word	0x3fd55555
   81638:	2c6a6c2f 	.word	0x2c6a6c2f
   8163c:	bfa2b444 	.word	0xbfa2b444
   81640:	52defd9a 	.word	0x52defd9a
   81644:	3fadde2d 	.word	0x3fadde2d
   81648:	af749a6d 	.word	0xaf749a6d
   8164c:	3fb3b0f2 	.word	0x3fb3b0f2
   81650:	fe231671 	.word	0xfe231671
   81654:	3fbc71c6 	.word	0x3fbc71c6
   81658:	9998ebc4 	.word	0x9998ebc4
   8165c:	3fc99999 	.word	0x3fc99999
   81660:	8800759c 	.word	0x8800759c
   81664:	7e37e43c 	.word	0x7e37e43c
   81668:	54442d18 	.word	0x54442d18
   8166c:	bff921fb 	.word	0xbff921fb
   81670:	440fffff 	.word	0x440fffff
   81674:	7ff00000 	.word	0x7ff00000
   81678:	3fdbffff 	.word	0x3fdbffff
   8167c:	00082f90 	.word	0x00082f90
   81680:	00082f70 	.word	0x00082f70
   81684:	3ff00000 	.word	0x3ff00000
   81688:	3ff2ffff 	.word	0x3ff2ffff
   8168c:	40037fff 	.word	0x40037fff
   81690:	3ff80000 	.word	0x3ff80000
   81694:	4602      	mov	r2, r0
   81696:	460b      	mov	r3, r1
   81698:	2000      	movs	r0, #0
   8169a:	490f      	ldr	r1, [pc, #60]	; (816d8 <atan+0x348>)
   8169c:	f000 fc46 	bl	81f2c <__aeabi_ddiv>
   816a0:	f04f 0c03 	mov.w	ip, #3
   816a4:	4604      	mov	r4, r0
   816a6:	460d      	mov	r5, r1
   816a8:	e698      	b.n	813dc <atan+0x4c>
   816aa:	2200      	movs	r2, #0
   816ac:	4b0b      	ldr	r3, [pc, #44]	; (816dc <atan+0x34c>)
   816ae:	f000 f95f 	bl	81970 <__aeabi_dsub>
   816b2:	2200      	movs	r2, #0
   816b4:	4606      	mov	r6, r0
   816b6:	460f      	mov	r7, r1
   816b8:	4620      	mov	r0, r4
   816ba:	4629      	mov	r1, r5
   816bc:	4b07      	ldr	r3, [pc, #28]	; (816dc <atan+0x34c>)
   816be:	f000 f959 	bl	81974 <__adddf3>
   816c2:	4602      	mov	r2, r0
   816c4:	460b      	mov	r3, r1
   816c6:	4630      	mov	r0, r6
   816c8:	4639      	mov	r1, r7
   816ca:	f000 fc2f 	bl	81f2c <__aeabi_ddiv>
   816ce:	f04f 0c01 	mov.w	ip, #1
   816d2:	4604      	mov	r4, r0
   816d4:	460d      	mov	r5, r1
   816d6:	e681      	b.n	813dc <atan+0x4c>
   816d8:	bff00000 	.word	0xbff00000
   816dc:	3ff00000 	.word	0x3ff00000

000816e0 <fabs>:
   816e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   816e4:	4770      	bx	lr
   816e6:	bf00      	nop

000816e8 <sqrt>:
   816e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   816ec:	b08a      	sub	sp, #40	; 0x28
   816ee:	4604      	mov	r4, r0
   816f0:	460d      	mov	r5, r1
   816f2:	f000 f84f 	bl	81794 <__ieee754_sqrt>
   816f6:	f8df a098 	ldr.w	sl, [pc, #152]	; 81790 <sqrt+0xa8>
   816fa:	4606      	mov	r6, r0
   816fc:	f99a 3000 	ldrsb.w	r3, [sl]
   81700:	460f      	mov	r7, r1
   81702:	3301      	adds	r3, #1
   81704:	d00f      	beq.n	81726 <sqrt+0x3e>
   81706:	4620      	mov	r0, r4
   81708:	4629      	mov	r1, r5
   8170a:	f000 f903 	bl	81914 <__fpclassifyd>
   8170e:	b150      	cbz	r0, 81726 <sqrt+0x3e>
   81710:	f04f 0800 	mov.w	r8, #0
   81714:	f04f 0900 	mov.w	r9, #0
   81718:	4642      	mov	r2, r8
   8171a:	464b      	mov	r3, r9
   8171c:	4620      	mov	r0, r4
   8171e:	4629      	mov	r1, r5
   81720:	f000 fd4c 	bl	821bc <__aeabi_dcmplt>
   81724:	b920      	cbnz	r0, 81730 <sqrt+0x48>
   81726:	4630      	mov	r0, r6
   81728:	4639      	mov	r1, r7
   8172a:	b00a      	add	sp, #40	; 0x28
   8172c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81730:	4916      	ldr	r1, [pc, #88]	; (8178c <sqrt+0xa4>)
   81732:	f89a 6000 	ldrb.w	r6, [sl]
   81736:	2201      	movs	r2, #1
   81738:	2300      	movs	r3, #0
   8173a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   8173e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   81742:	9101      	str	r1, [sp, #4]
   81744:	9200      	str	r2, [sp, #0]
   81746:	9308      	str	r3, [sp, #32]
   81748:	b966      	cbnz	r6, 81764 <sqrt+0x7c>
   8174a:	e9cd 8906 	strd	r8, r9, [sp, #24]
   8174e:	4668      	mov	r0, sp
   81750:	f000 f908 	bl	81964 <matherr>
   81754:	b180      	cbz	r0, 81778 <sqrt+0x90>
   81756:	9b08      	ldr	r3, [sp, #32]
   81758:	b99b      	cbnz	r3, 81782 <sqrt+0x9a>
   8175a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8175e:	b00a      	add	sp, #40	; 0x28
   81760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81764:	4640      	mov	r0, r8
   81766:	4649      	mov	r1, r9
   81768:	4642      	mov	r2, r8
   8176a:	464b      	mov	r3, r9
   8176c:	f000 fbde 	bl	81f2c <__aeabi_ddiv>
   81770:	2e02      	cmp	r6, #2
   81772:	e9cd 0106 	strd	r0, r1, [sp, #24]
   81776:	d1ea      	bne.n	8174e <sqrt+0x66>
   81778:	f000 ff64 	bl	82644 <__errno>
   8177c:	2321      	movs	r3, #33	; 0x21
   8177e:	6003      	str	r3, [r0, #0]
   81780:	e7e9      	b.n	81756 <sqrt+0x6e>
   81782:	f000 ff5f 	bl	82644 <__errno>
   81786:	9b08      	ldr	r3, [sp, #32]
   81788:	6003      	str	r3, [r0, #0]
   8178a:	e7e6      	b.n	8175a <sqrt+0x72>
   8178c:	00082fb0 	.word	0x00082fb0
   81790:	2007015c 	.word	0x2007015c

00081794 <__ieee754_sqrt>:
   81794:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   81798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8179c:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   817a0:	f8df 816c 	ldr.w	r8, [pc, #364]	; 81910 <__ieee754_sqrt+0x17c>
   817a4:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   817a8:	45c4      	cmp	ip, r8
   817aa:	4606      	mov	r6, r0
   817ac:	460f      	mov	r7, r1
   817ae:	460b      	mov	r3, r1
   817b0:	4602      	mov	r2, r0
   817b2:	f000 808f 	beq.w	818d4 <__ieee754_sqrt+0x140>
   817b6:	2900      	cmp	r1, #0
   817b8:	dd6f      	ble.n	8189a <__ieee754_sqrt+0x106>
   817ba:	150f      	asrs	r7, r1, #20
   817bc:	d078      	beq.n	818b0 <__ieee754_sqrt+0x11c>
   817be:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   817c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
   817c6:	07f9      	lsls	r1, r7, #31
   817c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   817cc:	d460      	bmi.n	81890 <__ieee754_sqrt+0xfc>
   817ce:	0fd1      	lsrs	r1, r2, #31
   817d0:	f04f 0c00 	mov.w	ip, #0
   817d4:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   817d8:	107f      	asrs	r7, r7, #1
   817da:	0052      	lsls	r2, r2, #1
   817dc:	4665      	mov	r5, ip
   817de:	2016      	movs	r0, #22
   817e0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   817e4:	186c      	adds	r4, r5, r1
   817e6:	429c      	cmp	r4, r3
   817e8:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   817ec:	ea4f 0242 	mov.w	r2, r2, lsl #1
   817f0:	dc02      	bgt.n	817f8 <__ieee754_sqrt+0x64>
   817f2:	1b1b      	subs	r3, r3, r4
   817f4:	1865      	adds	r5, r4, r1
   817f6:	448c      	add	ip, r1
   817f8:	3801      	subs	r0, #1
   817fa:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   817fe:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81802:	d1ef      	bne.n	817e4 <__ieee754_sqrt+0x50>
   81804:	4680      	mov	r8, r0
   81806:	2620      	movs	r6, #32
   81808:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   8180c:	e009      	b.n	81822 <__ieee754_sqrt+0x8e>
   8180e:	d023      	beq.n	81858 <__ieee754_sqrt+0xc4>
   81810:	0fd4      	lsrs	r4, r2, #31
   81812:	3e01      	subs	r6, #1
   81814:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81818:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   8181c:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81820:	d01e      	beq.n	81860 <__ieee754_sqrt+0xcc>
   81822:	42ab      	cmp	r3, r5
   81824:	eb01 0408 	add.w	r4, r1, r8
   81828:	ddf1      	ble.n	8180e <__ieee754_sqrt+0x7a>
   8182a:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   8182e:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   81832:	eb04 0801 	add.w	r8, r4, r1
   81836:	d009      	beq.n	8184c <__ieee754_sqrt+0xb8>
   81838:	46a9      	mov	r9, r5
   8183a:	1b5b      	subs	r3, r3, r5
   8183c:	4294      	cmp	r4, r2
   8183e:	bf88      	it	hi
   81840:	f103 33ff 	addhi.w	r3, r3, #4294967295
   81844:	1b12      	subs	r2, r2, r4
   81846:	4408      	add	r0, r1
   81848:	464d      	mov	r5, r9
   8184a:	e7e1      	b.n	81810 <__ieee754_sqrt+0x7c>
   8184c:	f1b8 0f00 	cmp.w	r8, #0
   81850:	dbf2      	blt.n	81838 <__ieee754_sqrt+0xa4>
   81852:	f105 0901 	add.w	r9, r5, #1
   81856:	e7f0      	b.n	8183a <__ieee754_sqrt+0xa6>
   81858:	4294      	cmp	r4, r2
   8185a:	d9e6      	bls.n	8182a <__ieee754_sqrt+0x96>
   8185c:	461d      	mov	r5, r3
   8185e:	e7d7      	b.n	81810 <__ieee754_sqrt+0x7c>
   81860:	431a      	orrs	r2, r3
   81862:	d004      	beq.n	8186e <__ieee754_sqrt+0xda>
   81864:	1c43      	adds	r3, r0, #1
   81866:	d041      	beq.n	818ec <__ieee754_sqrt+0x158>
   81868:	f000 0301 	and.w	r3, r0, #1
   8186c:	4418      	add	r0, r3
   8186e:	0846      	lsrs	r6, r0, #1
   81870:	ea4f 036c 	mov.w	r3, ip, asr #1
   81874:	f01c 0f01 	tst.w	ip, #1
   81878:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   8187c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81880:	bf18      	it	ne
   81882:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   81886:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   8188a:	4630      	mov	r0, r6
   8188c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81890:	0fd1      	lsrs	r1, r2, #31
   81892:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81896:	0052      	lsls	r2, r2, #1
   81898:	e799      	b.n	817ce <__ieee754_sqrt+0x3a>
   8189a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8189e:	4303      	orrs	r3, r0
   818a0:	d022      	beq.n	818e8 <__ieee754_sqrt+0x154>
   818a2:	bb51      	cbnz	r1, 818fa <__ieee754_sqrt+0x166>
   818a4:	460f      	mov	r7, r1
   818a6:	0ad3      	lsrs	r3, r2, #11
   818a8:	3f15      	subs	r7, #21
   818aa:	0552      	lsls	r2, r2, #21
   818ac:	2b00      	cmp	r3, #0
   818ae:	d0fa      	beq.n	818a6 <__ieee754_sqrt+0x112>
   818b0:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   818b4:	d11d      	bne.n	818f2 <__ieee754_sqrt+0x15e>
   818b6:	005b      	lsls	r3, r3, #1
   818b8:	02d8      	lsls	r0, r3, #11
   818ba:	f101 0101 	add.w	r1, r1, #1
   818be:	d5fa      	bpl.n	818b6 <__ieee754_sqrt+0x122>
   818c0:	f1c1 0001 	rsb	r0, r1, #1
   818c4:	f1c1 0420 	rsb	r4, r1, #32
   818c8:	fa22 f404 	lsr.w	r4, r2, r4
   818cc:	4407      	add	r7, r0
   818ce:	408a      	lsls	r2, r1
   818d0:	4323      	orrs	r3, r4
   818d2:	e774      	b.n	817be <__ieee754_sqrt+0x2a>
   818d4:	4602      	mov	r2, r0
   818d6:	460b      	mov	r3, r1
   818d8:	f000 f9fe 	bl	81cd8 <__aeabi_dmul>
   818dc:	4632      	mov	r2, r6
   818de:	463b      	mov	r3, r7
   818e0:	f000 f848 	bl	81974 <__adddf3>
   818e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   818e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   818ec:	f10c 0c01 	add.w	ip, ip, #1
   818f0:	e7be      	b.n	81870 <__ieee754_sqrt+0xdc>
   818f2:	2420      	movs	r4, #32
   818f4:	2001      	movs	r0, #1
   818f6:	2100      	movs	r1, #0
   818f8:	e7e6      	b.n	818c8 <__ieee754_sqrt+0x134>
   818fa:	4602      	mov	r2, r0
   818fc:	460b      	mov	r3, r1
   818fe:	f000 f837 	bl	81970 <__aeabi_dsub>
   81902:	4602      	mov	r2, r0
   81904:	460b      	mov	r3, r1
   81906:	f000 fb11 	bl	81f2c <__aeabi_ddiv>
   8190a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8190e:	bf00      	nop
   81910:	7ff00000 	.word	0x7ff00000

00081914 <__fpclassifyd>:
   81914:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81918:	b410      	push	{r4}
   8191a:	d008      	beq.n	8192e <__fpclassifyd+0x1a>
   8191c:	4a0f      	ldr	r2, [pc, #60]	; (8195c <__fpclassifyd+0x48>)
   8191e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   81922:	4294      	cmp	r4, r2
   81924:	d80a      	bhi.n	8193c <__fpclassifyd+0x28>
   81926:	2004      	movs	r0, #4
   81928:	f85d 4b04 	ldr.w	r4, [sp], #4
   8192c:	4770      	bx	lr
   8192e:	2800      	cmp	r0, #0
   81930:	bf0c      	ite	eq
   81932:	2002      	moveq	r0, #2
   81934:	2003      	movne	r0, #3
   81936:	f85d 4b04 	ldr.w	r4, [sp], #4
   8193a:	4770      	bx	lr
   8193c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81940:	d201      	bcs.n	81946 <__fpclassifyd+0x32>
   81942:	2003      	movs	r0, #3
   81944:	e7f7      	b.n	81936 <__fpclassifyd+0x22>
   81946:	4a06      	ldr	r2, [pc, #24]	; (81960 <__fpclassifyd+0x4c>)
   81948:	4293      	cmp	r3, r2
   8194a:	d001      	beq.n	81950 <__fpclassifyd+0x3c>
   8194c:	2000      	movs	r0, #0
   8194e:	e7f2      	b.n	81936 <__fpclassifyd+0x22>
   81950:	f1d0 0001 	rsbs	r0, r0, #1
   81954:	bf38      	it	cc
   81956:	2000      	movcc	r0, #0
   81958:	e7ed      	b.n	81936 <__fpclassifyd+0x22>
   8195a:	bf00      	nop
   8195c:	7fdfffff 	.word	0x7fdfffff
   81960:	7ff00000 	.word	0x7ff00000

00081964 <matherr>:
   81964:	2000      	movs	r0, #0
   81966:	4770      	bx	lr

00081968 <__aeabi_drsub>:
   81968:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8196c:	e002      	b.n	81974 <__adddf3>
   8196e:	bf00      	nop

00081970 <__aeabi_dsub>:
   81970:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081974 <__adddf3>:
   81974:	b530      	push	{r4, r5, lr}
   81976:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8197a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8197e:	ea94 0f05 	teq	r4, r5
   81982:	bf08      	it	eq
   81984:	ea90 0f02 	teqeq	r0, r2
   81988:	bf1f      	itttt	ne
   8198a:	ea54 0c00 	orrsne.w	ip, r4, r0
   8198e:	ea55 0c02 	orrsne.w	ip, r5, r2
   81992:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81996:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8199a:	f000 80e2 	beq.w	81b62 <__adddf3+0x1ee>
   8199e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   819a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   819a6:	bfb8      	it	lt
   819a8:	426d      	neglt	r5, r5
   819aa:	dd0c      	ble.n	819c6 <__adddf3+0x52>
   819ac:	442c      	add	r4, r5
   819ae:	ea80 0202 	eor.w	r2, r0, r2
   819b2:	ea81 0303 	eor.w	r3, r1, r3
   819b6:	ea82 0000 	eor.w	r0, r2, r0
   819ba:	ea83 0101 	eor.w	r1, r3, r1
   819be:	ea80 0202 	eor.w	r2, r0, r2
   819c2:	ea81 0303 	eor.w	r3, r1, r3
   819c6:	2d36      	cmp	r5, #54	; 0x36
   819c8:	bf88      	it	hi
   819ca:	bd30      	pophi	{r4, r5, pc}
   819cc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   819d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   819d4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   819d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   819dc:	d002      	beq.n	819e4 <__adddf3+0x70>
   819de:	4240      	negs	r0, r0
   819e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   819e4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   819e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   819ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   819f0:	d002      	beq.n	819f8 <__adddf3+0x84>
   819f2:	4252      	negs	r2, r2
   819f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   819f8:	ea94 0f05 	teq	r4, r5
   819fc:	f000 80a7 	beq.w	81b4e <__adddf3+0x1da>
   81a00:	f1a4 0401 	sub.w	r4, r4, #1
   81a04:	f1d5 0e20 	rsbs	lr, r5, #32
   81a08:	db0d      	blt.n	81a26 <__adddf3+0xb2>
   81a0a:	fa02 fc0e 	lsl.w	ip, r2, lr
   81a0e:	fa22 f205 	lsr.w	r2, r2, r5
   81a12:	1880      	adds	r0, r0, r2
   81a14:	f141 0100 	adc.w	r1, r1, #0
   81a18:	fa03 f20e 	lsl.w	r2, r3, lr
   81a1c:	1880      	adds	r0, r0, r2
   81a1e:	fa43 f305 	asr.w	r3, r3, r5
   81a22:	4159      	adcs	r1, r3
   81a24:	e00e      	b.n	81a44 <__adddf3+0xd0>
   81a26:	f1a5 0520 	sub.w	r5, r5, #32
   81a2a:	f10e 0e20 	add.w	lr, lr, #32
   81a2e:	2a01      	cmp	r2, #1
   81a30:	fa03 fc0e 	lsl.w	ip, r3, lr
   81a34:	bf28      	it	cs
   81a36:	f04c 0c02 	orrcs.w	ip, ip, #2
   81a3a:	fa43 f305 	asr.w	r3, r3, r5
   81a3e:	18c0      	adds	r0, r0, r3
   81a40:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81a44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81a48:	d507      	bpl.n	81a5a <__adddf3+0xe6>
   81a4a:	f04f 0e00 	mov.w	lr, #0
   81a4e:	f1dc 0c00 	rsbs	ip, ip, #0
   81a52:	eb7e 0000 	sbcs.w	r0, lr, r0
   81a56:	eb6e 0101 	sbc.w	r1, lr, r1
   81a5a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81a5e:	d31b      	bcc.n	81a98 <__adddf3+0x124>
   81a60:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81a64:	d30c      	bcc.n	81a80 <__adddf3+0x10c>
   81a66:	0849      	lsrs	r1, r1, #1
   81a68:	ea5f 0030 	movs.w	r0, r0, rrx
   81a6c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81a70:	f104 0401 	add.w	r4, r4, #1
   81a74:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81a78:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81a7c:	f080 809a 	bcs.w	81bb4 <__adddf3+0x240>
   81a80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81a84:	bf08      	it	eq
   81a86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81a8a:	f150 0000 	adcs.w	r0, r0, #0
   81a8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81a92:	ea41 0105 	orr.w	r1, r1, r5
   81a96:	bd30      	pop	{r4, r5, pc}
   81a98:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81a9c:	4140      	adcs	r0, r0
   81a9e:	eb41 0101 	adc.w	r1, r1, r1
   81aa2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81aa6:	f1a4 0401 	sub.w	r4, r4, #1
   81aaa:	d1e9      	bne.n	81a80 <__adddf3+0x10c>
   81aac:	f091 0f00 	teq	r1, #0
   81ab0:	bf04      	itt	eq
   81ab2:	4601      	moveq	r1, r0
   81ab4:	2000      	moveq	r0, #0
   81ab6:	fab1 f381 	clz	r3, r1
   81aba:	bf08      	it	eq
   81abc:	3320      	addeq	r3, #32
   81abe:	f1a3 030b 	sub.w	r3, r3, #11
   81ac2:	f1b3 0220 	subs.w	r2, r3, #32
   81ac6:	da0c      	bge.n	81ae2 <__adddf3+0x16e>
   81ac8:	320c      	adds	r2, #12
   81aca:	dd08      	ble.n	81ade <__adddf3+0x16a>
   81acc:	f102 0c14 	add.w	ip, r2, #20
   81ad0:	f1c2 020c 	rsb	r2, r2, #12
   81ad4:	fa01 f00c 	lsl.w	r0, r1, ip
   81ad8:	fa21 f102 	lsr.w	r1, r1, r2
   81adc:	e00c      	b.n	81af8 <__adddf3+0x184>
   81ade:	f102 0214 	add.w	r2, r2, #20
   81ae2:	bfd8      	it	le
   81ae4:	f1c2 0c20 	rsble	ip, r2, #32
   81ae8:	fa01 f102 	lsl.w	r1, r1, r2
   81aec:	fa20 fc0c 	lsr.w	ip, r0, ip
   81af0:	bfdc      	itt	le
   81af2:	ea41 010c 	orrle.w	r1, r1, ip
   81af6:	4090      	lslle	r0, r2
   81af8:	1ae4      	subs	r4, r4, r3
   81afa:	bfa2      	ittt	ge
   81afc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81b00:	4329      	orrge	r1, r5
   81b02:	bd30      	popge	{r4, r5, pc}
   81b04:	ea6f 0404 	mvn.w	r4, r4
   81b08:	3c1f      	subs	r4, #31
   81b0a:	da1c      	bge.n	81b46 <__adddf3+0x1d2>
   81b0c:	340c      	adds	r4, #12
   81b0e:	dc0e      	bgt.n	81b2e <__adddf3+0x1ba>
   81b10:	f104 0414 	add.w	r4, r4, #20
   81b14:	f1c4 0220 	rsb	r2, r4, #32
   81b18:	fa20 f004 	lsr.w	r0, r0, r4
   81b1c:	fa01 f302 	lsl.w	r3, r1, r2
   81b20:	ea40 0003 	orr.w	r0, r0, r3
   81b24:	fa21 f304 	lsr.w	r3, r1, r4
   81b28:	ea45 0103 	orr.w	r1, r5, r3
   81b2c:	bd30      	pop	{r4, r5, pc}
   81b2e:	f1c4 040c 	rsb	r4, r4, #12
   81b32:	f1c4 0220 	rsb	r2, r4, #32
   81b36:	fa20 f002 	lsr.w	r0, r0, r2
   81b3a:	fa01 f304 	lsl.w	r3, r1, r4
   81b3e:	ea40 0003 	orr.w	r0, r0, r3
   81b42:	4629      	mov	r1, r5
   81b44:	bd30      	pop	{r4, r5, pc}
   81b46:	fa21 f004 	lsr.w	r0, r1, r4
   81b4a:	4629      	mov	r1, r5
   81b4c:	bd30      	pop	{r4, r5, pc}
   81b4e:	f094 0f00 	teq	r4, #0
   81b52:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81b56:	bf06      	itte	eq
   81b58:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81b5c:	3401      	addeq	r4, #1
   81b5e:	3d01      	subne	r5, #1
   81b60:	e74e      	b.n	81a00 <__adddf3+0x8c>
   81b62:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81b66:	bf18      	it	ne
   81b68:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81b6c:	d029      	beq.n	81bc2 <__adddf3+0x24e>
   81b6e:	ea94 0f05 	teq	r4, r5
   81b72:	bf08      	it	eq
   81b74:	ea90 0f02 	teqeq	r0, r2
   81b78:	d005      	beq.n	81b86 <__adddf3+0x212>
   81b7a:	ea54 0c00 	orrs.w	ip, r4, r0
   81b7e:	bf04      	itt	eq
   81b80:	4619      	moveq	r1, r3
   81b82:	4610      	moveq	r0, r2
   81b84:	bd30      	pop	{r4, r5, pc}
   81b86:	ea91 0f03 	teq	r1, r3
   81b8a:	bf1e      	ittt	ne
   81b8c:	2100      	movne	r1, #0
   81b8e:	2000      	movne	r0, #0
   81b90:	bd30      	popne	{r4, r5, pc}
   81b92:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81b96:	d105      	bne.n	81ba4 <__adddf3+0x230>
   81b98:	0040      	lsls	r0, r0, #1
   81b9a:	4149      	adcs	r1, r1
   81b9c:	bf28      	it	cs
   81b9e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81ba2:	bd30      	pop	{r4, r5, pc}
   81ba4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81ba8:	bf3c      	itt	cc
   81baa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81bae:	bd30      	popcc	{r4, r5, pc}
   81bb0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81bb4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81bb8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81bbc:	f04f 0000 	mov.w	r0, #0
   81bc0:	bd30      	pop	{r4, r5, pc}
   81bc2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81bc6:	bf1a      	itte	ne
   81bc8:	4619      	movne	r1, r3
   81bca:	4610      	movne	r0, r2
   81bcc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81bd0:	bf1c      	itt	ne
   81bd2:	460b      	movne	r3, r1
   81bd4:	4602      	movne	r2, r0
   81bd6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81bda:	bf06      	itte	eq
   81bdc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81be0:	ea91 0f03 	teqeq	r1, r3
   81be4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81be8:	bd30      	pop	{r4, r5, pc}
   81bea:	bf00      	nop

00081bec <__aeabi_ui2d>:
   81bec:	f090 0f00 	teq	r0, #0
   81bf0:	bf04      	itt	eq
   81bf2:	2100      	moveq	r1, #0
   81bf4:	4770      	bxeq	lr
   81bf6:	b530      	push	{r4, r5, lr}
   81bf8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81bfc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c00:	f04f 0500 	mov.w	r5, #0
   81c04:	f04f 0100 	mov.w	r1, #0
   81c08:	e750      	b.n	81aac <__adddf3+0x138>
   81c0a:	bf00      	nop

00081c0c <__aeabi_i2d>:
   81c0c:	f090 0f00 	teq	r0, #0
   81c10:	bf04      	itt	eq
   81c12:	2100      	moveq	r1, #0
   81c14:	4770      	bxeq	lr
   81c16:	b530      	push	{r4, r5, lr}
   81c18:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c1c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c20:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81c24:	bf48      	it	mi
   81c26:	4240      	negmi	r0, r0
   81c28:	f04f 0100 	mov.w	r1, #0
   81c2c:	e73e      	b.n	81aac <__adddf3+0x138>
   81c2e:	bf00      	nop

00081c30 <__aeabi_f2d>:
   81c30:	0042      	lsls	r2, r0, #1
   81c32:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81c36:	ea4f 0131 	mov.w	r1, r1, rrx
   81c3a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81c3e:	bf1f      	itttt	ne
   81c40:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81c44:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81c48:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81c4c:	4770      	bxne	lr
   81c4e:	f092 0f00 	teq	r2, #0
   81c52:	bf14      	ite	ne
   81c54:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81c58:	4770      	bxeq	lr
   81c5a:	b530      	push	{r4, r5, lr}
   81c5c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81c60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81c64:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81c68:	e720      	b.n	81aac <__adddf3+0x138>
   81c6a:	bf00      	nop

00081c6c <__aeabi_ul2d>:
   81c6c:	ea50 0201 	orrs.w	r2, r0, r1
   81c70:	bf08      	it	eq
   81c72:	4770      	bxeq	lr
   81c74:	b530      	push	{r4, r5, lr}
   81c76:	f04f 0500 	mov.w	r5, #0
   81c7a:	e00a      	b.n	81c92 <__aeabi_l2d+0x16>

00081c7c <__aeabi_l2d>:
   81c7c:	ea50 0201 	orrs.w	r2, r0, r1
   81c80:	bf08      	it	eq
   81c82:	4770      	bxeq	lr
   81c84:	b530      	push	{r4, r5, lr}
   81c86:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81c8a:	d502      	bpl.n	81c92 <__aeabi_l2d+0x16>
   81c8c:	4240      	negs	r0, r0
   81c8e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81c92:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81c96:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81c9a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81c9e:	f43f aedc 	beq.w	81a5a <__adddf3+0xe6>
   81ca2:	f04f 0203 	mov.w	r2, #3
   81ca6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81caa:	bf18      	it	ne
   81cac:	3203      	addne	r2, #3
   81cae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81cb2:	bf18      	it	ne
   81cb4:	3203      	addne	r2, #3
   81cb6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81cba:	f1c2 0320 	rsb	r3, r2, #32
   81cbe:	fa00 fc03 	lsl.w	ip, r0, r3
   81cc2:	fa20 f002 	lsr.w	r0, r0, r2
   81cc6:	fa01 fe03 	lsl.w	lr, r1, r3
   81cca:	ea40 000e 	orr.w	r0, r0, lr
   81cce:	fa21 f102 	lsr.w	r1, r1, r2
   81cd2:	4414      	add	r4, r2
   81cd4:	e6c1      	b.n	81a5a <__adddf3+0xe6>
   81cd6:	bf00      	nop

00081cd8 <__aeabi_dmul>:
   81cd8:	b570      	push	{r4, r5, r6, lr}
   81cda:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81cde:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81ce2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81ce6:	bf1d      	ittte	ne
   81ce8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81cec:	ea94 0f0c 	teqne	r4, ip
   81cf0:	ea95 0f0c 	teqne	r5, ip
   81cf4:	f000 f8de 	bleq	81eb4 <__aeabi_dmul+0x1dc>
   81cf8:	442c      	add	r4, r5
   81cfa:	ea81 0603 	eor.w	r6, r1, r3
   81cfe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81d02:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81d06:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81d0a:	bf18      	it	ne
   81d0c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81d10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81d14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81d18:	d038      	beq.n	81d8c <__aeabi_dmul+0xb4>
   81d1a:	fba0 ce02 	umull	ip, lr, r0, r2
   81d1e:	f04f 0500 	mov.w	r5, #0
   81d22:	fbe1 e502 	umlal	lr, r5, r1, r2
   81d26:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81d2a:	fbe0 e503 	umlal	lr, r5, r0, r3
   81d2e:	f04f 0600 	mov.w	r6, #0
   81d32:	fbe1 5603 	umlal	r5, r6, r1, r3
   81d36:	f09c 0f00 	teq	ip, #0
   81d3a:	bf18      	it	ne
   81d3c:	f04e 0e01 	orrne.w	lr, lr, #1
   81d40:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81d44:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81d48:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81d4c:	d204      	bcs.n	81d58 <__aeabi_dmul+0x80>
   81d4e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81d52:	416d      	adcs	r5, r5
   81d54:	eb46 0606 	adc.w	r6, r6, r6
   81d58:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81d5c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81d60:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81d64:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81d68:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81d6c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81d70:	bf88      	it	hi
   81d72:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81d76:	d81e      	bhi.n	81db6 <__aeabi_dmul+0xde>
   81d78:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81d7c:	bf08      	it	eq
   81d7e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81d82:	f150 0000 	adcs.w	r0, r0, #0
   81d86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81d8a:	bd70      	pop	{r4, r5, r6, pc}
   81d8c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81d90:	ea46 0101 	orr.w	r1, r6, r1
   81d94:	ea40 0002 	orr.w	r0, r0, r2
   81d98:	ea81 0103 	eor.w	r1, r1, r3
   81d9c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81da0:	bfc2      	ittt	gt
   81da2:	ebd4 050c 	rsbsgt	r5, r4, ip
   81da6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81daa:	bd70      	popgt	{r4, r5, r6, pc}
   81dac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81db0:	f04f 0e00 	mov.w	lr, #0
   81db4:	3c01      	subs	r4, #1
   81db6:	f300 80ab 	bgt.w	81f10 <__aeabi_dmul+0x238>
   81dba:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81dbe:	bfde      	ittt	le
   81dc0:	2000      	movle	r0, #0
   81dc2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81dc6:	bd70      	pople	{r4, r5, r6, pc}
   81dc8:	f1c4 0400 	rsb	r4, r4, #0
   81dcc:	3c20      	subs	r4, #32
   81dce:	da35      	bge.n	81e3c <__aeabi_dmul+0x164>
   81dd0:	340c      	adds	r4, #12
   81dd2:	dc1b      	bgt.n	81e0c <__aeabi_dmul+0x134>
   81dd4:	f104 0414 	add.w	r4, r4, #20
   81dd8:	f1c4 0520 	rsb	r5, r4, #32
   81ddc:	fa00 f305 	lsl.w	r3, r0, r5
   81de0:	fa20 f004 	lsr.w	r0, r0, r4
   81de4:	fa01 f205 	lsl.w	r2, r1, r5
   81de8:	ea40 0002 	orr.w	r0, r0, r2
   81dec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81df0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81df4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81df8:	fa21 f604 	lsr.w	r6, r1, r4
   81dfc:	eb42 0106 	adc.w	r1, r2, r6
   81e00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e04:	bf08      	it	eq
   81e06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e0a:	bd70      	pop	{r4, r5, r6, pc}
   81e0c:	f1c4 040c 	rsb	r4, r4, #12
   81e10:	f1c4 0520 	rsb	r5, r4, #32
   81e14:	fa00 f304 	lsl.w	r3, r0, r4
   81e18:	fa20 f005 	lsr.w	r0, r0, r5
   81e1c:	fa01 f204 	lsl.w	r2, r1, r4
   81e20:	ea40 0002 	orr.w	r0, r0, r2
   81e24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81e28:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81e2c:	f141 0100 	adc.w	r1, r1, #0
   81e30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e34:	bf08      	it	eq
   81e36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e3a:	bd70      	pop	{r4, r5, r6, pc}
   81e3c:	f1c4 0520 	rsb	r5, r4, #32
   81e40:	fa00 f205 	lsl.w	r2, r0, r5
   81e44:	ea4e 0e02 	orr.w	lr, lr, r2
   81e48:	fa20 f304 	lsr.w	r3, r0, r4
   81e4c:	fa01 f205 	lsl.w	r2, r1, r5
   81e50:	ea43 0302 	orr.w	r3, r3, r2
   81e54:	fa21 f004 	lsr.w	r0, r1, r4
   81e58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81e5c:	fa21 f204 	lsr.w	r2, r1, r4
   81e60:	ea20 0002 	bic.w	r0, r0, r2
   81e64:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81e68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81e6c:	bf08      	it	eq
   81e6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81e72:	bd70      	pop	{r4, r5, r6, pc}
   81e74:	f094 0f00 	teq	r4, #0
   81e78:	d10f      	bne.n	81e9a <__aeabi_dmul+0x1c2>
   81e7a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81e7e:	0040      	lsls	r0, r0, #1
   81e80:	eb41 0101 	adc.w	r1, r1, r1
   81e84:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81e88:	bf08      	it	eq
   81e8a:	3c01      	subeq	r4, #1
   81e8c:	d0f7      	beq.n	81e7e <__aeabi_dmul+0x1a6>
   81e8e:	ea41 0106 	orr.w	r1, r1, r6
   81e92:	f095 0f00 	teq	r5, #0
   81e96:	bf18      	it	ne
   81e98:	4770      	bxne	lr
   81e9a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81e9e:	0052      	lsls	r2, r2, #1
   81ea0:	eb43 0303 	adc.w	r3, r3, r3
   81ea4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81ea8:	bf08      	it	eq
   81eaa:	3d01      	subeq	r5, #1
   81eac:	d0f7      	beq.n	81e9e <__aeabi_dmul+0x1c6>
   81eae:	ea43 0306 	orr.w	r3, r3, r6
   81eb2:	4770      	bx	lr
   81eb4:	ea94 0f0c 	teq	r4, ip
   81eb8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81ebc:	bf18      	it	ne
   81ebe:	ea95 0f0c 	teqne	r5, ip
   81ec2:	d00c      	beq.n	81ede <__aeabi_dmul+0x206>
   81ec4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ec8:	bf18      	it	ne
   81eca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81ece:	d1d1      	bne.n	81e74 <__aeabi_dmul+0x19c>
   81ed0:	ea81 0103 	eor.w	r1, r1, r3
   81ed4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81ed8:	f04f 0000 	mov.w	r0, #0
   81edc:	bd70      	pop	{r4, r5, r6, pc}
   81ede:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81ee2:	bf06      	itte	eq
   81ee4:	4610      	moveq	r0, r2
   81ee6:	4619      	moveq	r1, r3
   81ee8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81eec:	d019      	beq.n	81f22 <__aeabi_dmul+0x24a>
   81eee:	ea94 0f0c 	teq	r4, ip
   81ef2:	d102      	bne.n	81efa <__aeabi_dmul+0x222>
   81ef4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81ef8:	d113      	bne.n	81f22 <__aeabi_dmul+0x24a>
   81efa:	ea95 0f0c 	teq	r5, ip
   81efe:	d105      	bne.n	81f0c <__aeabi_dmul+0x234>
   81f00:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81f04:	bf1c      	itt	ne
   81f06:	4610      	movne	r0, r2
   81f08:	4619      	movne	r1, r3
   81f0a:	d10a      	bne.n	81f22 <__aeabi_dmul+0x24a>
   81f0c:	ea81 0103 	eor.w	r1, r1, r3
   81f10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81f14:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81f18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81f1c:	f04f 0000 	mov.w	r0, #0
   81f20:	bd70      	pop	{r4, r5, r6, pc}
   81f22:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81f26:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81f2a:	bd70      	pop	{r4, r5, r6, pc}

00081f2c <__aeabi_ddiv>:
   81f2c:	b570      	push	{r4, r5, r6, lr}
   81f2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81f32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81f36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81f3a:	bf1d      	ittte	ne
   81f3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81f40:	ea94 0f0c 	teqne	r4, ip
   81f44:	ea95 0f0c 	teqne	r5, ip
   81f48:	f000 f8a7 	bleq	8209a <__aeabi_ddiv+0x16e>
   81f4c:	eba4 0405 	sub.w	r4, r4, r5
   81f50:	ea81 0e03 	eor.w	lr, r1, r3
   81f54:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81f58:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81f5c:	f000 8088 	beq.w	82070 <__aeabi_ddiv+0x144>
   81f60:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81f64:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81f68:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81f6c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81f70:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81f74:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81f78:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81f7c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81f80:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81f84:	429d      	cmp	r5, r3
   81f86:	bf08      	it	eq
   81f88:	4296      	cmpeq	r6, r2
   81f8a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81f8e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81f92:	d202      	bcs.n	81f9a <__aeabi_ddiv+0x6e>
   81f94:	085b      	lsrs	r3, r3, #1
   81f96:	ea4f 0232 	mov.w	r2, r2, rrx
   81f9a:	1ab6      	subs	r6, r6, r2
   81f9c:	eb65 0503 	sbc.w	r5, r5, r3
   81fa0:	085b      	lsrs	r3, r3, #1
   81fa2:	ea4f 0232 	mov.w	r2, r2, rrx
   81fa6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81faa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81fae:	ebb6 0e02 	subs.w	lr, r6, r2
   81fb2:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fb6:	bf22      	ittt	cs
   81fb8:	1ab6      	subcs	r6, r6, r2
   81fba:	4675      	movcs	r5, lr
   81fbc:	ea40 000c 	orrcs.w	r0, r0, ip
   81fc0:	085b      	lsrs	r3, r3, #1
   81fc2:	ea4f 0232 	mov.w	r2, r2, rrx
   81fc6:	ebb6 0e02 	subs.w	lr, r6, r2
   81fca:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fce:	bf22      	ittt	cs
   81fd0:	1ab6      	subcs	r6, r6, r2
   81fd2:	4675      	movcs	r5, lr
   81fd4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81fd8:	085b      	lsrs	r3, r3, #1
   81fda:	ea4f 0232 	mov.w	r2, r2, rrx
   81fde:	ebb6 0e02 	subs.w	lr, r6, r2
   81fe2:	eb75 0e03 	sbcs.w	lr, r5, r3
   81fe6:	bf22      	ittt	cs
   81fe8:	1ab6      	subcs	r6, r6, r2
   81fea:	4675      	movcs	r5, lr
   81fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81ff0:	085b      	lsrs	r3, r3, #1
   81ff2:	ea4f 0232 	mov.w	r2, r2, rrx
   81ff6:	ebb6 0e02 	subs.w	lr, r6, r2
   81ffa:	eb75 0e03 	sbcs.w	lr, r5, r3
   81ffe:	bf22      	ittt	cs
   82000:	1ab6      	subcs	r6, r6, r2
   82002:	4675      	movcs	r5, lr
   82004:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82008:	ea55 0e06 	orrs.w	lr, r5, r6
   8200c:	d018      	beq.n	82040 <__aeabi_ddiv+0x114>
   8200e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82012:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82016:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8201a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8201e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82022:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82026:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8202a:	d1c0      	bne.n	81fae <__aeabi_ddiv+0x82>
   8202c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82030:	d10b      	bne.n	8204a <__aeabi_ddiv+0x11e>
   82032:	ea41 0100 	orr.w	r1, r1, r0
   82036:	f04f 0000 	mov.w	r0, #0
   8203a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8203e:	e7b6      	b.n	81fae <__aeabi_ddiv+0x82>
   82040:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82044:	bf04      	itt	eq
   82046:	4301      	orreq	r1, r0
   82048:	2000      	moveq	r0, #0
   8204a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8204e:	bf88      	it	hi
   82050:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82054:	f63f aeaf 	bhi.w	81db6 <__aeabi_dmul+0xde>
   82058:	ebb5 0c03 	subs.w	ip, r5, r3
   8205c:	bf04      	itt	eq
   8205e:	ebb6 0c02 	subseq.w	ip, r6, r2
   82062:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82066:	f150 0000 	adcs.w	r0, r0, #0
   8206a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8206e:	bd70      	pop	{r4, r5, r6, pc}
   82070:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82074:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82078:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8207c:	bfc2      	ittt	gt
   8207e:	ebd4 050c 	rsbsgt	r5, r4, ip
   82082:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82086:	bd70      	popgt	{r4, r5, r6, pc}
   82088:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8208c:	f04f 0e00 	mov.w	lr, #0
   82090:	3c01      	subs	r4, #1
   82092:	e690      	b.n	81db6 <__aeabi_dmul+0xde>
   82094:	ea45 0e06 	orr.w	lr, r5, r6
   82098:	e68d      	b.n	81db6 <__aeabi_dmul+0xde>
   8209a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8209e:	ea94 0f0c 	teq	r4, ip
   820a2:	bf08      	it	eq
   820a4:	ea95 0f0c 	teqeq	r5, ip
   820a8:	f43f af3b 	beq.w	81f22 <__aeabi_dmul+0x24a>
   820ac:	ea94 0f0c 	teq	r4, ip
   820b0:	d10a      	bne.n	820c8 <__aeabi_ddiv+0x19c>
   820b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   820b6:	f47f af34 	bne.w	81f22 <__aeabi_dmul+0x24a>
   820ba:	ea95 0f0c 	teq	r5, ip
   820be:	f47f af25 	bne.w	81f0c <__aeabi_dmul+0x234>
   820c2:	4610      	mov	r0, r2
   820c4:	4619      	mov	r1, r3
   820c6:	e72c      	b.n	81f22 <__aeabi_dmul+0x24a>
   820c8:	ea95 0f0c 	teq	r5, ip
   820cc:	d106      	bne.n	820dc <__aeabi_ddiv+0x1b0>
   820ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   820d2:	f43f aefd 	beq.w	81ed0 <__aeabi_dmul+0x1f8>
   820d6:	4610      	mov	r0, r2
   820d8:	4619      	mov	r1, r3
   820da:	e722      	b.n	81f22 <__aeabi_dmul+0x24a>
   820dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   820e0:	bf18      	it	ne
   820e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   820e6:	f47f aec5 	bne.w	81e74 <__aeabi_dmul+0x19c>
   820ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   820ee:	f47f af0d 	bne.w	81f0c <__aeabi_dmul+0x234>
   820f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   820f6:	f47f aeeb 	bne.w	81ed0 <__aeabi_dmul+0x1f8>
   820fa:	e712      	b.n	81f22 <__aeabi_dmul+0x24a>

000820fc <__gedf2>:
   820fc:	f04f 3cff 	mov.w	ip, #4294967295
   82100:	e006      	b.n	82110 <__cmpdf2+0x4>
   82102:	bf00      	nop

00082104 <__ledf2>:
   82104:	f04f 0c01 	mov.w	ip, #1
   82108:	e002      	b.n	82110 <__cmpdf2+0x4>
   8210a:	bf00      	nop

0008210c <__cmpdf2>:
   8210c:	f04f 0c01 	mov.w	ip, #1
   82110:	f84d cd04 	str.w	ip, [sp, #-4]!
   82114:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82118:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8211c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82120:	bf18      	it	ne
   82122:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   82126:	d01b      	beq.n	82160 <__cmpdf2+0x54>
   82128:	b001      	add	sp, #4
   8212a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8212e:	bf0c      	ite	eq
   82130:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   82134:	ea91 0f03 	teqne	r1, r3
   82138:	bf02      	ittt	eq
   8213a:	ea90 0f02 	teqeq	r0, r2
   8213e:	2000      	moveq	r0, #0
   82140:	4770      	bxeq	lr
   82142:	f110 0f00 	cmn.w	r0, #0
   82146:	ea91 0f03 	teq	r1, r3
   8214a:	bf58      	it	pl
   8214c:	4299      	cmppl	r1, r3
   8214e:	bf08      	it	eq
   82150:	4290      	cmpeq	r0, r2
   82152:	bf2c      	ite	cs
   82154:	17d8      	asrcs	r0, r3, #31
   82156:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8215a:	f040 0001 	orr.w	r0, r0, #1
   8215e:	4770      	bx	lr
   82160:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82168:	d102      	bne.n	82170 <__cmpdf2+0x64>
   8216a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8216e:	d107      	bne.n	82180 <__cmpdf2+0x74>
   82170:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82174:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82178:	d1d6      	bne.n	82128 <__cmpdf2+0x1c>
   8217a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8217e:	d0d3      	beq.n	82128 <__cmpdf2+0x1c>
   82180:	f85d 0b04 	ldr.w	r0, [sp], #4
   82184:	4770      	bx	lr
   82186:	bf00      	nop

00082188 <__aeabi_cdrcmple>:
   82188:	4684      	mov	ip, r0
   8218a:	4610      	mov	r0, r2
   8218c:	4662      	mov	r2, ip
   8218e:	468c      	mov	ip, r1
   82190:	4619      	mov	r1, r3
   82192:	4663      	mov	r3, ip
   82194:	e000      	b.n	82198 <__aeabi_cdcmpeq>
   82196:	bf00      	nop

00082198 <__aeabi_cdcmpeq>:
   82198:	b501      	push	{r0, lr}
   8219a:	f7ff ffb7 	bl	8210c <__cmpdf2>
   8219e:	2800      	cmp	r0, #0
   821a0:	bf48      	it	mi
   821a2:	f110 0f00 	cmnmi.w	r0, #0
   821a6:	bd01      	pop	{r0, pc}

000821a8 <__aeabi_dcmpeq>:
   821a8:	f84d ed08 	str.w	lr, [sp, #-8]!
   821ac:	f7ff fff4 	bl	82198 <__aeabi_cdcmpeq>
   821b0:	bf0c      	ite	eq
   821b2:	2001      	moveq	r0, #1
   821b4:	2000      	movne	r0, #0
   821b6:	f85d fb08 	ldr.w	pc, [sp], #8
   821ba:	bf00      	nop

000821bc <__aeabi_dcmplt>:
   821bc:	f84d ed08 	str.w	lr, [sp, #-8]!
   821c0:	f7ff ffea 	bl	82198 <__aeabi_cdcmpeq>
   821c4:	bf34      	ite	cc
   821c6:	2001      	movcc	r0, #1
   821c8:	2000      	movcs	r0, #0
   821ca:	f85d fb08 	ldr.w	pc, [sp], #8
   821ce:	bf00      	nop

000821d0 <__aeabi_dcmple>:
   821d0:	f84d ed08 	str.w	lr, [sp, #-8]!
   821d4:	f7ff ffe0 	bl	82198 <__aeabi_cdcmpeq>
   821d8:	bf94      	ite	ls
   821da:	2001      	movls	r0, #1
   821dc:	2000      	movhi	r0, #0
   821de:	f85d fb08 	ldr.w	pc, [sp], #8
   821e2:	bf00      	nop

000821e4 <__aeabi_dcmpge>:
   821e4:	f84d ed08 	str.w	lr, [sp, #-8]!
   821e8:	f7ff ffce 	bl	82188 <__aeabi_cdrcmple>
   821ec:	bf94      	ite	ls
   821ee:	2001      	movls	r0, #1
   821f0:	2000      	movhi	r0, #0
   821f2:	f85d fb08 	ldr.w	pc, [sp], #8
   821f6:	bf00      	nop

000821f8 <__aeabi_dcmpgt>:
   821f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   821fc:	f7ff ffc4 	bl	82188 <__aeabi_cdrcmple>
   82200:	bf34      	ite	cc
   82202:	2001      	movcc	r0, #1
   82204:	2000      	movcs	r0, #0
   82206:	f85d fb08 	ldr.w	pc, [sp], #8
   8220a:	bf00      	nop

0008220c <__aeabi_d2iz>:
   8220c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82210:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82214:	d215      	bcs.n	82242 <__aeabi_d2iz+0x36>
   82216:	d511      	bpl.n	8223c <__aeabi_d2iz+0x30>
   82218:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8221c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82220:	d912      	bls.n	82248 <__aeabi_d2iz+0x3c>
   82222:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82226:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8222a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8222e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82232:	fa23 f002 	lsr.w	r0, r3, r2
   82236:	bf18      	it	ne
   82238:	4240      	negne	r0, r0
   8223a:	4770      	bx	lr
   8223c:	f04f 0000 	mov.w	r0, #0
   82240:	4770      	bx	lr
   82242:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82246:	d105      	bne.n	82254 <__aeabi_d2iz+0x48>
   82248:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8224c:	bf08      	it	eq
   8224e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82252:	4770      	bx	lr
   82254:	f04f 0000 	mov.w	r0, #0
   82258:	4770      	bx	lr
   8225a:	bf00      	nop

0008225c <__aeabi_d2uiz>:
   8225c:	004a      	lsls	r2, r1, #1
   8225e:	d211      	bcs.n	82284 <__aeabi_d2uiz+0x28>
   82260:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82264:	d211      	bcs.n	8228a <__aeabi_d2uiz+0x2e>
   82266:	d50d      	bpl.n	82284 <__aeabi_d2uiz+0x28>
   82268:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8226c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82270:	d40e      	bmi.n	82290 <__aeabi_d2uiz+0x34>
   82272:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82276:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8227a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8227e:	fa23 f002 	lsr.w	r0, r3, r2
   82282:	4770      	bx	lr
   82284:	f04f 0000 	mov.w	r0, #0
   82288:	4770      	bx	lr
   8228a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8228e:	d102      	bne.n	82296 <__aeabi_d2uiz+0x3a>
   82290:	f04f 30ff 	mov.w	r0, #4294967295
   82294:	4770      	bx	lr
   82296:	f04f 0000 	mov.w	r0, #0
   8229a:	4770      	bx	lr

0008229c <__aeabi_d2f>:
   8229c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   822a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   822a4:	bf24      	itt	cs
   822a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   822aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   822ae:	d90d      	bls.n	822cc <__aeabi_d2f+0x30>
   822b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   822b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   822b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   822bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   822c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   822c4:	bf08      	it	eq
   822c6:	f020 0001 	biceq.w	r0, r0, #1
   822ca:	4770      	bx	lr
   822cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   822d0:	d121      	bne.n	82316 <__aeabi_d2f+0x7a>
   822d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   822d6:	bfbc      	itt	lt
   822d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   822dc:	4770      	bxlt	lr
   822de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   822e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
   822e6:	f1c2 0218 	rsb	r2, r2, #24
   822ea:	f1c2 0c20 	rsb	ip, r2, #32
   822ee:	fa10 f30c 	lsls.w	r3, r0, ip
   822f2:	fa20 f002 	lsr.w	r0, r0, r2
   822f6:	bf18      	it	ne
   822f8:	f040 0001 	orrne.w	r0, r0, #1
   822fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82300:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   82304:	fa03 fc0c 	lsl.w	ip, r3, ip
   82308:	ea40 000c 	orr.w	r0, r0, ip
   8230c:	fa23 f302 	lsr.w	r3, r3, r2
   82310:	ea4f 0343 	mov.w	r3, r3, lsl #1
   82314:	e7cc      	b.n	822b0 <__aeabi_d2f+0x14>
   82316:	ea7f 5362 	mvns.w	r3, r2, asr #21
   8231a:	d107      	bne.n	8232c <__aeabi_d2f+0x90>
   8231c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   82320:	bf1e      	ittt	ne
   82322:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   82326:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   8232a:	4770      	bxne	lr
   8232c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   82330:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   82334:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82338:	4770      	bx	lr
   8233a:	bf00      	nop

0008233c <__aeabi_frsub>:
   8233c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   82340:	e002      	b.n	82348 <__addsf3>
   82342:	bf00      	nop

00082344 <__aeabi_fsub>:
   82344:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00082348 <__addsf3>:
   82348:	0042      	lsls	r2, r0, #1
   8234a:	bf1f      	itttt	ne
   8234c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   82350:	ea92 0f03 	teqne	r2, r3
   82354:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   82358:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8235c:	d06a      	beq.n	82434 <__addsf3+0xec>
   8235e:	ea4f 6212 	mov.w	r2, r2, lsr #24
   82362:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   82366:	bfc1      	itttt	gt
   82368:	18d2      	addgt	r2, r2, r3
   8236a:	4041      	eorgt	r1, r0
   8236c:	4048      	eorgt	r0, r1
   8236e:	4041      	eorgt	r1, r0
   82370:	bfb8      	it	lt
   82372:	425b      	neglt	r3, r3
   82374:	2b19      	cmp	r3, #25
   82376:	bf88      	it	hi
   82378:	4770      	bxhi	lr
   8237a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8237e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82382:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   82386:	bf18      	it	ne
   82388:	4240      	negne	r0, r0
   8238a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8238e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   82392:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   82396:	bf18      	it	ne
   82398:	4249      	negne	r1, r1
   8239a:	ea92 0f03 	teq	r2, r3
   8239e:	d03f      	beq.n	82420 <__addsf3+0xd8>
   823a0:	f1a2 0201 	sub.w	r2, r2, #1
   823a4:	fa41 fc03 	asr.w	ip, r1, r3
   823a8:	eb10 000c 	adds.w	r0, r0, ip
   823ac:	f1c3 0320 	rsb	r3, r3, #32
   823b0:	fa01 f103 	lsl.w	r1, r1, r3
   823b4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   823b8:	d502      	bpl.n	823c0 <__addsf3+0x78>
   823ba:	4249      	negs	r1, r1
   823bc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   823c0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   823c4:	d313      	bcc.n	823ee <__addsf3+0xa6>
   823c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   823ca:	d306      	bcc.n	823da <__addsf3+0x92>
   823cc:	0840      	lsrs	r0, r0, #1
   823ce:	ea4f 0131 	mov.w	r1, r1, rrx
   823d2:	f102 0201 	add.w	r2, r2, #1
   823d6:	2afe      	cmp	r2, #254	; 0xfe
   823d8:	d251      	bcs.n	8247e <__addsf3+0x136>
   823da:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   823de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   823e2:	bf08      	it	eq
   823e4:	f020 0001 	biceq.w	r0, r0, #1
   823e8:	ea40 0003 	orr.w	r0, r0, r3
   823ec:	4770      	bx	lr
   823ee:	0049      	lsls	r1, r1, #1
   823f0:	eb40 0000 	adc.w	r0, r0, r0
   823f4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   823f8:	f1a2 0201 	sub.w	r2, r2, #1
   823fc:	d1ed      	bne.n	823da <__addsf3+0x92>
   823fe:	fab0 fc80 	clz	ip, r0
   82402:	f1ac 0c08 	sub.w	ip, ip, #8
   82406:	ebb2 020c 	subs.w	r2, r2, ip
   8240a:	fa00 f00c 	lsl.w	r0, r0, ip
   8240e:	bfaa      	itet	ge
   82410:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   82414:	4252      	neglt	r2, r2
   82416:	4318      	orrge	r0, r3
   82418:	bfbc      	itt	lt
   8241a:	40d0      	lsrlt	r0, r2
   8241c:	4318      	orrlt	r0, r3
   8241e:	4770      	bx	lr
   82420:	f092 0f00 	teq	r2, #0
   82424:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   82428:	bf06      	itte	eq
   8242a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   8242e:	3201      	addeq	r2, #1
   82430:	3b01      	subne	r3, #1
   82432:	e7b5      	b.n	823a0 <__addsf3+0x58>
   82434:	ea4f 0341 	mov.w	r3, r1, lsl #1
   82438:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   8243c:	bf18      	it	ne
   8243e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82442:	d021      	beq.n	82488 <__addsf3+0x140>
   82444:	ea92 0f03 	teq	r2, r3
   82448:	d004      	beq.n	82454 <__addsf3+0x10c>
   8244a:	f092 0f00 	teq	r2, #0
   8244e:	bf08      	it	eq
   82450:	4608      	moveq	r0, r1
   82452:	4770      	bx	lr
   82454:	ea90 0f01 	teq	r0, r1
   82458:	bf1c      	itt	ne
   8245a:	2000      	movne	r0, #0
   8245c:	4770      	bxne	lr
   8245e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   82462:	d104      	bne.n	8246e <__addsf3+0x126>
   82464:	0040      	lsls	r0, r0, #1
   82466:	bf28      	it	cs
   82468:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   8246c:	4770      	bx	lr
   8246e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   82472:	bf3c      	itt	cc
   82474:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   82478:	4770      	bxcc	lr
   8247a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8247e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   82482:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82486:	4770      	bx	lr
   82488:	ea7f 6222 	mvns.w	r2, r2, asr #24
   8248c:	bf16      	itet	ne
   8248e:	4608      	movne	r0, r1
   82490:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   82494:	4601      	movne	r1, r0
   82496:	0242      	lsls	r2, r0, #9
   82498:	bf06      	itte	eq
   8249a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   8249e:	ea90 0f01 	teqeq	r0, r1
   824a2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   824a6:	4770      	bx	lr

000824a8 <__aeabi_ui2f>:
   824a8:	f04f 0300 	mov.w	r3, #0
   824ac:	e004      	b.n	824b8 <__aeabi_i2f+0x8>
   824ae:	bf00      	nop

000824b0 <__aeabi_i2f>:
   824b0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   824b4:	bf48      	it	mi
   824b6:	4240      	negmi	r0, r0
   824b8:	ea5f 0c00 	movs.w	ip, r0
   824bc:	bf08      	it	eq
   824be:	4770      	bxeq	lr
   824c0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   824c4:	4601      	mov	r1, r0
   824c6:	f04f 0000 	mov.w	r0, #0
   824ca:	e01c      	b.n	82506 <__aeabi_l2f+0x2a>

000824cc <__aeabi_ul2f>:
   824cc:	ea50 0201 	orrs.w	r2, r0, r1
   824d0:	bf08      	it	eq
   824d2:	4770      	bxeq	lr
   824d4:	f04f 0300 	mov.w	r3, #0
   824d8:	e00a      	b.n	824f0 <__aeabi_l2f+0x14>
   824da:	bf00      	nop

000824dc <__aeabi_l2f>:
   824dc:	ea50 0201 	orrs.w	r2, r0, r1
   824e0:	bf08      	it	eq
   824e2:	4770      	bxeq	lr
   824e4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   824e8:	d502      	bpl.n	824f0 <__aeabi_l2f+0x14>
   824ea:	4240      	negs	r0, r0
   824ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   824f0:	ea5f 0c01 	movs.w	ip, r1
   824f4:	bf02      	ittt	eq
   824f6:	4684      	moveq	ip, r0
   824f8:	4601      	moveq	r1, r0
   824fa:	2000      	moveq	r0, #0
   824fc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   82500:	bf08      	it	eq
   82502:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   82506:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   8250a:	fabc f28c 	clz	r2, ip
   8250e:	3a08      	subs	r2, #8
   82510:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   82514:	db10      	blt.n	82538 <__aeabi_l2f+0x5c>
   82516:	fa01 fc02 	lsl.w	ip, r1, r2
   8251a:	4463      	add	r3, ip
   8251c:	fa00 fc02 	lsl.w	ip, r0, r2
   82520:	f1c2 0220 	rsb	r2, r2, #32
   82524:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82528:	fa20 f202 	lsr.w	r2, r0, r2
   8252c:	eb43 0002 	adc.w	r0, r3, r2
   82530:	bf08      	it	eq
   82532:	f020 0001 	biceq.w	r0, r0, #1
   82536:	4770      	bx	lr
   82538:	f102 0220 	add.w	r2, r2, #32
   8253c:	fa01 fc02 	lsl.w	ip, r1, r2
   82540:	f1c2 0220 	rsb	r2, r2, #32
   82544:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   82548:	fa21 f202 	lsr.w	r2, r1, r2
   8254c:	eb43 0002 	adc.w	r0, r3, r2
   82550:	bf08      	it	eq
   82552:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   82556:	4770      	bx	lr

00082558 <__gesf2>:
   82558:	f04f 3cff 	mov.w	ip, #4294967295
   8255c:	e006      	b.n	8256c <__cmpsf2+0x4>
   8255e:	bf00      	nop

00082560 <__lesf2>:
   82560:	f04f 0c01 	mov.w	ip, #1
   82564:	e002      	b.n	8256c <__cmpsf2+0x4>
   82566:	bf00      	nop

00082568 <__cmpsf2>:
   82568:	f04f 0c01 	mov.w	ip, #1
   8256c:	f84d cd04 	str.w	ip, [sp, #-4]!
   82570:	ea4f 0240 	mov.w	r2, r0, lsl #1
   82574:	ea4f 0341 	mov.w	r3, r1, lsl #1
   82578:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   8257c:	bf18      	it	ne
   8257e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82582:	d011      	beq.n	825a8 <__cmpsf2+0x40>
   82584:	b001      	add	sp, #4
   82586:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   8258a:	bf18      	it	ne
   8258c:	ea90 0f01 	teqne	r0, r1
   82590:	bf58      	it	pl
   82592:	ebb2 0003 	subspl.w	r0, r2, r3
   82596:	bf88      	it	hi
   82598:	17c8      	asrhi	r0, r1, #31
   8259a:	bf38      	it	cc
   8259c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   825a0:	bf18      	it	ne
   825a2:	f040 0001 	orrne.w	r0, r0, #1
   825a6:	4770      	bx	lr
   825a8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   825ac:	d102      	bne.n	825b4 <__cmpsf2+0x4c>
   825ae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   825b2:	d105      	bne.n	825c0 <__cmpsf2+0x58>
   825b4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   825b8:	d1e4      	bne.n	82584 <__cmpsf2+0x1c>
   825ba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   825be:	d0e1      	beq.n	82584 <__cmpsf2+0x1c>
   825c0:	f85d 0b04 	ldr.w	r0, [sp], #4
   825c4:	4770      	bx	lr
   825c6:	bf00      	nop

000825c8 <__aeabi_cfrcmple>:
   825c8:	4684      	mov	ip, r0
   825ca:	4608      	mov	r0, r1
   825cc:	4661      	mov	r1, ip
   825ce:	e7ff      	b.n	825d0 <__aeabi_cfcmpeq>

000825d0 <__aeabi_cfcmpeq>:
   825d0:	b50f      	push	{r0, r1, r2, r3, lr}
   825d2:	f7ff ffc9 	bl	82568 <__cmpsf2>
   825d6:	2800      	cmp	r0, #0
   825d8:	bf48      	it	mi
   825da:	f110 0f00 	cmnmi.w	r0, #0
   825de:	bd0f      	pop	{r0, r1, r2, r3, pc}

000825e0 <__aeabi_fcmpeq>:
   825e0:	f84d ed08 	str.w	lr, [sp, #-8]!
   825e4:	f7ff fff4 	bl	825d0 <__aeabi_cfcmpeq>
   825e8:	bf0c      	ite	eq
   825ea:	2001      	moveq	r0, #1
   825ec:	2000      	movne	r0, #0
   825ee:	f85d fb08 	ldr.w	pc, [sp], #8
   825f2:	bf00      	nop

000825f4 <__aeabi_fcmplt>:
   825f4:	f84d ed08 	str.w	lr, [sp, #-8]!
   825f8:	f7ff ffea 	bl	825d0 <__aeabi_cfcmpeq>
   825fc:	bf34      	ite	cc
   825fe:	2001      	movcc	r0, #1
   82600:	2000      	movcs	r0, #0
   82602:	f85d fb08 	ldr.w	pc, [sp], #8
   82606:	bf00      	nop

00082608 <__aeabi_fcmple>:
   82608:	f84d ed08 	str.w	lr, [sp, #-8]!
   8260c:	f7ff ffe0 	bl	825d0 <__aeabi_cfcmpeq>
   82610:	bf94      	ite	ls
   82612:	2001      	movls	r0, #1
   82614:	2000      	movhi	r0, #0
   82616:	f85d fb08 	ldr.w	pc, [sp], #8
   8261a:	bf00      	nop

0008261c <__aeabi_fcmpge>:
   8261c:	f84d ed08 	str.w	lr, [sp, #-8]!
   82620:	f7ff ffd2 	bl	825c8 <__aeabi_cfrcmple>
   82624:	bf94      	ite	ls
   82626:	2001      	movls	r0, #1
   82628:	2000      	movhi	r0, #0
   8262a:	f85d fb08 	ldr.w	pc, [sp], #8
   8262e:	bf00      	nop

00082630 <__aeabi_fcmpgt>:
   82630:	f84d ed08 	str.w	lr, [sp, #-8]!
   82634:	f7ff ffc8 	bl	825c8 <__aeabi_cfrcmple>
   82638:	bf34      	ite	cc
   8263a:	2001      	movcc	r0, #1
   8263c:	2000      	movcs	r0, #0
   8263e:	f85d fb08 	ldr.w	pc, [sp], #8
   82642:	bf00      	nop

00082644 <__errno>:
   82644:	4b01      	ldr	r3, [pc, #4]	; (8264c <__errno+0x8>)
   82646:	6818      	ldr	r0, [r3, #0]
   82648:	4770      	bx	lr
   8264a:	bf00      	nop
   8264c:	20070588 	.word	0x20070588

00082650 <__libc_init_array>:
   82650:	b570      	push	{r4, r5, r6, lr}
   82652:	4e0f      	ldr	r6, [pc, #60]	; (82690 <__libc_init_array+0x40>)
   82654:	4d0f      	ldr	r5, [pc, #60]	; (82694 <__libc_init_array+0x44>)
   82656:	1b76      	subs	r6, r6, r5
   82658:	10b6      	asrs	r6, r6, #2
   8265a:	d007      	beq.n	8266c <__libc_init_array+0x1c>
   8265c:	3d04      	subs	r5, #4
   8265e:	2400      	movs	r4, #0
   82660:	3401      	adds	r4, #1
   82662:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82666:	4798      	blx	r3
   82668:	42a6      	cmp	r6, r4
   8266a:	d1f9      	bne.n	82660 <__libc_init_array+0x10>
   8266c:	4e0a      	ldr	r6, [pc, #40]	; (82698 <__libc_init_array+0x48>)
   8266e:	4d0b      	ldr	r5, [pc, #44]	; (8269c <__libc_init_array+0x4c>)
   82670:	f000 fca6 	bl	82fc0 <_init>
   82674:	1b76      	subs	r6, r6, r5
   82676:	10b6      	asrs	r6, r6, #2
   82678:	d008      	beq.n	8268c <__libc_init_array+0x3c>
   8267a:	3d04      	subs	r5, #4
   8267c:	2400      	movs	r4, #0
   8267e:	3401      	adds	r4, #1
   82680:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82684:	4798      	blx	r3
   82686:	42a6      	cmp	r6, r4
   82688:	d1f9      	bne.n	8267e <__libc_init_array+0x2e>
   8268a:	bd70      	pop	{r4, r5, r6, pc}
   8268c:	bd70      	pop	{r4, r5, r6, pc}
   8268e:	bf00      	nop
   82690:	00082fcc 	.word	0x00082fcc
   82694:	00082fcc 	.word	0x00082fcc
   82698:	00082fd4 	.word	0x00082fd4
   8269c:	00082fcc 	.word	0x00082fcc

000826a0 <register_fini>:
   826a0:	4b02      	ldr	r3, [pc, #8]	; (826ac <register_fini+0xc>)
   826a2:	b113      	cbz	r3, 826aa <register_fini+0xa>
   826a4:	4802      	ldr	r0, [pc, #8]	; (826b0 <register_fini+0x10>)
   826a6:	f000 b805 	b.w	826b4 <atexit>
   826aa:	4770      	bx	lr
   826ac:	00000000 	.word	0x00000000
   826b0:	000826c1 	.word	0x000826c1

000826b4 <atexit>:
   826b4:	4601      	mov	r1, r0
   826b6:	2000      	movs	r0, #0
   826b8:	4602      	mov	r2, r0
   826ba:	4603      	mov	r3, r0
   826bc:	f000 bbec 	b.w	82e98 <__register_exitproc>

000826c0 <__libc_fini_array>:
   826c0:	b538      	push	{r3, r4, r5, lr}
   826c2:	4d09      	ldr	r5, [pc, #36]	; (826e8 <__libc_fini_array+0x28>)
   826c4:	4c09      	ldr	r4, [pc, #36]	; (826ec <__libc_fini_array+0x2c>)
   826c6:	1b64      	subs	r4, r4, r5
   826c8:	10a4      	asrs	r4, r4, #2
   826ca:	bf18      	it	ne
   826cc:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   826d0:	d005      	beq.n	826de <__libc_fini_array+0x1e>
   826d2:	3c01      	subs	r4, #1
   826d4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   826d8:	4798      	blx	r3
   826da:	2c00      	cmp	r4, #0
   826dc:	d1f9      	bne.n	826d2 <__libc_fini_array+0x12>
   826de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   826e2:	f000 bc77 	b.w	82fd4 <_fini>
   826e6:	bf00      	nop
   826e8:	00082fe0 	.word	0x00082fe0
   826ec:	00082fe4 	.word	0x00082fe4

000826f0 <_malloc_trim_r>:
   826f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   826f2:	4d23      	ldr	r5, [pc, #140]	; (82780 <_malloc_trim_r+0x90>)
   826f4:	460f      	mov	r7, r1
   826f6:	4604      	mov	r4, r0
   826f8:	f000 fbb8 	bl	82e6c <__malloc_lock>
   826fc:	68ab      	ldr	r3, [r5, #8]
   826fe:	685e      	ldr	r6, [r3, #4]
   82700:	f026 0603 	bic.w	r6, r6, #3
   82704:	1bf1      	subs	r1, r6, r7
   82706:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8270a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8270e:	f021 010f 	bic.w	r1, r1, #15
   82712:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   82716:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8271a:	db07      	blt.n	8272c <_malloc_trim_r+0x3c>
   8271c:	4620      	mov	r0, r4
   8271e:	2100      	movs	r1, #0
   82720:	f000 fba8 	bl	82e74 <_sbrk_r>
   82724:	68ab      	ldr	r3, [r5, #8]
   82726:	4433      	add	r3, r6
   82728:	4298      	cmp	r0, r3
   8272a:	d004      	beq.n	82736 <_malloc_trim_r+0x46>
   8272c:	4620      	mov	r0, r4
   8272e:	f000 fb9f 	bl	82e70 <__malloc_unlock>
   82732:	2000      	movs	r0, #0
   82734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82736:	4620      	mov	r0, r4
   82738:	4279      	negs	r1, r7
   8273a:	f000 fb9b 	bl	82e74 <_sbrk_r>
   8273e:	3001      	adds	r0, #1
   82740:	d00d      	beq.n	8275e <_malloc_trim_r+0x6e>
   82742:	4b10      	ldr	r3, [pc, #64]	; (82784 <_malloc_trim_r+0x94>)
   82744:	68aa      	ldr	r2, [r5, #8]
   82746:	6819      	ldr	r1, [r3, #0]
   82748:	1bf6      	subs	r6, r6, r7
   8274a:	f046 0601 	orr.w	r6, r6, #1
   8274e:	4620      	mov	r0, r4
   82750:	1bc9      	subs	r1, r1, r7
   82752:	6056      	str	r6, [r2, #4]
   82754:	6019      	str	r1, [r3, #0]
   82756:	f000 fb8b 	bl	82e70 <__malloc_unlock>
   8275a:	2001      	movs	r0, #1
   8275c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8275e:	4620      	mov	r0, r4
   82760:	2100      	movs	r1, #0
   82762:	f000 fb87 	bl	82e74 <_sbrk_r>
   82766:	68ab      	ldr	r3, [r5, #8]
   82768:	1ac2      	subs	r2, r0, r3
   8276a:	2a0f      	cmp	r2, #15
   8276c:	ddde      	ble.n	8272c <_malloc_trim_r+0x3c>
   8276e:	4d06      	ldr	r5, [pc, #24]	; (82788 <_malloc_trim_r+0x98>)
   82770:	4904      	ldr	r1, [pc, #16]	; (82784 <_malloc_trim_r+0x94>)
   82772:	682d      	ldr	r5, [r5, #0]
   82774:	f042 0201 	orr.w	r2, r2, #1
   82778:	1b40      	subs	r0, r0, r5
   8277a:	605a      	str	r2, [r3, #4]
   8277c:	6008      	str	r0, [r1, #0]
   8277e:	e7d5      	b.n	8272c <_malloc_trim_r+0x3c>
   82780:	2007058c 	.word	0x2007058c
   82784:	20070af4 	.word	0x20070af4
   82788:	20070998 	.word	0x20070998

0008278c <_free_r>:
   8278c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82790:	460d      	mov	r5, r1
   82792:	4606      	mov	r6, r0
   82794:	2900      	cmp	r1, #0
   82796:	d055      	beq.n	82844 <_free_r+0xb8>
   82798:	f000 fb68 	bl	82e6c <__malloc_lock>
   8279c:	f855 1c04 	ldr.w	r1, [r5, #-4]
   827a0:	f8df c170 	ldr.w	ip, [pc, #368]	; 82914 <_free_r+0x188>
   827a4:	f1a5 0408 	sub.w	r4, r5, #8
   827a8:	f021 0301 	bic.w	r3, r1, #1
   827ac:	18e2      	adds	r2, r4, r3
   827ae:	f8dc 0008 	ldr.w	r0, [ip, #8]
   827b2:	6857      	ldr	r7, [r2, #4]
   827b4:	4290      	cmp	r0, r2
   827b6:	f027 0703 	bic.w	r7, r7, #3
   827ba:	d068      	beq.n	8288e <_free_r+0x102>
   827bc:	f011 0101 	ands.w	r1, r1, #1
   827c0:	6057      	str	r7, [r2, #4]
   827c2:	d032      	beq.n	8282a <_free_r+0x9e>
   827c4:	2100      	movs	r1, #0
   827c6:	19d0      	adds	r0, r2, r7
   827c8:	6840      	ldr	r0, [r0, #4]
   827ca:	07c0      	lsls	r0, r0, #31
   827cc:	d406      	bmi.n	827dc <_free_r+0x50>
   827ce:	443b      	add	r3, r7
   827d0:	6890      	ldr	r0, [r2, #8]
   827d2:	2900      	cmp	r1, #0
   827d4:	d04d      	beq.n	82872 <_free_r+0xe6>
   827d6:	68d2      	ldr	r2, [r2, #12]
   827d8:	60c2      	str	r2, [r0, #12]
   827da:	6090      	str	r0, [r2, #8]
   827dc:	f043 0201 	orr.w	r2, r3, #1
   827e0:	6062      	str	r2, [r4, #4]
   827e2:	50e3      	str	r3, [r4, r3]
   827e4:	b9e1      	cbnz	r1, 82820 <_free_r+0x94>
   827e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   827ea:	d32d      	bcc.n	82848 <_free_r+0xbc>
   827ec:	0a5a      	lsrs	r2, r3, #9
   827ee:	2a04      	cmp	r2, #4
   827f0:	d869      	bhi.n	828c6 <_free_r+0x13a>
   827f2:	0998      	lsrs	r0, r3, #6
   827f4:	3038      	adds	r0, #56	; 0x38
   827f6:	0041      	lsls	r1, r0, #1
   827f8:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   827fc:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82800:	4944      	ldr	r1, [pc, #272]	; (82914 <_free_r+0x188>)
   82802:	4562      	cmp	r2, ip
   82804:	d065      	beq.n	828d2 <_free_r+0x146>
   82806:	6851      	ldr	r1, [r2, #4]
   82808:	f021 0103 	bic.w	r1, r1, #3
   8280c:	428b      	cmp	r3, r1
   8280e:	d202      	bcs.n	82816 <_free_r+0x8a>
   82810:	6892      	ldr	r2, [r2, #8]
   82812:	4594      	cmp	ip, r2
   82814:	d1f7      	bne.n	82806 <_free_r+0x7a>
   82816:	68d3      	ldr	r3, [r2, #12]
   82818:	60e3      	str	r3, [r4, #12]
   8281a:	60a2      	str	r2, [r4, #8]
   8281c:	609c      	str	r4, [r3, #8]
   8281e:	60d4      	str	r4, [r2, #12]
   82820:	4630      	mov	r0, r6
   82822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82826:	f000 bb23 	b.w	82e70 <__malloc_unlock>
   8282a:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8282e:	f10c 0808 	add.w	r8, ip, #8
   82832:	1b64      	subs	r4, r4, r5
   82834:	68a0      	ldr	r0, [r4, #8]
   82836:	442b      	add	r3, r5
   82838:	4540      	cmp	r0, r8
   8283a:	d042      	beq.n	828c2 <_free_r+0x136>
   8283c:	68e5      	ldr	r5, [r4, #12]
   8283e:	60c5      	str	r5, [r0, #12]
   82840:	60a8      	str	r0, [r5, #8]
   82842:	e7c0      	b.n	827c6 <_free_r+0x3a>
   82844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82848:	08db      	lsrs	r3, r3, #3
   8284a:	109a      	asrs	r2, r3, #2
   8284c:	2001      	movs	r0, #1
   8284e:	4090      	lsls	r0, r2
   82850:	f8dc 1004 	ldr.w	r1, [ip, #4]
   82854:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82858:	689a      	ldr	r2, [r3, #8]
   8285a:	4301      	orrs	r1, r0
   8285c:	60a2      	str	r2, [r4, #8]
   8285e:	60e3      	str	r3, [r4, #12]
   82860:	f8cc 1004 	str.w	r1, [ip, #4]
   82864:	4630      	mov	r0, r6
   82866:	609c      	str	r4, [r3, #8]
   82868:	60d4      	str	r4, [r2, #12]
   8286a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8286e:	f000 baff 	b.w	82e70 <__malloc_unlock>
   82872:	4d29      	ldr	r5, [pc, #164]	; (82918 <_free_r+0x18c>)
   82874:	42a8      	cmp	r0, r5
   82876:	d1ae      	bne.n	827d6 <_free_r+0x4a>
   82878:	f043 0201 	orr.w	r2, r3, #1
   8287c:	f8cc 4014 	str.w	r4, [ip, #20]
   82880:	f8cc 4010 	str.w	r4, [ip, #16]
   82884:	60e0      	str	r0, [r4, #12]
   82886:	60a0      	str	r0, [r4, #8]
   82888:	6062      	str	r2, [r4, #4]
   8288a:	50e3      	str	r3, [r4, r3]
   8288c:	e7c8      	b.n	82820 <_free_r+0x94>
   8288e:	441f      	add	r7, r3
   82890:	07cb      	lsls	r3, r1, #31
   82892:	d407      	bmi.n	828a4 <_free_r+0x118>
   82894:	f855 1c08 	ldr.w	r1, [r5, #-8]
   82898:	1a64      	subs	r4, r4, r1
   8289a:	68e3      	ldr	r3, [r4, #12]
   8289c:	68a2      	ldr	r2, [r4, #8]
   8289e:	440f      	add	r7, r1
   828a0:	60d3      	str	r3, [r2, #12]
   828a2:	609a      	str	r2, [r3, #8]
   828a4:	4b1d      	ldr	r3, [pc, #116]	; (8291c <_free_r+0x190>)
   828a6:	f047 0201 	orr.w	r2, r7, #1
   828aa:	681b      	ldr	r3, [r3, #0]
   828ac:	6062      	str	r2, [r4, #4]
   828ae:	429f      	cmp	r7, r3
   828b0:	f8cc 4008 	str.w	r4, [ip, #8]
   828b4:	d3b4      	bcc.n	82820 <_free_r+0x94>
   828b6:	4b1a      	ldr	r3, [pc, #104]	; (82920 <_free_r+0x194>)
   828b8:	4630      	mov	r0, r6
   828ba:	6819      	ldr	r1, [r3, #0]
   828bc:	f7ff ff18 	bl	826f0 <_malloc_trim_r>
   828c0:	e7ae      	b.n	82820 <_free_r+0x94>
   828c2:	2101      	movs	r1, #1
   828c4:	e77f      	b.n	827c6 <_free_r+0x3a>
   828c6:	2a14      	cmp	r2, #20
   828c8:	d80b      	bhi.n	828e2 <_free_r+0x156>
   828ca:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   828ce:	0041      	lsls	r1, r0, #1
   828d0:	e792      	b.n	827f8 <_free_r+0x6c>
   828d2:	1080      	asrs	r0, r0, #2
   828d4:	2501      	movs	r5, #1
   828d6:	4085      	lsls	r5, r0
   828d8:	6848      	ldr	r0, [r1, #4]
   828da:	4613      	mov	r3, r2
   828dc:	4328      	orrs	r0, r5
   828de:	6048      	str	r0, [r1, #4]
   828e0:	e79a      	b.n	82818 <_free_r+0x8c>
   828e2:	2a54      	cmp	r2, #84	; 0x54
   828e4:	d803      	bhi.n	828ee <_free_r+0x162>
   828e6:	0b18      	lsrs	r0, r3, #12
   828e8:	306e      	adds	r0, #110	; 0x6e
   828ea:	0041      	lsls	r1, r0, #1
   828ec:	e784      	b.n	827f8 <_free_r+0x6c>
   828ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   828f2:	d803      	bhi.n	828fc <_free_r+0x170>
   828f4:	0bd8      	lsrs	r0, r3, #15
   828f6:	3077      	adds	r0, #119	; 0x77
   828f8:	0041      	lsls	r1, r0, #1
   828fa:	e77d      	b.n	827f8 <_free_r+0x6c>
   828fc:	f240 5154 	movw	r1, #1364	; 0x554
   82900:	428a      	cmp	r2, r1
   82902:	d803      	bhi.n	8290c <_free_r+0x180>
   82904:	0c98      	lsrs	r0, r3, #18
   82906:	307c      	adds	r0, #124	; 0x7c
   82908:	0041      	lsls	r1, r0, #1
   8290a:	e775      	b.n	827f8 <_free_r+0x6c>
   8290c:	21fc      	movs	r1, #252	; 0xfc
   8290e:	207e      	movs	r0, #126	; 0x7e
   82910:	e772      	b.n	827f8 <_free_r+0x6c>
   82912:	bf00      	nop
   82914:	2007058c 	.word	0x2007058c
   82918:	20070594 	.word	0x20070594
   8291c:	20070994 	.word	0x20070994
   82920:	20070af0 	.word	0x20070af0

00082924 <malloc>:
   82924:	4b02      	ldr	r3, [pc, #8]	; (82930 <malloc+0xc>)
   82926:	4601      	mov	r1, r0
   82928:	6818      	ldr	r0, [r3, #0]
   8292a:	f000 b803 	b.w	82934 <_malloc_r>
   8292e:	bf00      	nop
   82930:	20070588 	.word	0x20070588

00082934 <_malloc_r>:
   82934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82938:	f101 050b 	add.w	r5, r1, #11
   8293c:	2d16      	cmp	r5, #22
   8293e:	b083      	sub	sp, #12
   82940:	4606      	mov	r6, r0
   82942:	d927      	bls.n	82994 <_malloc_r+0x60>
   82944:	f035 0507 	bics.w	r5, r5, #7
   82948:	d427      	bmi.n	8299a <_malloc_r+0x66>
   8294a:	42a9      	cmp	r1, r5
   8294c:	d825      	bhi.n	8299a <_malloc_r+0x66>
   8294e:	4630      	mov	r0, r6
   82950:	f000 fa8c 	bl	82e6c <__malloc_lock>
   82954:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82958:	d226      	bcs.n	829a8 <_malloc_r+0x74>
   8295a:	4fc1      	ldr	r7, [pc, #772]	; (82c60 <_malloc_r+0x32c>)
   8295c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82960:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82964:	68dc      	ldr	r4, [r3, #12]
   82966:	429c      	cmp	r4, r3
   82968:	f000 81d2 	beq.w	82d10 <_malloc_r+0x3dc>
   8296c:	6863      	ldr	r3, [r4, #4]
   8296e:	68e2      	ldr	r2, [r4, #12]
   82970:	f023 0303 	bic.w	r3, r3, #3
   82974:	4423      	add	r3, r4
   82976:	6858      	ldr	r0, [r3, #4]
   82978:	68a1      	ldr	r1, [r4, #8]
   8297a:	f040 0501 	orr.w	r5, r0, #1
   8297e:	60ca      	str	r2, [r1, #12]
   82980:	4630      	mov	r0, r6
   82982:	6091      	str	r1, [r2, #8]
   82984:	605d      	str	r5, [r3, #4]
   82986:	f000 fa73 	bl	82e70 <__malloc_unlock>
   8298a:	3408      	adds	r4, #8
   8298c:	4620      	mov	r0, r4
   8298e:	b003      	add	sp, #12
   82990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82994:	2510      	movs	r5, #16
   82996:	42a9      	cmp	r1, r5
   82998:	d9d9      	bls.n	8294e <_malloc_r+0x1a>
   8299a:	2400      	movs	r4, #0
   8299c:	230c      	movs	r3, #12
   8299e:	4620      	mov	r0, r4
   829a0:	6033      	str	r3, [r6, #0]
   829a2:	b003      	add	sp, #12
   829a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829a8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   829ac:	f000 8089 	beq.w	82ac2 <_malloc_r+0x18e>
   829b0:	f1bc 0f04 	cmp.w	ip, #4
   829b4:	f200 8160 	bhi.w	82c78 <_malloc_r+0x344>
   829b8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   829bc:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   829c0:	ea4f 014c 	mov.w	r1, ip, lsl #1
   829c4:	4fa6      	ldr	r7, [pc, #664]	; (82c60 <_malloc_r+0x32c>)
   829c6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   829ca:	68cc      	ldr	r4, [r1, #12]
   829cc:	42a1      	cmp	r1, r4
   829ce:	d105      	bne.n	829dc <_malloc_r+0xa8>
   829d0:	e00c      	b.n	829ec <_malloc_r+0xb8>
   829d2:	2b00      	cmp	r3, #0
   829d4:	da79      	bge.n	82aca <_malloc_r+0x196>
   829d6:	68e4      	ldr	r4, [r4, #12]
   829d8:	42a1      	cmp	r1, r4
   829da:	d007      	beq.n	829ec <_malloc_r+0xb8>
   829dc:	6862      	ldr	r2, [r4, #4]
   829de:	f022 0203 	bic.w	r2, r2, #3
   829e2:	1b53      	subs	r3, r2, r5
   829e4:	2b0f      	cmp	r3, #15
   829e6:	ddf4      	ble.n	829d2 <_malloc_r+0x9e>
   829e8:	f10c 3cff 	add.w	ip, ip, #4294967295
   829ec:	f10c 0c01 	add.w	ip, ip, #1
   829f0:	4b9b      	ldr	r3, [pc, #620]	; (82c60 <_malloc_r+0x32c>)
   829f2:	693c      	ldr	r4, [r7, #16]
   829f4:	f103 0e08 	add.w	lr, r3, #8
   829f8:	4574      	cmp	r4, lr
   829fa:	f000 817e 	beq.w	82cfa <_malloc_r+0x3c6>
   829fe:	6861      	ldr	r1, [r4, #4]
   82a00:	f021 0103 	bic.w	r1, r1, #3
   82a04:	1b4a      	subs	r2, r1, r5
   82a06:	2a0f      	cmp	r2, #15
   82a08:	f300 8164 	bgt.w	82cd4 <_malloc_r+0x3a0>
   82a0c:	2a00      	cmp	r2, #0
   82a0e:	f8c3 e014 	str.w	lr, [r3, #20]
   82a12:	f8c3 e010 	str.w	lr, [r3, #16]
   82a16:	da69      	bge.n	82aec <_malloc_r+0x1b8>
   82a18:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82a1c:	f080 813a 	bcs.w	82c94 <_malloc_r+0x360>
   82a20:	08c9      	lsrs	r1, r1, #3
   82a22:	108a      	asrs	r2, r1, #2
   82a24:	f04f 0801 	mov.w	r8, #1
   82a28:	fa08 f802 	lsl.w	r8, r8, r2
   82a2c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82a30:	685a      	ldr	r2, [r3, #4]
   82a32:	6888      	ldr	r0, [r1, #8]
   82a34:	ea48 0202 	orr.w	r2, r8, r2
   82a38:	60a0      	str	r0, [r4, #8]
   82a3a:	60e1      	str	r1, [r4, #12]
   82a3c:	605a      	str	r2, [r3, #4]
   82a3e:	608c      	str	r4, [r1, #8]
   82a40:	60c4      	str	r4, [r0, #12]
   82a42:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82a46:	2001      	movs	r0, #1
   82a48:	4098      	lsls	r0, r3
   82a4a:	4290      	cmp	r0, r2
   82a4c:	d85b      	bhi.n	82b06 <_malloc_r+0x1d2>
   82a4e:	4202      	tst	r2, r0
   82a50:	d106      	bne.n	82a60 <_malloc_r+0x12c>
   82a52:	f02c 0c03 	bic.w	ip, ip, #3
   82a56:	0040      	lsls	r0, r0, #1
   82a58:	4202      	tst	r2, r0
   82a5a:	f10c 0c04 	add.w	ip, ip, #4
   82a5e:	d0fa      	beq.n	82a56 <_malloc_r+0x122>
   82a60:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82a64:	4644      	mov	r4, r8
   82a66:	46e1      	mov	r9, ip
   82a68:	68e3      	ldr	r3, [r4, #12]
   82a6a:	429c      	cmp	r4, r3
   82a6c:	d107      	bne.n	82a7e <_malloc_r+0x14a>
   82a6e:	e146      	b.n	82cfe <_malloc_r+0x3ca>
   82a70:	2a00      	cmp	r2, #0
   82a72:	f280 8157 	bge.w	82d24 <_malloc_r+0x3f0>
   82a76:	68db      	ldr	r3, [r3, #12]
   82a78:	429c      	cmp	r4, r3
   82a7a:	f000 8140 	beq.w	82cfe <_malloc_r+0x3ca>
   82a7e:	6859      	ldr	r1, [r3, #4]
   82a80:	f021 0103 	bic.w	r1, r1, #3
   82a84:	1b4a      	subs	r2, r1, r5
   82a86:	2a0f      	cmp	r2, #15
   82a88:	ddf2      	ble.n	82a70 <_malloc_r+0x13c>
   82a8a:	461c      	mov	r4, r3
   82a8c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82a90:	68d9      	ldr	r1, [r3, #12]
   82a92:	f045 0901 	orr.w	r9, r5, #1
   82a96:	f042 0801 	orr.w	r8, r2, #1
   82a9a:	441d      	add	r5, r3
   82a9c:	f8c3 9004 	str.w	r9, [r3, #4]
   82aa0:	4630      	mov	r0, r6
   82aa2:	f8cc 100c 	str.w	r1, [ip, #12]
   82aa6:	f8c1 c008 	str.w	ip, [r1, #8]
   82aaa:	617d      	str	r5, [r7, #20]
   82aac:	613d      	str	r5, [r7, #16]
   82aae:	f8c5 e00c 	str.w	lr, [r5, #12]
   82ab2:	f8c5 e008 	str.w	lr, [r5, #8]
   82ab6:	f8c5 8004 	str.w	r8, [r5, #4]
   82aba:	50aa      	str	r2, [r5, r2]
   82abc:	f000 f9d8 	bl	82e70 <__malloc_unlock>
   82ac0:	e764      	b.n	8298c <_malloc_r+0x58>
   82ac2:	217e      	movs	r1, #126	; 0x7e
   82ac4:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82ac8:	e77c      	b.n	829c4 <_malloc_r+0x90>
   82aca:	4422      	add	r2, r4
   82acc:	6850      	ldr	r0, [r2, #4]
   82ace:	68e3      	ldr	r3, [r4, #12]
   82ad0:	68a1      	ldr	r1, [r4, #8]
   82ad2:	f040 0501 	orr.w	r5, r0, #1
   82ad6:	60cb      	str	r3, [r1, #12]
   82ad8:	4630      	mov	r0, r6
   82ada:	6099      	str	r1, [r3, #8]
   82adc:	6055      	str	r5, [r2, #4]
   82ade:	f000 f9c7 	bl	82e70 <__malloc_unlock>
   82ae2:	3408      	adds	r4, #8
   82ae4:	4620      	mov	r0, r4
   82ae6:	b003      	add	sp, #12
   82ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82aec:	4421      	add	r1, r4
   82aee:	684b      	ldr	r3, [r1, #4]
   82af0:	4630      	mov	r0, r6
   82af2:	f043 0301 	orr.w	r3, r3, #1
   82af6:	604b      	str	r3, [r1, #4]
   82af8:	f000 f9ba 	bl	82e70 <__malloc_unlock>
   82afc:	3408      	adds	r4, #8
   82afe:	4620      	mov	r0, r4
   82b00:	b003      	add	sp, #12
   82b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b06:	68bc      	ldr	r4, [r7, #8]
   82b08:	6863      	ldr	r3, [r4, #4]
   82b0a:	f023 0903 	bic.w	r9, r3, #3
   82b0e:	45a9      	cmp	r9, r5
   82b10:	d304      	bcc.n	82b1c <_malloc_r+0x1e8>
   82b12:	ebc5 0309 	rsb	r3, r5, r9
   82b16:	2b0f      	cmp	r3, #15
   82b18:	f300 8091 	bgt.w	82c3e <_malloc_r+0x30a>
   82b1c:	4b51      	ldr	r3, [pc, #324]	; (82c64 <_malloc_r+0x330>)
   82b1e:	4a52      	ldr	r2, [pc, #328]	; (82c68 <_malloc_r+0x334>)
   82b20:	6819      	ldr	r1, [r3, #0]
   82b22:	6813      	ldr	r3, [r2, #0]
   82b24:	eb05 0a01 	add.w	sl, r5, r1
   82b28:	3301      	adds	r3, #1
   82b2a:	eb04 0b09 	add.w	fp, r4, r9
   82b2e:	f000 8161 	beq.w	82df4 <_malloc_r+0x4c0>
   82b32:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82b36:	f10a 0a0f 	add.w	sl, sl, #15
   82b3a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82b3e:	f02a 0a0f 	bic.w	sl, sl, #15
   82b42:	4630      	mov	r0, r6
   82b44:	4651      	mov	r1, sl
   82b46:	9201      	str	r2, [sp, #4]
   82b48:	f000 f994 	bl	82e74 <_sbrk_r>
   82b4c:	f1b0 3fff 	cmp.w	r0, #4294967295
   82b50:	4680      	mov	r8, r0
   82b52:	9a01      	ldr	r2, [sp, #4]
   82b54:	f000 8101 	beq.w	82d5a <_malloc_r+0x426>
   82b58:	4583      	cmp	fp, r0
   82b5a:	f200 80fb 	bhi.w	82d54 <_malloc_r+0x420>
   82b5e:	f8df c114 	ldr.w	ip, [pc, #276]	; 82c74 <_malloc_r+0x340>
   82b62:	45c3      	cmp	fp, r8
   82b64:	f8dc 3000 	ldr.w	r3, [ip]
   82b68:	4453      	add	r3, sl
   82b6a:	f8cc 3000 	str.w	r3, [ip]
   82b6e:	f000 814a 	beq.w	82e06 <_malloc_r+0x4d2>
   82b72:	6812      	ldr	r2, [r2, #0]
   82b74:	493c      	ldr	r1, [pc, #240]	; (82c68 <_malloc_r+0x334>)
   82b76:	3201      	adds	r2, #1
   82b78:	bf1b      	ittet	ne
   82b7a:	ebcb 0b08 	rsbne	fp, fp, r8
   82b7e:	445b      	addne	r3, fp
   82b80:	f8c1 8000 	streq.w	r8, [r1]
   82b84:	f8cc 3000 	strne.w	r3, [ip]
   82b88:	f018 0307 	ands.w	r3, r8, #7
   82b8c:	f000 8114 	beq.w	82db8 <_malloc_r+0x484>
   82b90:	f1c3 0208 	rsb	r2, r3, #8
   82b94:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82b98:	4490      	add	r8, r2
   82b9a:	3308      	adds	r3, #8
   82b9c:	44c2      	add	sl, r8
   82b9e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82ba2:	ebca 0a03 	rsb	sl, sl, r3
   82ba6:	4651      	mov	r1, sl
   82ba8:	4630      	mov	r0, r6
   82baa:	f8cd c004 	str.w	ip, [sp, #4]
   82bae:	f000 f961 	bl	82e74 <_sbrk_r>
   82bb2:	1c43      	adds	r3, r0, #1
   82bb4:	f8dd c004 	ldr.w	ip, [sp, #4]
   82bb8:	f000 8135 	beq.w	82e26 <_malloc_r+0x4f2>
   82bbc:	ebc8 0200 	rsb	r2, r8, r0
   82bc0:	4452      	add	r2, sl
   82bc2:	f042 0201 	orr.w	r2, r2, #1
   82bc6:	f8dc 3000 	ldr.w	r3, [ip]
   82bca:	42bc      	cmp	r4, r7
   82bcc:	4453      	add	r3, sl
   82bce:	f8c7 8008 	str.w	r8, [r7, #8]
   82bd2:	f8cc 3000 	str.w	r3, [ip]
   82bd6:	f8c8 2004 	str.w	r2, [r8, #4]
   82bda:	f8df a098 	ldr.w	sl, [pc, #152]	; 82c74 <_malloc_r+0x340>
   82bde:	d015      	beq.n	82c0c <_malloc_r+0x2d8>
   82be0:	f1b9 0f0f 	cmp.w	r9, #15
   82be4:	f240 80eb 	bls.w	82dbe <_malloc_r+0x48a>
   82be8:	6861      	ldr	r1, [r4, #4]
   82bea:	f1a9 020c 	sub.w	r2, r9, #12
   82bee:	f022 0207 	bic.w	r2, r2, #7
   82bf2:	f001 0101 	and.w	r1, r1, #1
   82bf6:	ea42 0e01 	orr.w	lr, r2, r1
   82bfa:	2005      	movs	r0, #5
   82bfc:	18a1      	adds	r1, r4, r2
   82bfe:	2a0f      	cmp	r2, #15
   82c00:	f8c4 e004 	str.w	lr, [r4, #4]
   82c04:	6048      	str	r0, [r1, #4]
   82c06:	6088      	str	r0, [r1, #8]
   82c08:	f200 8111 	bhi.w	82e2e <_malloc_r+0x4fa>
   82c0c:	4a17      	ldr	r2, [pc, #92]	; (82c6c <_malloc_r+0x338>)
   82c0e:	68bc      	ldr	r4, [r7, #8]
   82c10:	6811      	ldr	r1, [r2, #0]
   82c12:	428b      	cmp	r3, r1
   82c14:	bf88      	it	hi
   82c16:	6013      	strhi	r3, [r2, #0]
   82c18:	4a15      	ldr	r2, [pc, #84]	; (82c70 <_malloc_r+0x33c>)
   82c1a:	6811      	ldr	r1, [r2, #0]
   82c1c:	428b      	cmp	r3, r1
   82c1e:	bf88      	it	hi
   82c20:	6013      	strhi	r3, [r2, #0]
   82c22:	6862      	ldr	r2, [r4, #4]
   82c24:	f022 0203 	bic.w	r2, r2, #3
   82c28:	4295      	cmp	r5, r2
   82c2a:	ebc5 0302 	rsb	r3, r5, r2
   82c2e:	d801      	bhi.n	82c34 <_malloc_r+0x300>
   82c30:	2b0f      	cmp	r3, #15
   82c32:	dc04      	bgt.n	82c3e <_malloc_r+0x30a>
   82c34:	4630      	mov	r0, r6
   82c36:	f000 f91b 	bl	82e70 <__malloc_unlock>
   82c3a:	2400      	movs	r4, #0
   82c3c:	e6a6      	b.n	8298c <_malloc_r+0x58>
   82c3e:	f045 0201 	orr.w	r2, r5, #1
   82c42:	f043 0301 	orr.w	r3, r3, #1
   82c46:	4425      	add	r5, r4
   82c48:	6062      	str	r2, [r4, #4]
   82c4a:	4630      	mov	r0, r6
   82c4c:	60bd      	str	r5, [r7, #8]
   82c4e:	606b      	str	r3, [r5, #4]
   82c50:	f000 f90e 	bl	82e70 <__malloc_unlock>
   82c54:	3408      	adds	r4, #8
   82c56:	4620      	mov	r0, r4
   82c58:	b003      	add	sp, #12
   82c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82c5e:	bf00      	nop
   82c60:	2007058c 	.word	0x2007058c
   82c64:	20070af0 	.word	0x20070af0
   82c68:	20070998 	.word	0x20070998
   82c6c:	20070aec 	.word	0x20070aec
   82c70:	20070ae8 	.word	0x20070ae8
   82c74:	20070af4 	.word	0x20070af4
   82c78:	f1bc 0f14 	cmp.w	ip, #20
   82c7c:	d961      	bls.n	82d42 <_malloc_r+0x40e>
   82c7e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82c82:	f200 808f 	bhi.w	82da4 <_malloc_r+0x470>
   82c86:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82c8a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82c8e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82c92:	e697      	b.n	829c4 <_malloc_r+0x90>
   82c94:	0a4b      	lsrs	r3, r1, #9
   82c96:	2b04      	cmp	r3, #4
   82c98:	d958      	bls.n	82d4c <_malloc_r+0x418>
   82c9a:	2b14      	cmp	r3, #20
   82c9c:	f200 80ad 	bhi.w	82dfa <_malloc_r+0x4c6>
   82ca0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82ca4:	0050      	lsls	r0, r2, #1
   82ca6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82caa:	6883      	ldr	r3, [r0, #8]
   82cac:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82e68 <_malloc_r+0x534>
   82cb0:	4283      	cmp	r3, r0
   82cb2:	f000 808a 	beq.w	82dca <_malloc_r+0x496>
   82cb6:	685a      	ldr	r2, [r3, #4]
   82cb8:	f022 0203 	bic.w	r2, r2, #3
   82cbc:	4291      	cmp	r1, r2
   82cbe:	d202      	bcs.n	82cc6 <_malloc_r+0x392>
   82cc0:	689b      	ldr	r3, [r3, #8]
   82cc2:	4298      	cmp	r0, r3
   82cc4:	d1f7      	bne.n	82cb6 <_malloc_r+0x382>
   82cc6:	68d9      	ldr	r1, [r3, #12]
   82cc8:	687a      	ldr	r2, [r7, #4]
   82cca:	60e1      	str	r1, [r4, #12]
   82ccc:	60a3      	str	r3, [r4, #8]
   82cce:	608c      	str	r4, [r1, #8]
   82cd0:	60dc      	str	r4, [r3, #12]
   82cd2:	e6b6      	b.n	82a42 <_malloc_r+0x10e>
   82cd4:	f045 0701 	orr.w	r7, r5, #1
   82cd8:	f042 0101 	orr.w	r1, r2, #1
   82cdc:	4425      	add	r5, r4
   82cde:	6067      	str	r7, [r4, #4]
   82ce0:	4630      	mov	r0, r6
   82ce2:	615d      	str	r5, [r3, #20]
   82ce4:	611d      	str	r5, [r3, #16]
   82ce6:	f8c5 e00c 	str.w	lr, [r5, #12]
   82cea:	f8c5 e008 	str.w	lr, [r5, #8]
   82cee:	6069      	str	r1, [r5, #4]
   82cf0:	50aa      	str	r2, [r5, r2]
   82cf2:	3408      	adds	r4, #8
   82cf4:	f000 f8bc 	bl	82e70 <__malloc_unlock>
   82cf8:	e648      	b.n	8298c <_malloc_r+0x58>
   82cfa:	685a      	ldr	r2, [r3, #4]
   82cfc:	e6a1      	b.n	82a42 <_malloc_r+0x10e>
   82cfe:	f109 0901 	add.w	r9, r9, #1
   82d02:	f019 0f03 	tst.w	r9, #3
   82d06:	f104 0408 	add.w	r4, r4, #8
   82d0a:	f47f aead 	bne.w	82a68 <_malloc_r+0x134>
   82d0e:	e02d      	b.n	82d6c <_malloc_r+0x438>
   82d10:	f104 0308 	add.w	r3, r4, #8
   82d14:	6964      	ldr	r4, [r4, #20]
   82d16:	42a3      	cmp	r3, r4
   82d18:	bf08      	it	eq
   82d1a:	f10c 0c02 	addeq.w	ip, ip, #2
   82d1e:	f43f ae67 	beq.w	829f0 <_malloc_r+0xbc>
   82d22:	e623      	b.n	8296c <_malloc_r+0x38>
   82d24:	4419      	add	r1, r3
   82d26:	6848      	ldr	r0, [r1, #4]
   82d28:	461c      	mov	r4, r3
   82d2a:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82d2e:	68db      	ldr	r3, [r3, #12]
   82d30:	f040 0501 	orr.w	r5, r0, #1
   82d34:	604d      	str	r5, [r1, #4]
   82d36:	4630      	mov	r0, r6
   82d38:	60d3      	str	r3, [r2, #12]
   82d3a:	609a      	str	r2, [r3, #8]
   82d3c:	f000 f898 	bl	82e70 <__malloc_unlock>
   82d40:	e624      	b.n	8298c <_malloc_r+0x58>
   82d42:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82d46:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82d4a:	e63b      	b.n	829c4 <_malloc_r+0x90>
   82d4c:	098a      	lsrs	r2, r1, #6
   82d4e:	3238      	adds	r2, #56	; 0x38
   82d50:	0050      	lsls	r0, r2, #1
   82d52:	e7a8      	b.n	82ca6 <_malloc_r+0x372>
   82d54:	42bc      	cmp	r4, r7
   82d56:	f43f af02 	beq.w	82b5e <_malloc_r+0x22a>
   82d5a:	68bc      	ldr	r4, [r7, #8]
   82d5c:	6862      	ldr	r2, [r4, #4]
   82d5e:	f022 0203 	bic.w	r2, r2, #3
   82d62:	e761      	b.n	82c28 <_malloc_r+0x2f4>
   82d64:	f8d8 8000 	ldr.w	r8, [r8]
   82d68:	4598      	cmp	r8, r3
   82d6a:	d17a      	bne.n	82e62 <_malloc_r+0x52e>
   82d6c:	f01c 0f03 	tst.w	ip, #3
   82d70:	f1a8 0308 	sub.w	r3, r8, #8
   82d74:	f10c 3cff 	add.w	ip, ip, #4294967295
   82d78:	d1f4      	bne.n	82d64 <_malloc_r+0x430>
   82d7a:	687b      	ldr	r3, [r7, #4]
   82d7c:	ea23 0300 	bic.w	r3, r3, r0
   82d80:	607b      	str	r3, [r7, #4]
   82d82:	0040      	lsls	r0, r0, #1
   82d84:	4298      	cmp	r0, r3
   82d86:	f63f aebe 	bhi.w	82b06 <_malloc_r+0x1d2>
   82d8a:	2800      	cmp	r0, #0
   82d8c:	f43f aebb 	beq.w	82b06 <_malloc_r+0x1d2>
   82d90:	4203      	tst	r3, r0
   82d92:	46cc      	mov	ip, r9
   82d94:	f47f ae64 	bne.w	82a60 <_malloc_r+0x12c>
   82d98:	0040      	lsls	r0, r0, #1
   82d9a:	4203      	tst	r3, r0
   82d9c:	f10c 0c04 	add.w	ip, ip, #4
   82da0:	d0fa      	beq.n	82d98 <_malloc_r+0x464>
   82da2:	e65d      	b.n	82a60 <_malloc_r+0x12c>
   82da4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82da8:	d819      	bhi.n	82dde <_malloc_r+0x4aa>
   82daa:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82dae:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82db2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82db6:	e605      	b.n	829c4 <_malloc_r+0x90>
   82db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82dbc:	e6ee      	b.n	82b9c <_malloc_r+0x268>
   82dbe:	2301      	movs	r3, #1
   82dc0:	f8c8 3004 	str.w	r3, [r8, #4]
   82dc4:	4644      	mov	r4, r8
   82dc6:	2200      	movs	r2, #0
   82dc8:	e72e      	b.n	82c28 <_malloc_r+0x2f4>
   82dca:	1092      	asrs	r2, r2, #2
   82dcc:	2001      	movs	r0, #1
   82dce:	4090      	lsls	r0, r2
   82dd0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82dd4:	4619      	mov	r1, r3
   82dd6:	4302      	orrs	r2, r0
   82dd8:	f8c8 2004 	str.w	r2, [r8, #4]
   82ddc:	e775      	b.n	82cca <_malloc_r+0x396>
   82dde:	f240 5354 	movw	r3, #1364	; 0x554
   82de2:	459c      	cmp	ip, r3
   82de4:	d81b      	bhi.n	82e1e <_malloc_r+0x4ea>
   82de6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82dea:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82dee:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82df2:	e5e7      	b.n	829c4 <_malloc_r+0x90>
   82df4:	f10a 0a10 	add.w	sl, sl, #16
   82df8:	e6a3      	b.n	82b42 <_malloc_r+0x20e>
   82dfa:	2b54      	cmp	r3, #84	; 0x54
   82dfc:	d81f      	bhi.n	82e3e <_malloc_r+0x50a>
   82dfe:	0b0a      	lsrs	r2, r1, #12
   82e00:	326e      	adds	r2, #110	; 0x6e
   82e02:	0050      	lsls	r0, r2, #1
   82e04:	e74f      	b.n	82ca6 <_malloc_r+0x372>
   82e06:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82e0a:	2900      	cmp	r1, #0
   82e0c:	f47f aeb1 	bne.w	82b72 <_malloc_r+0x23e>
   82e10:	eb0a 0109 	add.w	r1, sl, r9
   82e14:	68ba      	ldr	r2, [r7, #8]
   82e16:	f041 0101 	orr.w	r1, r1, #1
   82e1a:	6051      	str	r1, [r2, #4]
   82e1c:	e6f6      	b.n	82c0c <_malloc_r+0x2d8>
   82e1e:	21fc      	movs	r1, #252	; 0xfc
   82e20:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82e24:	e5ce      	b.n	829c4 <_malloc_r+0x90>
   82e26:	2201      	movs	r2, #1
   82e28:	f04f 0a00 	mov.w	sl, #0
   82e2c:	e6cb      	b.n	82bc6 <_malloc_r+0x292>
   82e2e:	f104 0108 	add.w	r1, r4, #8
   82e32:	4630      	mov	r0, r6
   82e34:	f7ff fcaa 	bl	8278c <_free_r>
   82e38:	f8da 3000 	ldr.w	r3, [sl]
   82e3c:	e6e6      	b.n	82c0c <_malloc_r+0x2d8>
   82e3e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82e42:	d803      	bhi.n	82e4c <_malloc_r+0x518>
   82e44:	0bca      	lsrs	r2, r1, #15
   82e46:	3277      	adds	r2, #119	; 0x77
   82e48:	0050      	lsls	r0, r2, #1
   82e4a:	e72c      	b.n	82ca6 <_malloc_r+0x372>
   82e4c:	f240 5254 	movw	r2, #1364	; 0x554
   82e50:	4293      	cmp	r3, r2
   82e52:	d803      	bhi.n	82e5c <_malloc_r+0x528>
   82e54:	0c8a      	lsrs	r2, r1, #18
   82e56:	327c      	adds	r2, #124	; 0x7c
   82e58:	0050      	lsls	r0, r2, #1
   82e5a:	e724      	b.n	82ca6 <_malloc_r+0x372>
   82e5c:	20fc      	movs	r0, #252	; 0xfc
   82e5e:	227e      	movs	r2, #126	; 0x7e
   82e60:	e721      	b.n	82ca6 <_malloc_r+0x372>
   82e62:	687b      	ldr	r3, [r7, #4]
   82e64:	e78d      	b.n	82d82 <_malloc_r+0x44e>
   82e66:	bf00      	nop
   82e68:	2007058c 	.word	0x2007058c

00082e6c <__malloc_lock>:
   82e6c:	4770      	bx	lr
   82e6e:	bf00      	nop

00082e70 <__malloc_unlock>:
   82e70:	4770      	bx	lr
   82e72:	bf00      	nop

00082e74 <_sbrk_r>:
   82e74:	b538      	push	{r3, r4, r5, lr}
   82e76:	4c07      	ldr	r4, [pc, #28]	; (82e94 <_sbrk_r+0x20>)
   82e78:	2300      	movs	r3, #0
   82e7a:	4605      	mov	r5, r0
   82e7c:	4608      	mov	r0, r1
   82e7e:	6023      	str	r3, [r4, #0]
   82e80:	f7fe fa6a 	bl	81358 <_sbrk>
   82e84:	1c43      	adds	r3, r0, #1
   82e86:	d000      	beq.n	82e8a <_sbrk_r+0x16>
   82e88:	bd38      	pop	{r3, r4, r5, pc}
   82e8a:	6823      	ldr	r3, [r4, #0]
   82e8c:	2b00      	cmp	r3, #0
   82e8e:	d0fb      	beq.n	82e88 <_sbrk_r+0x14>
   82e90:	602b      	str	r3, [r5, #0]
   82e92:	bd38      	pop	{r3, r4, r5, pc}
   82e94:	20070b94 	.word	0x20070b94

00082e98 <__register_exitproc>:
   82e98:	b5f0      	push	{r4, r5, r6, r7, lr}
   82e9a:	4c27      	ldr	r4, [pc, #156]	; (82f38 <__register_exitproc+0xa0>)
   82e9c:	b085      	sub	sp, #20
   82e9e:	6826      	ldr	r6, [r4, #0]
   82ea0:	4607      	mov	r7, r0
   82ea2:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   82ea6:	2c00      	cmp	r4, #0
   82ea8:	d040      	beq.n	82f2c <__register_exitproc+0x94>
   82eaa:	6865      	ldr	r5, [r4, #4]
   82eac:	2d1f      	cmp	r5, #31
   82eae:	dd1e      	ble.n	82eee <__register_exitproc+0x56>
   82eb0:	4822      	ldr	r0, [pc, #136]	; (82f3c <__register_exitproc+0xa4>)
   82eb2:	b918      	cbnz	r0, 82ebc <__register_exitproc+0x24>
   82eb4:	f04f 30ff 	mov.w	r0, #4294967295
   82eb8:	b005      	add	sp, #20
   82eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82ebc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82ec0:	9103      	str	r1, [sp, #12]
   82ec2:	9202      	str	r2, [sp, #8]
   82ec4:	9301      	str	r3, [sp, #4]
   82ec6:	f7ff fd2d 	bl	82924 <malloc>
   82eca:	9903      	ldr	r1, [sp, #12]
   82ecc:	4604      	mov	r4, r0
   82ece:	9a02      	ldr	r2, [sp, #8]
   82ed0:	9b01      	ldr	r3, [sp, #4]
   82ed2:	2800      	cmp	r0, #0
   82ed4:	d0ee      	beq.n	82eb4 <__register_exitproc+0x1c>
   82ed6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   82eda:	2000      	movs	r0, #0
   82edc:	6025      	str	r5, [r4, #0]
   82ede:	6060      	str	r0, [r4, #4]
   82ee0:	4605      	mov	r5, r0
   82ee2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82ee6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   82eea:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   82eee:	b93f      	cbnz	r7, 82f00 <__register_exitproc+0x68>
   82ef0:	1c6b      	adds	r3, r5, #1
   82ef2:	2000      	movs	r0, #0
   82ef4:	3502      	adds	r5, #2
   82ef6:	6063      	str	r3, [r4, #4]
   82ef8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   82efc:	b005      	add	sp, #20
   82efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82f00:	2601      	movs	r6, #1
   82f02:	40ae      	lsls	r6, r5
   82f04:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   82f08:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   82f0c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   82f10:	2f02      	cmp	r7, #2
   82f12:	ea42 0206 	orr.w	r2, r2, r6
   82f16:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   82f1a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   82f1e:	d1e7      	bne.n	82ef0 <__register_exitproc+0x58>
   82f20:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82f24:	431e      	orrs	r6, r3
   82f26:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   82f2a:	e7e1      	b.n	82ef0 <__register_exitproc+0x58>
   82f2c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   82f30:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82f34:	e7b9      	b.n	82eaa <__register_exitproc+0x12>
   82f36:	bf00      	nop
   82f38:	00082fbc 	.word	0x00082fbc
   82f3c:	00082925 	.word	0x00082925
   82f40:	00000001 	.word	0x00000001
   82f44:	00000002 	.word	0x00000002
   82f48:	00000004 	.word	0x00000004
   82f4c:	00000008 	.word	0x00000008
   82f50:	00000010 	.word	0x00000010
   82f54:	00000020 	.word	0x00000020
   82f58:	00000040 	.word	0x00000040
   82f5c:	00000080 	.word	0x00000080
   82f60:	00000100 	.word	0x00000100
   82f64:	00000200 	.word	0x00000200
   82f68:	00000400 	.word	0x00000400
   82f6c:	00000000 	.word	0x00000000

00082f70 <atanlo>:
   82f70:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   82f80:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00082f90 <atanhi>:
   82f90:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   82fa0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   82fb0:	74727173 00000000 00000043              sqrt....C...

00082fbc <_global_impure_ptr>:
   82fbc:	20070160                                `.. 

00082fc0 <_init>:
   82fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82fc2:	bf00      	nop
   82fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82fc6:	bc08      	pop	{r3}
   82fc8:	469e      	mov	lr, r3
   82fca:	4770      	bx	lr

00082fcc <__init_array_start>:
   82fcc:	000826a1 	.word	0x000826a1

00082fd0 <__frame_dummy_init_array_entry>:
   82fd0:	00080119                                ....

00082fd4 <_fini>:
   82fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82fd6:	bf00      	nop
   82fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82fda:	bc08      	pop	{r3}
   82fdc:	469e      	mov	lr, r3
   82fde:	4770      	bx	lr

00082fe0 <__fini_array_start>:
   82fe0:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070158 	.word	0x20070158

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <c1Loop>:
20070138:	00000101                                         .

20070139 <c2Loop>:
20070139:	1b000001                                         ...

2007013c <objects>:
2007013c:	0000001b 0000002e 00000017 0000017e     ............~...
2007014c:	000001d8 00000017                       ........

20070154 <g_interrupt_enabled>:
20070154:	00000001                                ....

20070158 <SystemCoreClock>:
20070158:	003d0900                                ..=.

2007015c <__fdlib_version>:
2007015c:	00000001                                ....

20070160 <impure_data>:
20070160:	00000000 2007044c 200704b4 2007051c     ....L.. ... ... 
	...
20070194:	00082fb8 00000000 00000000 00000000     ./..............
	...
20070208:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070218:	0005deec 0000000b 00000000 00000000     ................
	...

20070588 <_impure_ptr>:
20070588:	20070160                                `.. 

2007058c <__malloc_av_>:
	...
20070594:	2007058c 2007058c 20070594 20070594     ... ... ... ... 
200705a4:	2007059c 2007059c 200705a4 200705a4     ... ... ... ... 
200705b4:	200705ac 200705ac 200705b4 200705b4     ... ... ... ... 
200705c4:	200705bc 200705bc 200705c4 200705c4     ... ... ... ... 
200705d4:	200705cc 200705cc 200705d4 200705d4     ... ... ... ... 
200705e4:	200705dc 200705dc 200705e4 200705e4     ... ... ... ... 
200705f4:	200705ec 200705ec 200705f4 200705f4     ... ... ... ... 
20070604:	200705fc 200705fc 20070604 20070604     ... ... ... ... 
20070614:	2007060c 2007060c 20070614 20070614     ... ... ... ... 
20070624:	2007061c 2007061c 20070624 20070624     ... ... $.. $.. 
20070634:	2007062c 2007062c 20070634 20070634     ,.. ,.. 4.. 4.. 
20070644:	2007063c 2007063c 20070644 20070644     <.. <.. D.. D.. 
20070654:	2007064c 2007064c 20070654 20070654     L.. L.. T.. T.. 
20070664:	2007065c 2007065c 20070664 20070664     \.. \.. d.. d.. 
20070674:	2007066c 2007066c 20070674 20070674     l.. l.. t.. t.. 
20070684:	2007067c 2007067c 20070684 20070684     |.. |.. ... ... 
20070694:	2007068c 2007068c 20070694 20070694     ... ... ... ... 
200706a4:	2007069c 2007069c 200706a4 200706a4     ... ... ... ... 
200706b4:	200706ac 200706ac 200706b4 200706b4     ... ... ... ... 
200706c4:	200706bc 200706bc 200706c4 200706c4     ... ... ... ... 
200706d4:	200706cc 200706cc 200706d4 200706d4     ... ... ... ... 
200706e4:	200706dc 200706dc 200706e4 200706e4     ... ... ... ... 
200706f4:	200706ec 200706ec 200706f4 200706f4     ... ... ... ... 
20070704:	200706fc 200706fc 20070704 20070704     ... ... ... ... 
20070714:	2007070c 2007070c 20070714 20070714     ... ... ... ... 
20070724:	2007071c 2007071c 20070724 20070724     ... ... $.. $.. 
20070734:	2007072c 2007072c 20070734 20070734     ,.. ,.. 4.. 4.. 
20070744:	2007073c 2007073c 20070744 20070744     <.. <.. D.. D.. 
20070754:	2007074c 2007074c 20070754 20070754     L.. L.. T.. T.. 
20070764:	2007075c 2007075c 20070764 20070764     \.. \.. d.. d.. 
20070774:	2007076c 2007076c 20070774 20070774     l.. l.. t.. t.. 
20070784:	2007077c 2007077c 20070784 20070784     |.. |.. ... ... 
20070794:	2007078c 2007078c 20070794 20070794     ... ... ... ... 
200707a4:	2007079c 2007079c 200707a4 200707a4     ... ... ... ... 
200707b4:	200707ac 200707ac 200707b4 200707b4     ... ... ... ... 
200707c4:	200707bc 200707bc 200707c4 200707c4     ... ... ... ... 
200707d4:	200707cc 200707cc 200707d4 200707d4     ... ... ... ... 
200707e4:	200707dc 200707dc 200707e4 200707e4     ... ... ... ... 
200707f4:	200707ec 200707ec 200707f4 200707f4     ... ... ... ... 
20070804:	200707fc 200707fc 20070804 20070804     ... ... ... ... 
20070814:	2007080c 2007080c 20070814 20070814     ... ... ... ... 
20070824:	2007081c 2007081c 20070824 20070824     ... ... $.. $.. 
20070834:	2007082c 2007082c 20070834 20070834     ,.. ,.. 4.. 4.. 
20070844:	2007083c 2007083c 20070844 20070844     <.. <.. D.. D.. 
20070854:	2007084c 2007084c 20070854 20070854     L.. L.. T.. T.. 
20070864:	2007085c 2007085c 20070864 20070864     \.. \.. d.. d.. 
20070874:	2007086c 2007086c 20070874 20070874     l.. l.. t.. t.. 
20070884:	2007087c 2007087c 20070884 20070884     |.. |.. ... ... 
20070894:	2007088c 2007088c 20070894 20070894     ... ... ... ... 
200708a4:	2007089c 2007089c 200708a4 200708a4     ... ... ... ... 
200708b4:	200708ac 200708ac 200708b4 200708b4     ... ... ... ... 
200708c4:	200708bc 200708bc 200708c4 200708c4     ... ... ... ... 
200708d4:	200708cc 200708cc 200708d4 200708d4     ... ... ... ... 
200708e4:	200708dc 200708dc 200708e4 200708e4     ... ... ... ... 
200708f4:	200708ec 200708ec 200708f4 200708f4     ... ... ... ... 
20070904:	200708fc 200708fc 20070904 20070904     ... ... ... ... 
20070914:	2007090c 2007090c 20070914 20070914     ... ... ... ... 
20070924:	2007091c 2007091c 20070924 20070924     ... ... $.. $.. 
20070934:	2007092c 2007092c 20070934 20070934     ,.. ,.. 4.. 4.. 
20070944:	2007093c 2007093c 20070944 20070944     <.. <.. D.. D.. 
20070954:	2007094c 2007094c 20070954 20070954     L.. L.. T.. T.. 
20070964:	2007095c 2007095c 20070964 20070964     \.. \.. d.. d.. 
20070974:	2007096c 2007096c 20070974 20070974     l.. l.. t.. t.. 
20070984:	2007097c 2007097c 20070984 20070984     |.. |.. ... ... 

20070994 <__malloc_trim_threshold>:
20070994:	00020000                                ....

20070998 <__malloc_sbrk_base>:
20070998:	ffffffff                                ....
