INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/c_2/c_2.sim/sim_1/impl/func/c_fz_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/c_2/c_2.srcs/sim_1/new/c_fz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_fz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/c_2/c_2.sim/sim_1/impl/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [/home/orithu/桌面/第三次/c_2/c_2.sim/sim_1/impl/func/glbl.v:6]
