IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-10-03 20:33
Instance: sync_fifo_2048x8b (D:\FPGA\MES50HP_v3\2_Demo\11_ethernet_test\ipcore\sync_fifo_2048x8b\sync_fifo_2048x8b.idf)
IP: DRM Based FIFO (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_sync_fifo_2048x8b.v' ...
Compile file 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl\ipml_fifo_v1_6_sync_fifo_2048x8b.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl\ipml_prefetch_fifo_v1_6_sync_fifo_2048x8b.v' ...
Copy 'ipml_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_6.v.xml' to 'sync_fifo_2048x8b.v' ...
Found top module 'sync_fifo_2048x8b' in file 'sync_fifo_2048x8b.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' to 'sync_fifo_2048x8b_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'sync_fifo_2048x8b_tb.v' ...
Create template file 'sync_fifo_2048x8b_tmpl.v' ...
Create template file 'sync_fifo_2048x8b_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
