// Seed: 4177094126
module module_0 (
    id_1
);
  output reg id_1;
  wire id_2;
  final id_1 <= -1 - 1;
  time id_3;
  ;
  tri0 id_4;
  assign id_4.id_4 = -1;
  always_ff id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1[-1 : -1],
    input supply1 id_2
    , id_8,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6
);
  id_9 :
  assert property (@(posedge {id_8 && id_2{1}} or -1'b0 or posedge 1) -1) id_8 <= 1;
  parameter id_10 = 1;
  parameter id_11 = id_10;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
endmodule
