//Author: Saravnan S V (EE20B117)
//Module: Single Cycle CPU (ALU, LOAD, STORE and BRANCH Instuction Compatible) based on RISC V ISA
//Course: EE2003 Computer Organization
