ARM GAS  /tmp/cc39NdF4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_eth.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_ETH_Init,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_ETH_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_ETH_Init:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @file    stm32f4xx_hal_eth.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                     ##### How to use this driver #####
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     [..]
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...) 
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using 
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMAC_CLK_ENABLE();
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACTX_CLK_ENABLE();
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACRX_CLK_ENABLE();
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****            
ARM GAS  /tmp/cc39NdF4.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet pin-out
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (IT mode)   
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize Ethernet DMA Descriptors in chain mode and point to allocated buffers:
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_DMATxDescListInit(); for Transmission process
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_DMARxDescListInit(); for Reception process
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Enable MAC and DMA transmission and reception:
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start();
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Prepare ETH DMA TX Descriptors and give the hand to ETH DMA to transfer 
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          the frame to MAC TX FIFO:
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_TransmitFrame();
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Poll for a received frame in ETH RX DMA Descriptors and get received 
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          frame parameters
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame(); (should be called into an infinite loop)
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Get a received frame when an ETH RX interrupt occurs:
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame_IT(); (called in IT mode only)
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Communicate with external PHY device:
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) Read a specific register from the PHY  
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_ReadPHYRegister();
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) Write data to a specific RHY register:
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_WritePHYRegister();
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigMAC(); all MAC parameters should be filled.
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigDMA(); all DMA parameters should be filled.
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       -@- The PTP protocol and the DMA descriptors ring mode are not supported 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           in this driver
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** *** Callback registration ***
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   =============================================
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   The compilation define  USE_HAL_ETH_REGISTER_CALLBACKS when set to 1
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   allows the user to configure dynamically the driver callbacks.
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Use Function @ref HAL_ETH_RegisterCallback() to register an interrupt callback.
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Function @ref HAL_ETH_RegisterCallback() allows to register following callbacks:
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) DMAErrorCallback : DMA Error Callback.
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This function takes as parameters the HAL peripheral handle, the Callback ID
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and a pointer to the user callback function.
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Use function @ref HAL_ETH_UnRegisterCallback() to reset a callback to the default
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   weak function.
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @ref HAL_ETH_UnRegisterCallback takes as parameters the HAL peripheral handle,
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and the Callback ID.
ARM GAS  /tmp/cc39NdF4.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This function allows to reset following callbacks:
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) DMAErrorCallback : DMA Error Callback.
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   By default, after the HAL_ETH_Init and when the state is HAL_ETH_STATE_RESET
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   all callbacks are set to the corresponding weak functions:
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   examples @ref HAL_ETH_TxCpltCallback(), @ref HAL_ETH_RxCpltCallback().
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Exception done for MspInit and MspDeInit functions that are
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   reset to the legacy weak function in the HAL_ETH_Init/ @ref HAL_ETH_DeInit only when
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   these callbacks are null (not registered beforehand).
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if not, MspInit or MspDeInit are not null, the HAL_ETH_Init/ @ref HAL_ETH_DeInit
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Callbacks can be registered/unregistered in HAL_ETH_STATE_READY state only.
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Exception done MspInit/MspDeInit that can be registered/unregistered
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   in HAL_ETH_STATE_READY or HAL_ETH_STATE_RESET state,
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   In that case first register the MspInit/MspDeInit user callbacks
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   using @ref HAL_ETH_RegisterCallback() before calling @ref HAL_ETH_DeInit
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   or HAL_ETH_Init function.
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   When The compilation define USE_HAL_ETH_REGISTER_CALLBACKS is set to 0 or
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   not defined, the callback registration feature is not available and all callbacks
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   are set to the corresponding weak functions.
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @attention
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * All rights reserved.</center></h2>
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * This software component is licensed by ST under BSD 3-Clause license,
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * the "License"; You may not use this file except in compliance with the
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * License. You may obtain a copy of the License at:
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                        opensource.org/licenses/BSD-3-Clause
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #include "stm32f4xx_hal.h"
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup STM32F4xx_HAL_Driver
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH ETH 
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief ETH HAL module driver
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc39NdF4.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F427xx) || defined(STM32F437xx) ||
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Constants ETH Private Constants
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_TIMEOUT_SWRESET               500U  
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_TIMEOUT_LINKED_STATE          5000U
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_TIMEOUT_AUTONEGO_COMPLETED    5000U
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private macro -------------------------------------------------------------*/
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private variables ---------------------------------------------------------*/
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Functions ETH Private Functions
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err);
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth);
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth);
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth);
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth);
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth);
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth);
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth);
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth);
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_Delay(uint32_t mdelay);
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_InitCallbacksToDefault(ETH_HandleTypeDef *heth);
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private functions ---------------------------------------------------------*/
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and de-initialization functions 
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   Initialization and Configuration functions 
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim    
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ##### Initialization and de-initialization functions #####
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Initialize and configure the Ethernet peripheral
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) De-initialize the Ethernet peripheral
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc39NdF4.s 			page 5


 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the Ethernet MAC and DMA according to default
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         parameters.
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
  29              		.loc 1 214 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U, phyreg = 0U;
  45              		.loc 1 215 12
  46 0008 0023     		movs	r3, #0
  47 000a FB61     		str	r3, [r7, #28]
  48              		.loc 1 215 26
  49 000c 0023     		movs	r3, #0
  50 000e FB60     		str	r3, [r7, #12]
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk = 60000000U;
  51              		.loc 1 216 12
  52 0010 AA4B     		ldr	r3, .L28
  53 0012 BB61     		str	r3, [r7, #24]
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart = 0U;
  54              		.loc 1 217 12
  55 0014 0023     		movs	r3, #0
  56 0016 7B61     		str	r3, [r7, #20]
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t err = ETH_SUCCESS;
  57              		.loc 1 218 12
  58 0018 0023     		movs	r3, #0
  59 001a 3B61     		str	r3, [r7, #16]
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH peripheral state */
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth == NULL)
  60              		.loc 1 221 5
  61 001c 7B68     		ldr	r3, [r7, #4]
  62 001e 002B     		cmp	r3, #0
  63 0020 01D1     		bne	.L2
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
ARM GAS  /tmp/cc39NdF4.s 			page 6


  64              		.loc 1 223 12
  65 0022 0123     		movs	r3, #1
  66 0024 85E1     		b	.L26
  67              	.L2:
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_RESET)
  68              		.loc 1 232 10
  69 0026 7B68     		ldr	r3, [r7, #4]
  70 0028 93F84430 		ldrb	r3, [r3, #68]
  71 002c DBB2     		uxtb	r3, r3
  72              		.loc 1 232 5
  73 002e 002B     		cmp	r3, #0
  74 0030 06D1     		bne	.L4
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Allocate lock resource and initialize it */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->Lock = HAL_UNLOCKED;
  75              		.loc 1 235 16
  76 0032 7B68     		ldr	r3, [r7, #4]
  77 0034 0022     		movs	r2, #0
  78 0036 83F84520 		strb	r2, [r3, #69]
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_InitCallbacksToDefault(heth);
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(heth->MspInitCallback == NULL)
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MspInitCallback(heth);
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
  79              		.loc 1 248 5
  80 003a 7868     		ldr	r0, [r7, #4]
  81 003c FFF7FEFF 		bl	HAL_ETH_MspInit
  82              	.L4:
  83              	.LBB2:
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable SYSCFG Clock */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  84              		.loc 1 253 3
  85 0040 0023     		movs	r3, #0
  86 0042 BB60     		str	r3, [r7, #8]
  87 0044 9E4B     		ldr	r3, .L28+4
  88 0046 5B6C     		ldr	r3, [r3, #68]
  89 0048 9D4A     		ldr	r2, .L28+4
  90 004a 43F48043 		orr	r3, r3, #16384
ARM GAS  /tmp/cc39NdF4.s 			page 7


  91 004e 5364     		str	r3, [r2, #68]
  92 0050 9B4B     		ldr	r3, .L28+4
  93 0052 5B6C     		ldr	r3, [r3, #68]
  94 0054 03F48043 		and	r3, r3, #16384
  95 0058 BB60     		str	r3, [r7, #8]
  96 005a BB68     		ldr	r3, [r7, #8]
  97              	.LBE2:
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
  98              		.loc 1 256 15
  99 005c 994B     		ldr	r3, .L28+8
 100 005e 5B68     		ldr	r3, [r3, #4]
 101 0060 984A     		ldr	r2, .L28+8
 102 0062 23F40003 		bic	r3, r3, #8388608
 103 0066 5360     		str	r3, [r2, #4]
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 104              		.loc 1 257 15
 105 0068 964B     		ldr	r3, .L28+8
 106 006a 5A68     		ldr	r2, [r3, #4]
 107              		.loc 1 257 38
 108 006c 7B68     		ldr	r3, [r7, #4]
 109 006e 1B6A     		ldr	r3, [r3, #32]
 110              		.loc 1 257 15
 111 0070 9449     		ldr	r1, .L28+8
 112 0072 1343     		orrs	r3, r3, r2
 113 0074 4B60     		str	r3, [r1, #4]
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet Software reset */
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 114              		.loc 1 262 8
 115 0076 7B68     		ldr	r3, [r7, #4]
 116 0078 1B68     		ldr	r3, [r3]
 117              		.loc 1 262 28
 118 007a 03F58053 		add	r3, r3, #4096
 119 007e 1A68     		ldr	r2, [r3]
 120              		.loc 1 262 8
 121 0080 7B68     		ldr	r3, [r7, #4]
 122 0082 1B68     		ldr	r3, [r3]
 123              		.loc 1 262 28
 124 0084 42F00102 		orr	r2, r2, #1
 125 0088 03F58053 		add	r3, r3, #4096
 126 008c 1A60     		str	r2, [r3]
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 127              		.loc 1 265 15
 128 008e FFF7FEFF 		bl	HAL_GetTick
 129 0092 7861     		str	r0, [r7, #20]
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait for software reset */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 130              		.loc 1 268 9
 131 0094 11E0     		b	.L5
 132              	.L6:
ARM GAS  /tmp/cc39NdF4.s 			page 8


 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 133              		.loc 1 271 9
 134 0096 FFF7FEFF 		bl	HAL_GetTick
 135 009a 0246     		mov	r2, r0
 136              		.loc 1 271 23
 137 009c 7B69     		ldr	r3, [r7, #20]
 138 009e D31A     		subs	r3, r2, r3
 139              		.loc 1 271 7
 140 00a0 B3F5FA7F 		cmp	r3, #500
 141 00a4 09D9     		bls	.L5
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {     
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_TIMEOUT;
 142              		.loc 1 273 18
 143 00a6 7B68     		ldr	r3, [r7, #4]
 144 00a8 0322     		movs	r2, #3
 145 00aa 83F84420 		strb	r2, [r3, #68]
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 146              		.loc 1 276 7
 147 00ae 7B68     		ldr	r3, [r7, #4]
 148 00b0 0022     		movs	r2, #0
 149 00b2 83F84520 		strb	r2, [r3, #69]
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          not available, please check your external PHY or the IO configuration */
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_TIMEOUT;
 150              		.loc 1 280 14
 151 00b6 0323     		movs	r3, #3
 152 00b8 3BE1     		b	.L26
 153              	.L5:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 154              		.loc 1 268 16
 155 00ba 7B68     		ldr	r3, [r7, #4]
 156 00bc 1B68     		ldr	r3, [r3]
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 157              		.loc 1 268 27
 158 00be 03F58053 		add	r3, r3, #4096
 159 00c2 1B68     		ldr	r3, [r3]
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 160              		.loc 1 268 36
 161 00c4 03F00103 		and	r3, r3, #1
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 162              		.loc 1 268 9
 163 00c8 002B     		cmp	r3, #0
 164 00ca E4D1     		bne	.L6
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*-------------------------------- MAC Initialization ----------------------*/
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACMIIAR;
 165              		.loc 1 286 18
 166 00cc 7B68     		ldr	r3, [r7, #4]
 167 00ce 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc39NdF4.s 			page 9


 168              		.loc 1 286 11
 169 00d0 1B69     		ldr	r3, [r3, #16]
 170 00d2 FB61     		str	r3, [r7, #28]
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 171              		.loc 1 288 11
 172 00d4 FB69     		ldr	r3, [r7, #28]
 173 00d6 23F01C03 		bic	r3, r3, #28
 174 00da FB61     		str	r3, [r7, #28]
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get hclk frequency value */
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
 175              		.loc 1 291 10
 176 00dc FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 177 00e0 B861     		str	r0, [r7, #24]
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if((hclk >= 20000000U)&&(hclk < 35000000U))
 178              		.loc 1 294 5
 179 00e2 BB69     		ldr	r3, [r7, #24]
 180 00e4 784A     		ldr	r2, .L28+12
 181 00e6 9342     		cmp	r3, r2
 182 00e8 08D9     		bls	.L7
 183              		.loc 1 294 25 discriminator 1
 184 00ea BB69     		ldr	r3, [r7, #24]
 185 00ec 774A     		ldr	r2, .L28+16
 186 00ee 9342     		cmp	r3, r2
 187 00f0 04D8     		bhi	.L7
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 20-35 MHz */
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 188              		.loc 1 297 13
 189 00f2 FB69     		ldr	r3, [r7, #28]
 190 00f4 43F00803 		orr	r3, r3, #8
 191 00f8 FB61     		str	r3, [r7, #28]
 192 00fa 27E0     		b	.L8
 193              	.L7:
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if((hclk >= 35000000U)&&(hclk < 60000000U))
 194              		.loc 1 299 10
 195 00fc BB69     		ldr	r3, [r7, #24]
 196 00fe 734A     		ldr	r2, .L28+16
 197 0100 9342     		cmp	r3, r2
 198 0102 08D9     		bls	.L9
 199              		.loc 1 299 30 discriminator 1
 200 0104 BB69     		ldr	r3, [r7, #24]
 201 0106 724A     		ldr	r2, .L28+20
 202 0108 9342     		cmp	r3, r2
 203 010a 04D8     		bhi	.L9
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */ 
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 204              		.loc 1 302 13
 205 010c FB69     		ldr	r3, [r7, #28]
 206 010e 43F00C03 		orr	r3, r3, #12
 207 0112 FB61     		str	r3, [r7, #28]
 208 0114 1AE0     		b	.L8
ARM GAS  /tmp/cc39NdF4.s 			page 10


 209              	.L9:
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if((hclk >= 60000000U)&&(hclk < 100000000U))
 210              		.loc 1 304 10
 211 0116 BB69     		ldr	r3, [r7, #24]
 212 0118 6D4A     		ldr	r2, .L28+20
 213 011a 9342     		cmp	r3, r2
 214 011c 03D9     		bls	.L10
 215              		.loc 1 304 30 discriminator 1
 216 011e BB69     		ldr	r3, [r7, #24]
 217 0120 6C4A     		ldr	r2, .L28+24
 218 0122 9342     		cmp	r3, r2
 219 0124 11D9     		bls	.L27
 220              	.L10:
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */ 
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if((hclk >= 100000000U)&&(hclk < 150000000U))
 221              		.loc 1 309 10
 222 0126 BB69     		ldr	r3, [r7, #24]
 223 0128 6A4A     		ldr	r2, .L28+24
 224 012a 9342     		cmp	r3, r2
 225 012c 08D9     		bls	.L11
 226              		.loc 1 309 31 discriminator 1
 227 012e BB69     		ldr	r3, [r7, #24]
 228 0130 694A     		ldr	r2, .L28+28
 229 0132 9342     		cmp	r3, r2
 230 0134 04D8     		bhi	.L11
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */ 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 231              		.loc 1 312 13
 232 0136 FB69     		ldr	r3, [r7, #28]
 233 0138 43F00403 		orr	r3, r3, #4
 234 013c FB61     		str	r3, [r7, #28]
 235 013e 05E0     		b	.L8
 236              	.L11:
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 150-183 MHz */ 
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 237              		.loc 1 317 13
 238 0140 FB69     		ldr	r3, [r7, #28]
 239 0142 43F01003 		orr	r3, r3, #16
 240 0146 FB61     		str	r3, [r7, #28]
 241 0148 00E0     		b	.L8
 242              	.L27:
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 243              		.loc 1 307 13
 244 014a 00BF     		nop
 245              	.L8:
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
ARM GAS  /tmp/cc39NdF4.s 			page 11


 246              		.loc 1 321 8
 247 014c 7B68     		ldr	r3, [r7, #4]
 248 014e 1B68     		ldr	r3, [r3]
 249              		.loc 1 321 30
 250 0150 FA69     		ldr	r2, [r7, #28]
 251 0152 1A61     		str	r2, [r3, #16]
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*-------------------- PHY initialization and configuration ----------------*/
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Put the PHY in reset mode */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 252              		.loc 1 325 7
 253 0154 4FF40042 		mov	r2, #32768
 254 0158 0021     		movs	r1, #0
 255 015a 7868     		ldr	r0, [r7, #4]
 256 015c FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 257 0160 0346     		mov	r3, r0
 258              		.loc 1 325 5
 259 0162 002B     		cmp	r3, #0
 260 0164 0BD0     		beq	.L12
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* In case of write timeout */
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     err = ETH_ERROR;
 261              		.loc 1 328 9
 262 0166 0123     		movs	r3, #1
 263 0168 3B61     		str	r3, [r7, #16]
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Config MAC and DMA */
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_MACDMAConfig(heth, err);
 264              		.loc 1 331 5
 265 016a 3969     		ldr	r1, [r7, #16]
 266 016c 7868     		ldr	r0, [r7, #4]
 267 016e FFF7FEFF 		bl	ETH_MACDMAConfig
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to READY */
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 268              		.loc 1 334 17
 269 0172 7B68     		ldr	r3, [r7, #4]
 270 0174 0122     		movs	r2, #1
 271 0176 83F84420 		strb	r2, [r3, #68]
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return HAL_ERROR */
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 272              		.loc 1 337 12
 273 017a 0123     		movs	r3, #1
 274 017c D9E0     		b	.L26
 275              	.L12:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Delay to assure PHY reset */
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(PHY_RESET_DELAY);
 276              		.loc 1 341 3
 277 017e FF20     		movs	r0, #255
 278 0180 FFF7FEFF 		bl	HAL_Delay
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 279              		.loc 1 343 18
 280 0184 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 12


 281 0186 5B68     		ldr	r3, [r3, #4]
 282              		.loc 1 343 5
 283 0188 002B     		cmp	r3, #0
 284 018a 00F0A780 		beq	.L13
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get tick */
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 285              		.loc 1 346 17
 286 018e FFF7FEFF 		bl	HAL_GetTick
 287 0192 7861     		str	r0, [r7, #20]
 288              	.L15:
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* We wait for linked status */
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     do
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 289              		.loc 1 351 7
 290 0194 07F10C03 		add	r3, r7, #12
 291 0198 1A46     		mov	r2, r3
 292 019a 0121     		movs	r1, #1
 293 019c 7868     		ldr	r0, [r7, #4]
 294 019e FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 295              		.loc 1 354 11
 296 01a2 FFF7FEFF 		bl	HAL_GetTick
 297 01a6 0246     		mov	r2, r0
 298              		.loc 1 354 25
 299 01a8 7B69     		ldr	r3, [r7, #20]
 300 01aa D31A     		subs	r3, r2, r3
 301              		.loc 1 354 9
 302 01ac 41F28832 		movw	r2, #5000
 303 01b0 9342     		cmp	r3, r2
 304 01b2 0FD9     		bls	.L14
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* In case of write timeout */
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         err = ETH_ERROR;
 305              		.loc 1 357 13
 306 01b4 0123     		movs	r3, #1
 307 01b6 3B61     		str	r3, [r7, #16]
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Config MAC and DMA */
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 308              		.loc 1 360 9
 309 01b8 3969     		ldr	r1, [r7, #16]
 310 01ba 7868     		ldr	r0, [r7, #4]
 311 01bc FFF7FEFF 		bl	ETH_MACDMAConfig
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->State= HAL_ETH_STATE_READY;
 312              		.loc 1 362 20
 313 01c0 7B68     		ldr	r3, [r7, #4]
 314 01c2 0122     		movs	r2, #1
 315 01c4 83F84420 		strb	r2, [r3, #68]
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Process Unlocked */
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_UNLOCK(heth);
ARM GAS  /tmp/cc39NdF4.s 			page 13


 316              		.loc 1 365 9
 317 01c8 7B68     		ldr	r3, [r7, #4]
 318 01ca 0022     		movs	r2, #0
 319 01cc 83F84520 		strb	r2, [r3, #69]
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         return HAL_TIMEOUT;
 320              		.loc 1 367 16
 321 01d0 0323     		movs	r3, #3
 322 01d2 AEE0     		b	.L26
 323              	.L14:
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 324              		.loc 1 369 23
 325 01d4 FB68     		ldr	r3, [r7, #12]
 326 01d6 03F00403 		and	r3, r3, #4
 327              		.loc 1 369 5
 328 01da 002B     		cmp	r3, #0
 329 01dc DAD0     		beq	.L15
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Auto-Negotiation */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 330              		.loc 1 373 9
 331 01de 4FF48052 		mov	r2, #4096
 332 01e2 0021     		movs	r1, #0
 333 01e4 7868     		ldr	r0, [r7, #4]
 334 01e6 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 335 01ea 0346     		mov	r3, r0
 336              		.loc 1 373 7
 337 01ec 002B     		cmp	r3, #0
 338 01ee 0BD0     		beq	.L16
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* In case of write timeout */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       err = ETH_ERROR;
 339              		.loc 1 376 11
 340 01f0 0123     		movs	r3, #1
 341 01f2 3B61     		str	r3, [r7, #16]
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Config MAC and DMA */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 342              		.loc 1 379 7
 343 01f4 3969     		ldr	r1, [r7, #16]
 344 01f6 7868     		ldr	r0, [r7, #4]
 345 01f8 FFF7FEFF 		bl	ETH_MACDMAConfig
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 346              		.loc 1 382 19
 347 01fc 7B68     		ldr	r3, [r7, #4]
 348 01fe 0122     		movs	r2, #1
 349 0200 83F84420 		strb	r2, [r3, #68]
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return HAL_ERROR */
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;   
 350              		.loc 1 385 14
 351 0204 0123     		movs	r3, #1
 352 0206 94E0     		b	.L26
ARM GAS  /tmp/cc39NdF4.s 			page 14


 353              	.L16:
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get tick */
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 354              		.loc 1 389 17
 355 0208 FFF7FEFF 		bl	HAL_GetTick
 356 020c 7861     		str	r0, [r7, #20]
 357              	.L18:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the auto-negotiation will be completed */
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     do
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 358              		.loc 1 394 7
 359 020e 07F10C03 		add	r3, r7, #12
 360 0212 1A46     		mov	r2, r3
 361 0214 0121     		movs	r1, #1
 362 0216 7868     		ldr	r0, [r7, #4]
 363 0218 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 364              		.loc 1 397 11
 365 021c FFF7FEFF 		bl	HAL_GetTick
 366 0220 0246     		mov	r2, r0
 367              		.loc 1 397 25
 368 0222 7B69     		ldr	r3, [r7, #20]
 369 0224 D31A     		subs	r3, r2, r3
 370              		.loc 1 397 9
 371 0226 41F28832 		movw	r2, #5000
 372 022a 9342     		cmp	r3, r2
 373 022c 0FD9     		bls	.L17
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* In case of write timeout */
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         err = ETH_ERROR;
 374              		.loc 1 400 13
 375 022e 0123     		movs	r3, #1
 376 0230 3B61     		str	r3, [r7, #16]
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Config MAC and DMA */
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 377              		.loc 1 403 9
 378 0232 3969     		ldr	r1, [r7, #16]
 379 0234 7868     		ldr	r0, [r7, #4]
 380 0236 FFF7FEFF 		bl	ETH_MACDMAConfig
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->State= HAL_ETH_STATE_READY;
 381              		.loc 1 405 20
 382 023a 7B68     		ldr	r3, [r7, #4]
 383 023c 0122     		movs	r2, #1
 384 023e 83F84420 		strb	r2, [r3, #68]
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Process Unlocked */
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 385              		.loc 1 408 9
 386 0242 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 15


 387 0244 0022     		movs	r2, #0
 388 0246 83F84520 		strb	r2, [r3, #69]
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         return HAL_TIMEOUT;
 389              		.loc 1 410 16
 390 024a 0323     		movs	r3, #3
 391 024c 71E0     		b	.L26
 392              	.L17:
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 393              		.loc 1 413 23
 394 024e FB68     		ldr	r3, [r7, #12]
 395 0250 03F02003 		and	r3, r3, #32
 396              		.loc 1 413 5
 397 0254 002B     		cmp	r3, #0
 398 0256 DAD0     		beq	.L18
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Read the result of the auto-negotiation */
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 399              		.loc 1 416 9
 400 0258 07F10C03 		add	r3, r7, #12
 401 025c 1A46     		mov	r2, r3
 402 025e 1F21     		movs	r1, #31
 403 0260 7868     		ldr	r0, [r7, #4]
 404 0262 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 405 0266 0346     		mov	r3, r0
 406              		.loc 1 416 7
 407 0268 002B     		cmp	r3, #0
 408 026a 0BD0     		beq	.L19
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* In case of write timeout */
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       err = ETH_ERROR;
 409              		.loc 1 419 11
 410 026c 0123     		movs	r3, #1
 411 026e 3B61     		str	r3, [r7, #16]
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Config MAC and DMA */
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 412              		.loc 1 422 7
 413 0270 3969     		ldr	r1, [r7, #16]
 414 0272 7868     		ldr	r0, [r7, #4]
 415 0274 FFF7FEFF 		bl	ETH_MACDMAConfig
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 416              		.loc 1 425 19
 417 0278 7B68     		ldr	r3, [r7, #4]
 418 027a 0122     		movs	r2, #1
 419 027c 83F84420 		strb	r2, [r3, #68]
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return HAL_ERROR */
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;   
 420              		.loc 1 428 14
 421 0280 0123     		movs	r3, #1
 422 0282 56E0     		b	.L26
 423              	.L19:
ARM GAS  /tmp/cc39NdF4.s 			page 16


 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 424              		.loc 1 432 16
 425 0284 FB68     		ldr	r3, [r7, #12]
 426 0286 03F01003 		and	r3, r3, #16
 427              		.loc 1 432 7
 428 028a 002B     		cmp	r3, #0
 429 028c 04D0     		beq	.L20
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 430              		.loc 1 435 31
 431 028e 7B68     		ldr	r3, [r7, #4]
 432 0290 4FF40062 		mov	r2, #2048
 433 0294 DA60     		str	r2, [r3, #12]
 434 0296 02E0     		b	.L21
 435              	.L20:
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 436              		.loc 1 440 31
 437 0298 7B68     		ldr	r3, [r7, #4]
 438 029a 0022     		movs	r2, #0
 439 029c DA60     		str	r2, [r3, #12]
 440              	.L21:
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Configure the MAC with the speed fixed by the auto-negotiation process */
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 441              		.loc 1 443 16
 442 029e FB68     		ldr	r3, [r7, #12]
 443 02a0 03F00403 		and	r3, r3, #4
 444              		.loc 1 443 7
 445 02a4 002B     		cmp	r3, #0
 446 02a6 03D0     		beq	.L22
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {  
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet speed to 10M following the auto-negotiation */
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_10M; 
 447              		.loc 1 446 26
 448 02a8 7B68     		ldr	r3, [r7, #4]
 449 02aa 0022     		movs	r2, #0
 450 02ac 9A60     		str	r2, [r3, #8]
 451 02ae 37E0     		b	.L24
 452              	.L22:
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {   
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet speed to 100M following the auto-negotiation */ 
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_100M;
 453              		.loc 1 451 26
 454 02b0 7B68     		ldr	r3, [r7, #4]
 455 02b2 4FF48042 		mov	r2, #16384
 456 02b6 9A60     		str	r2, [r3, #8]
 457 02b8 32E0     		b	.L24
ARM GAS  /tmp/cc39NdF4.s 			page 17


 458              	.L29:
 459 02ba 00BF     		.align	2
 460              	.L28:
 461 02bc 00879303 		.word	60000000
 462 02c0 00380240 		.word	1073887232
 463 02c4 00380140 		.word	1073821696
 464 02c8 FF2C3101 		.word	19999999
 465 02cc BF0E1602 		.word	34999999
 466 02d0 FF869303 		.word	59999999
 467 02d4 FFE0F505 		.word	99999999
 468 02d8 7FD1F008 		.word	149999999
 469              	.L13:
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* AutoNegotiation Disable */
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check parameters */
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_SPEED(heth->Init.Speed));
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set MAC Speed and Duplex Mode */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 470              		.loc 1 461 72
 471 02dc 7B68     		ldr	r3, [r7, #4]
 472 02de DB68     		ldr	r3, [r3, #12]
 473              		.loc 1 461 84
 474 02e0 DB08     		lsrs	r3, r3, #3
 475              		.loc 1 461 49
 476 02e2 9AB2     		uxth	r2, r3
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 477              		.loc 1 462 72
 478 02e4 7B68     		ldr	r3, [r7, #4]
 479 02e6 9B68     		ldr	r3, [r3, #8]
 480              		.loc 1 462 79
 481 02e8 5B08     		lsrs	r3, r3, #1
 482              		.loc 1 462 49
 483 02ea 9BB2     		uxth	r3, r3
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 484              		.loc 1 461 8
 485 02ec 1343     		orrs	r3, r3, r2
 486 02ee 9BB2     		uxth	r3, r3
 487 02f0 1A46     		mov	r2, r3
 488 02f2 0021     		movs	r1, #0
 489 02f4 7868     		ldr	r0, [r7, #4]
 490 02f6 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 491 02fa 0346     		mov	r3, r0
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 492              		.loc 1 461 7
 493 02fc 002B     		cmp	r3, #0
 494 02fe 0BD0     		beq	.L25
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* In case of write timeout */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       err = ETH_ERROR;
 495              		.loc 1 465 11
 496 0300 0123     		movs	r3, #1
 497 0302 3B61     		str	r3, [r7, #16]
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
ARM GAS  /tmp/cc39NdF4.s 			page 18


 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Config MAC and DMA */
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 498              		.loc 1 468 7
 499 0304 3969     		ldr	r1, [r7, #16]
 500 0306 7868     		ldr	r0, [r7, #4]
 501 0308 FFF7FEFF 		bl	ETH_MACDMAConfig
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 502              		.loc 1 471 19
 503 030c 7B68     		ldr	r3, [r7, #4]
 504 030e 0122     		movs	r2, #1
 505 0310 83F84420 		strb	r2, [r3, #68]
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return HAL_ERROR */
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 506              		.loc 1 474 14
 507 0314 0123     		movs	r3, #1
 508 0316 0CE0     		b	.L26
 509              	.L25:
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }  
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Delay to assure PHY configuration */
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(PHY_CONFIG_DELAY);
 510              		.loc 1 478 5
 511 0318 40F6FF70 		movw	r0, #4095
 512 031c FFF7FEFF 		bl	HAL_Delay
 513              	.L24:
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Config MAC and DMA */
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACDMAConfig(heth, err);
 514              		.loc 1 482 3
 515 0320 3969     		ldr	r1, [r7, #16]
 516 0322 7868     		ldr	r0, [r7, #4]
 517 0324 FFF7FEFF 		bl	ETH_MACDMAConfig
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 518              		.loc 1 485 14
 519 0328 7B68     		ldr	r3, [r7, #4]
 520 032a 0122     		movs	r2, #1
 521 032c 83F84420 		strb	r2, [r3, #68]
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 522              		.loc 1 488 10
 523 0330 0023     		movs	r3, #0
 524              	.L26:
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 525              		.loc 1 489 1 discriminator 1
 526 0332 1846     		mov	r0, r3
 527 0334 2037     		adds	r7, r7, #32
 528              	.LCFI3:
 529              		.cfi_def_cfa_offset 8
 530 0336 BD46     		mov	sp, r7
 531              	.LCFI4:
ARM GAS  /tmp/cc39NdF4.s 			page 19


 532              		.cfi_def_cfa_register 13
 533              		@ sp needed
 534 0338 80BD     		pop	{r7, pc}
 535              		.cfi_endproc
 536              	.LFE130:
 538 033a 00BF     		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 539              		.align	1
 540              		.global	HAL_ETH_DeInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 544              		.fpu fpv4-sp-d16
 546              	HAL_ETH_DeInit:
 547              	.LFB131:
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  De-Initializes the ETH peripheral. 
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 548              		.loc 1 498 1
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 8
 551              		@ frame_needed = 1, uses_anonymous_args = 0
 552 0000 80B5     		push	{r7, lr}
 553              	.LCFI5:
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 7, -8
 556              		.cfi_offset 14, -4
 557 0002 82B0     		sub	sp, sp, #8
 558              	.LCFI6:
 559              		.cfi_def_cfa_offset 16
 560 0004 00AF     		add	r7, sp, #0
 561              	.LCFI7:
 562              		.cfi_def_cfa_register 7
 563 0006 7860     		str	r0, [r7, #4]
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 564              		.loc 1 500 15
 565 0008 7B68     		ldr	r3, [r7, #4]
 566 000a 0222     		movs	r2, #2
 567 000c 83F84420 		strb	r2, [r3, #68]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->MspDeInitCallback == NULL)
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->MspDeInitCallback(heth);
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 568              		.loc 1 511 3
ARM GAS  /tmp/cc39NdF4.s 			page 20


 569 0010 7868     		ldr	r0, [r7, #4]
 570 0012 FFF7FEFF 		bl	HAL_ETH_MspDeInit
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_RESET;
 571              		.loc 1 515 14
 572 0016 7B68     		ldr	r3, [r7, #4]
 573 0018 0022     		movs	r2, #0
 574 001a 83F84420 		strb	r2, [r3, #68]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Release Lock */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 575              		.loc 1 518 3
 576 001e 7B68     		ldr	r3, [r7, #4]
 577 0020 0022     		movs	r2, #0
 578 0022 83F84520 		strb	r2, [r3, #69]
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 579              		.loc 1 521 10
 580 0026 0023     		movs	r3, #0
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 581              		.loc 1 522 1
 582 0028 1846     		mov	r0, r3
 583 002a 0837     		adds	r7, r7, #8
 584              	.LCFI8:
 585              		.cfi_def_cfa_offset 8
 586 002c BD46     		mov	sp, r7
 587              	.LCFI9:
 588              		.cfi_def_cfa_register 13
 589              		@ sp needed
 590 002e 80BD     		pop	{r7, pc}
 591              		.cfi_endproc
 592              	.LFE131:
 594              		.section	.text.HAL_ETH_DMATxDescListInit,"ax",%progbits
 595              		.align	1
 596              		.global	HAL_ETH_DMATxDescListInit
 597              		.syntax unified
 598              		.thumb
 599              		.thumb_func
 600              		.fpu fpv4-sp-d16
 602              	HAL_ETH_DMATxDescListInit:
 603              	.LFB132:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors in chain mode.
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  DMATxDescTab Pointer to the first Tx desc list 
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  TxBuff Pointer to the first TxBuffer list
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  TxBuffCount Number of the used Tx desc in the list
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescT
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 604              		.loc 1 534 1
ARM GAS  /tmp/cc39NdF4.s 			page 21


 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 24
 607              		@ frame_needed = 1, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609 0000 80B4     		push	{r7}
 610              	.LCFI10:
 611              		.cfi_def_cfa_offset 4
 612              		.cfi_offset 7, -4
 613 0002 87B0     		sub	sp, sp, #28
 614              	.LCFI11:
 615              		.cfi_def_cfa_offset 32
 616 0004 00AF     		add	r7, sp, #0
 617              	.LCFI12:
 618              		.cfi_def_cfa_register 7
 619 0006 F860     		str	r0, [r7, #12]
 620 0008 B960     		str	r1, [r7, #8]
 621 000a 7A60     		str	r2, [r7, #4]
 622 000c 3B60     		str	r3, [r7]
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i = 0U;
 623              		.loc 1 535 12
 624 000e 0023     		movs	r3, #0
 625 0010 7B61     		str	r3, [r7, #20]
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 626              		.loc 1 539 3
 627 0012 FB68     		ldr	r3, [r7, #12]
 628 0014 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 629 0018 012B     		cmp	r3, #1
 630 001a 01D1     		bne	.L33
 631              		.loc 1 539 3 is_stmt 0 discriminator 1
 632 001c 0223     		movs	r3, #2
 633 001e 52E0     		b	.L34
 634              	.L33:
 635              		.loc 1 539 3 discriminator 2
 636 0020 FB68     		ldr	r3, [r7, #12]
 637 0022 0122     		movs	r2, #1
 638 0024 83F84520 		strb	r2, [r3, #69]
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 639              		.loc 1 542 15 is_stmt 1 discriminator 2
 640 0028 FB68     		ldr	r3, [r7, #12]
 641 002a 0222     		movs	r2, #2
 642 002c 83F84420 		strb	r2, [r3, #68]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->TxDesc = DMATxDescTab;
 643              		.loc 1 545 16 discriminator 2
 644 0030 FB68     		ldr	r3, [r7, #12]
 645 0032 BA68     		ldr	r2, [r7, #8]
 646 0034 DA62     		str	r2, [r3, #44]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */   
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for(i=0U; i < TxBuffCount; i++)
 647              		.loc 1 548 8 discriminator 2
ARM GAS  /tmp/cc39NdF4.s 			page 22


 648 0036 0023     		movs	r3, #0
 649 0038 7B61     		str	r3, [r7, #20]
 650              		.loc 1 548 3 discriminator 2
 651 003a 30E0     		b	.L35
 652              	.L39:
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = DMATxDescTab + i;
 653              		.loc 1 551 30
 654 003c 7B69     		ldr	r3, [r7, #20]
 655 003e 5B01     		lsls	r3, r3, #5
 656              		.loc 1 551 15
 657 0040 BA68     		ldr	r2, [r7, #8]
 658 0042 1344     		add	r3, r3, r2
 659 0044 3B61     		str	r3, [r7, #16]
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Second Address Chained bit */
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 660              		.loc 1 554 23
 661 0046 3B69     		ldr	r3, [r7, #16]
 662 0048 4FF48012 		mov	r2, #1048576
 663 004c 1A60     		str	r2, [r3]
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 664              		.loc 1 557 50
 665 004e 7B69     		ldr	r3, [r7, #20]
 666 0050 40F2F452 		movw	r2, #1524
 667 0054 02FB03F3 		mul	r3, r2, r3
 668              		.loc 1 557 41
 669 0058 7A68     		ldr	r2, [r7, #4]
 670 005a 1344     		add	r3, r3, r2
 671              		.loc 1 557 30
 672 005c 1A46     		mov	r2, r3
 673              		.loc 1 557 28
 674 005e 3B69     		ldr	r3, [r7, #16]
 675 0060 9A60     		str	r2, [r3, #8]
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 676              		.loc 1 559 21
 677 0062 FB68     		ldr	r3, [r7, #12]
 678 0064 DB69     		ldr	r3, [r3, #28]
 679              		.loc 1 559 8
 680 0066 002B     		cmp	r3, #0
 681 0068 05D1     		bne	.L36
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the DMA Tx descriptors checksum insertion */
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 682              		.loc 1 562 25
 683 006a 3B69     		ldr	r3, [r7, #16]
 684 006c 1B68     		ldr	r3, [r3]
 685 006e 43F44002 		orr	r2, r3, #12582912
 686 0072 3B69     		ldr	r3, [r7, #16]
 687 0074 1A60     		str	r2, [r3]
 688              	.L36:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
ARM GAS  /tmp/cc39NdF4.s 			page 23


 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(i < (TxBuffCount-1U))
 689              		.loc 1 566 24
 690 0076 3B68     		ldr	r3, [r7]
 691 0078 013B     		subs	r3, r3, #1
 692              		.loc 1 566 7
 693 007a 7A69     		ldr	r2, [r7, #20]
 694 007c 9A42     		cmp	r2, r3
 695 007e 08D2     		bcs	.L37
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 696              		.loc 1 569 65
 697 0080 7B69     		ldr	r3, [r7, #20]
 698 0082 0133     		adds	r3, r3, #1
 699 0084 5B01     		lsls	r3, r3, #5
 700 0086 BA68     		ldr	r2, [r7, #8]
 701 0088 1344     		add	r3, r3, r2
 702              		.loc 1 569 40
 703 008a 1A46     		mov	r2, r3
 704              		.loc 1 569 38
 705 008c 3B69     		ldr	r3, [r7, #16]
 706 008e DA60     		str	r2, [r3, #12]
 707 0090 02E0     		b	.L38
 708              	.L37:
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 709              		.loc 1 574 40
 710 0092 BA68     		ldr	r2, [r7, #8]
 711              		.loc 1 574 38
 712 0094 3B69     		ldr	r3, [r7, #16]
 713 0096 DA60     		str	r2, [r3, #12]
 714              	.L38:
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 715              		.loc 1 548 31 discriminator 2
 716 0098 7B69     		ldr	r3, [r7, #20]
 717 009a 0133     		adds	r3, r3, #1
 718 009c 7B61     		str	r3, [r7, #20]
 719              	.L35:
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 720              		.loc 1 548 3 discriminator 1
 721 009e 7A69     		ldr	r2, [r7, #20]
 722 00a0 3B68     		ldr	r3, [r7]
 723 00a2 9A42     		cmp	r2, r3
 724 00a4 CAD3     		bcc	.L39
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Transmit Descriptor List Address Register */
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 725              		.loc 1 579 8
 726 00a6 FB68     		ldr	r3, [r7, #12]
 727 00a8 1B68     		ldr	r3, [r3]
 728              		.loc 1 579 32
ARM GAS  /tmp/cc39NdF4.s 			page 24


 729 00aa BA68     		ldr	r2, [r7, #8]
 730              		.loc 1 579 30
 731 00ac 03F58053 		add	r3, r3, #4096
 732 00b0 1033     		adds	r3, r3, #16
 733 00b2 1A60     		str	r2, [r3]
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 734              		.loc 1 582 14
 735 00b4 FB68     		ldr	r3, [r7, #12]
 736 00b6 0122     		movs	r2, #1
 737 00b8 83F84420 		strb	r2, [r3, #68]
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 738              		.loc 1 585 3
 739 00bc FB68     		ldr	r3, [r7, #12]
 740 00be 0022     		movs	r2, #0
 741 00c0 83F84520 		strb	r2, [r3, #69]
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 742              		.loc 1 588 10
 743 00c4 0023     		movs	r3, #0
 744              	.L34:
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 745              		.loc 1 589 1
 746 00c6 1846     		mov	r0, r3
 747 00c8 1C37     		adds	r7, r7, #28
 748              	.LCFI13:
 749              		.cfi_def_cfa_offset 4
 750 00ca BD46     		mov	sp, r7
 751              	.LCFI14:
 752              		.cfi_def_cfa_register 13
 753              		@ sp needed
 754 00cc 5DF8047B 		ldr	r7, [sp], #4
 755              	.LCFI15:
 756              		.cfi_restore 7
 757              		.cfi_def_cfa_offset 0
 758 00d0 7047     		bx	lr
 759              		.cfi_endproc
 760              	.LFE132:
 762              		.section	.text.HAL_ETH_DMARxDescListInit,"ax",%progbits
 763              		.align	1
 764              		.global	HAL_ETH_DMARxDescListInit
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	HAL_ETH_DMARxDescListInit:
 771              	.LFB133:
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  DMARxDescTab Pointer to the first Rx desc list 
ARM GAS  /tmp/cc39NdF4.s 			page 25


 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RxBuff Pointer to the first RxBuffer list
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RxBuffCount Number of the used Rx desc in the list
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescT
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 772              		.loc 1 601 1
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 24
 775              		@ frame_needed = 1, uses_anonymous_args = 0
 776              		@ link register save eliminated.
 777 0000 80B4     		push	{r7}
 778              	.LCFI16:
 779              		.cfi_def_cfa_offset 4
 780              		.cfi_offset 7, -4
 781 0002 87B0     		sub	sp, sp, #28
 782              	.LCFI17:
 783              		.cfi_def_cfa_offset 32
 784 0004 00AF     		add	r7, sp, #0
 785              	.LCFI18:
 786              		.cfi_def_cfa_register 7
 787 0006 F860     		str	r0, [r7, #12]
 788 0008 B960     		str	r1, [r7, #8]
 789 000a 7A60     		str	r2, [r7, #4]
 790 000c 3B60     		str	r3, [r7]
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i = 0U;
 791              		.loc 1 602 12
 792 000e 0023     		movs	r3, #0
 793 0010 7B61     		str	r3, [r7, #20]
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *DMARxDesc;
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 794              		.loc 1 606 3
 795 0012 FB68     		ldr	r3, [r7, #12]
 796 0014 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 797 0018 012B     		cmp	r3, #1
 798 001a 01D1     		bne	.L41
 799              		.loc 1 606 3 is_stmt 0 discriminator 1
 800 001c 0223     		movs	r3, #2
 801 001e 56E0     		b	.L42
 802              	.L41:
 803              		.loc 1 606 3 discriminator 2
 804 0020 FB68     		ldr	r3, [r7, #12]
 805 0022 0122     		movs	r2, #1
 806 0024 83F84520 		strb	r2, [r3, #69]
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 807              		.loc 1 609 15 is_stmt 1 discriminator 2
 808 0028 FB68     		ldr	r3, [r7, #12]
 809 002a 0222     		movs	r2, #2
 810 002c 83F84420 		strb	r2, [r3, #68]
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDesc = DMARxDescTab; 
 811              		.loc 1 612 16 discriminator 2
ARM GAS  /tmp/cc39NdF4.s 			page 26


 812 0030 FB68     		ldr	r3, [r7, #12]
 813 0032 BA68     		ldr	r2, [r7, #8]
 814 0034 9A62     		str	r2, [r3, #40]
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for(i=0U; i < RxBuffCount; i++)
 815              		.loc 1 615 8 discriminator 2
 816 0036 0023     		movs	r3, #0
 817 0038 7B61     		str	r3, [r7, #20]
 818              		.loc 1 615 3 discriminator 2
 819 003a 34E0     		b	.L43
 820              	.L47:
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc = DMARxDescTab+i;
 821              		.loc 1 618 29
 822 003c 7B69     		ldr	r3, [r7, #20]
 823 003e 5B01     		lsls	r3, r3, #5
 824              		.loc 1 618 15
 825 0040 BA68     		ldr	r2, [r7, #8]
 826 0042 1344     		add	r3, r3, r2
 827 0044 3B61     		str	r3, [r7, #16]
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc->Status = ETH_DMARXDESC_OWN;
 828              		.loc 1 621 23
 829 0046 3B69     		ldr	r3, [r7, #16]
 830 0048 4FF00042 		mov	r2, #-2147483648
 831 004c 1A60     		str	r2, [r3]
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 832              		.loc 1 624 34
 833 004e 3B69     		ldr	r3, [r7, #16]
 834 0050 44F2F452 		movw	r2, #17908
 835 0054 5A60     		str	r2, [r3, #4]
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 836              		.loc 1 627 50
 837 0056 7B69     		ldr	r3, [r7, #20]
 838 0058 40F2F452 		movw	r2, #1524
 839 005c 02FB03F3 		mul	r3, r2, r3
 840              		.loc 1 627 41
 841 0060 7A68     		ldr	r2, [r7, #4]
 842 0062 1344     		add	r3, r3, r2
 843              		.loc 1 627 30
 844 0064 1A46     		mov	r2, r3
 845              		.loc 1 627 28
 846 0066 3B69     		ldr	r3, [r7, #16]
 847 0068 9A60     		str	r2, [r3, #8]
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 848              		.loc 1 629 20
 849 006a FB68     		ldr	r3, [r7, #12]
 850 006c 9B69     		ldr	r3, [r3, #24]
 851              		.loc 1 629 7
ARM GAS  /tmp/cc39NdF4.s 			page 27


 852 006e 012B     		cmp	r3, #1
 853 0070 05D1     		bne	.L44
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Enable Ethernet DMA Rx Descriptor interrupt */
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 854              		.loc 1 632 36
 855 0072 3B69     		ldr	r3, [r7, #16]
 856 0074 5B68     		ldr	r3, [r3, #4]
 857 0076 23F00042 		bic	r2, r3, #-2147483648
 858 007a 3B69     		ldr	r3, [r7, #16]
 859 007c 5A60     		str	r2, [r3, #4]
 860              	.L44:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(i < (RxBuffCount-1U))
 861              		.loc 1 636 24
 862 007e 3B68     		ldr	r3, [r7]
 863 0080 013B     		subs	r3, r3, #1
 864              		.loc 1 636 7
 865 0082 7A69     		ldr	r2, [r7, #20]
 866 0084 9A42     		cmp	r2, r3
 867 0086 08D2     		bcs	.L45
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 868              		.loc 1 639 65
 869 0088 7B69     		ldr	r3, [r7, #20]
 870 008a 0133     		adds	r3, r3, #1
 871 008c 5B01     		lsls	r3, r3, #5
 872 008e BA68     		ldr	r2, [r7, #8]
 873 0090 1344     		add	r3, r3, r2
 874              		.loc 1 639 40
 875 0092 1A46     		mov	r2, r3
 876              		.loc 1 639 38
 877 0094 3B69     		ldr	r3, [r7, #16]
 878 0096 DA60     		str	r2, [r3, #12]
 879 0098 02E0     		b	.L46
 880              	.L45:
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 881              		.loc 1 644 40
 882 009a BA68     		ldr	r2, [r7, #8]
 883              		.loc 1 644 38
 884 009c 3B69     		ldr	r3, [r7, #16]
 885 009e DA60     		str	r2, [r3, #12]
 886              	.L46:
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 887              		.loc 1 615 31 discriminator 2
 888 00a0 7B69     		ldr	r3, [r7, #20]
 889 00a2 0133     		adds	r3, r3, #1
 890 00a4 7B61     		str	r3, [r7, #20]
 891              	.L43:
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/cc39NdF4.s 			page 28


 892              		.loc 1 615 3 discriminator 1
 893 00a6 7A69     		ldr	r2, [r7, #20]
 894 00a8 3B68     		ldr	r3, [r7]
 895 00aa 9A42     		cmp	r2, r3
 896 00ac C6D3     		bcc	.L47
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Receive Descriptor List Address Register */
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 897              		.loc 1 649 8
 898 00ae FB68     		ldr	r3, [r7, #12]
 899 00b0 1B68     		ldr	r3, [r3]
 900              		.loc 1 649 32
 901 00b2 BA68     		ldr	r2, [r7, #8]
 902              		.loc 1 649 30
 903 00b4 03F58053 		add	r3, r3, #4096
 904 00b8 0C33     		adds	r3, r3, #12
 905 00ba 1A60     		str	r2, [r3]
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 906              		.loc 1 652 14
 907 00bc FB68     		ldr	r3, [r7, #12]
 908 00be 0122     		movs	r2, #1
 909 00c0 83F84420 		strb	r2, [r3, #68]
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 910              		.loc 1 655 3
 911 00c4 FB68     		ldr	r3, [r7, #12]
 912 00c6 0022     		movs	r2, #0
 913 00c8 83F84520 		strb	r2, [r3, #69]
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 914              		.loc 1 658 10
 915 00cc 0023     		movs	r3, #0
 916              	.L42:
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 917              		.loc 1 659 1
 918 00ce 1846     		mov	r0, r3
 919 00d0 1C37     		adds	r7, r7, #28
 920              	.LCFI19:
 921              		.cfi_def_cfa_offset 4
 922 00d2 BD46     		mov	sp, r7
 923              	.LCFI20:
 924              		.cfi_def_cfa_register 13
 925              		@ sp needed
 926 00d4 5DF8047B 		ldr	r7, [sp], #4
 927              	.LCFI21:
 928              		.cfi_restore 7
 929              		.cfi_def_cfa_offset 0
 930 00d8 7047     		bx	lr
 931              		.cfi_endproc
 932              	.LFE133:
 934              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
ARM GAS  /tmp/cc39NdF4.s 			page 29


 935              		.align	1
 936              		.weak	HAL_ETH_MspInit
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu fpv4-sp-d16
 942              	HAL_ETH_MspInit:
 943              	.LFB134:
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 944              		.loc 1 668 1
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 8
 947              		@ frame_needed = 1, uses_anonymous_args = 0
 948              		@ link register save eliminated.
 949 0000 80B4     		push	{r7}
 950              	.LCFI22:
 951              		.cfi_def_cfa_offset 4
 952              		.cfi_offset 7, -4
 953 0002 83B0     		sub	sp, sp, #12
 954              	.LCFI23:
 955              		.cfi_def_cfa_offset 16
 956 0004 00AF     		add	r7, sp, #0
 957              	.LCFI24:
 958              		.cfi_def_cfa_register 7
 959 0006 7860     		str	r0, [r7, #4]
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 960              		.loc 1 674 1
 961 0008 00BF     		nop
 962 000a 0C37     		adds	r7, r7, #12
 963              	.LCFI25:
 964              		.cfi_def_cfa_offset 4
 965 000c BD46     		mov	sp, r7
 966              	.LCFI26:
 967              		.cfi_def_cfa_register 13
 968              		@ sp needed
 969 000e 5DF8047B 		ldr	r7, [sp], #4
 970              	.LCFI27:
 971              		.cfi_restore 7
 972              		.cfi_def_cfa_offset 0
 973 0012 7047     		bx	lr
 974              		.cfi_endproc
 975              	.LFE134:
 977              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 978              		.align	1
ARM GAS  /tmp/cc39NdF4.s 			page 30


 979              		.weak	HAL_ETH_MspDeInit
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 983              		.fpu fpv4-sp-d16
 985              	HAL_ETH_MspDeInit:
 986              	.LFB135:
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 987              		.loc 1 683 1
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 8
 990              		@ frame_needed = 1, uses_anonymous_args = 0
 991              		@ link register save eliminated.
 992 0000 80B4     		push	{r7}
 993              	.LCFI28:
 994              		.cfi_def_cfa_offset 4
 995              		.cfi_offset 7, -4
 996 0002 83B0     		sub	sp, sp, #12
 997              	.LCFI29:
 998              		.cfi_def_cfa_offset 16
 999 0004 00AF     		add	r7, sp, #0
 1000              	.LCFI30:
 1001              		.cfi_def_cfa_register 7
 1002 0006 7860     		str	r0, [r7, #4]
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1003              		.loc 1 689 1
 1004 0008 00BF     		nop
 1005 000a 0C37     		adds	r7, r7, #12
 1006              	.LCFI31:
 1007              		.cfi_def_cfa_offset 4
 1008 000c BD46     		mov	sp, r7
 1009              	.LCFI32:
 1010              		.cfi_def_cfa_register 13
 1011              		@ sp needed
 1012 000e 5DF8047B 		ldr	r7, [sp], #4
 1013              	.LCFI33:
 1014              		.cfi_restore 7
 1015              		.cfi_def_cfa_offset 0
 1016 0012 7047     		bx	lr
 1017              		.cfi_endproc
 1018              	.LFE135:
 1020              		.section	.text.HAL_ETH_TransmitFrame,"ax",%progbits
 1021              		.align	1
 1022              		.global	HAL_ETH_TransmitFrame
ARM GAS  /tmp/cc39NdF4.s 			page 31


 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1026              		.fpu fpv4-sp-d16
 1028              	HAL_ETH_TransmitFrame:
 1029              	.LFB136:
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register a User ETH Callback
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         To be used instead of the weak predefined callback
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be registered
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_DMA_ERROR_CB_ID   DMA Error Callback ID
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param pCallback pointer to the Callback function
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Callb
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(pCallback == NULL)
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process locked */
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_READY)
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_TX_COMPLETE_CB_ID :
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxCpltCallback = pCallback;
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_RX_COMPLETE_CB_ID :
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxCpltCallback = pCallback;
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_DMA_ERROR_CB_ID :
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->DMAErrorCallback = pCallback;
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPINIT_CB_ID :
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = pCallback;
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPDEINIT_CB_ID :
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspDeInitCallback = pCallback;
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc39NdF4.s 			page 32


 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     default :
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return error status */
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       status =  HAL_ERROR;
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if(heth->State == HAL_ETH_STATE_RESET)
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPINIT_CB_ID :
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = pCallback;
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPDEINIT_CB_ID :
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspDeInitCallback = pCallback;
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     default :
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return error status */
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       status =  HAL_ERROR;
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Release Lock */
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return status;
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister an ETH Callback
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         ETH callabck is redirected to the weak predefined callback
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be unregistered
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_DMA_ERROR_CB_ID      DMA Error Callback ID
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Cal
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process locked */
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_READY)
ARM GAS  /tmp/cc39NdF4.s 			page 33


 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_TX_COMPLETE_CB_ID :
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxCpltCallback = HAL_ETH_TxCpltCallback;
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_RX_COMPLETE_CB_ID :
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxCpltCallback = HAL_ETH_RxCpltCallback;
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_DMA_ERROR_CB_ID :
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->DMAErrorCallback = HAL_ETH_ErrorCallback;
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPINIT_CB_ID :
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPDEINIT_CB_ID :
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     default :
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return error status */
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       status =  HAL_ERROR;
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if(heth->State == HAL_ETH_STATE_RESET)
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPINIT_CB_ID :
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     case HAL_ETH_MSPDEINIT_CB_ID :
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     default :
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return error status */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       status =  HAL_ERROR;
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       break;
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Release Lock */
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return status;
ARM GAS  /tmp/cc39NdF4.s 			page 34


 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions 
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   Data transfers functions 
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim   
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           ##### IO operation functions #####
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================  
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Transmit a frame
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_TransmitFrame();
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Receive a frame
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame();
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame_IT();
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Read from an External PHY register
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_ReadPHYRegister();
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Write to an External PHY register
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_WritePHYRegister();
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet frame. 
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  FrameLength Amount of data to be sent
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 1030              		.loc 1 893 1
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 24
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 1035 0000 80B4     		push	{r7}
 1036              	.LCFI34:
 1037              		.cfi_def_cfa_offset 4
 1038              		.cfi_offset 7, -4
 1039 0002 87B0     		sub	sp, sp, #28
 1040              	.LCFI35:
 1041              		.cfi_def_cfa_offset 32
 1042 0004 00AF     		add	r7, sp, #0
 1043              	.LCFI36:
 1044              		.cfi_def_cfa_register 7
 1045 0006 7860     		str	r0, [r7, #4]
 1046 0008 3960     		str	r1, [r7]
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
ARM GAS  /tmp/cc39NdF4.s 			page 35


 1047              		.loc 1 894 12
 1048 000a 0023     		movs	r3, #0
 1049 000c 7B61     		str	r3, [r7, #20]
 1050              		.loc 1 894 27
 1051 000e 0023     		movs	r3, #0
 1052 0010 FB60     		str	r3, [r7, #12]
 1053              		.loc 1 894 38
 1054 0012 0023     		movs	r3, #0
 1055 0014 3B61     		str	r3, [r7, #16]
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 1056              		.loc 1 897 3
 1057 0016 7B68     		ldr	r3, [r7, #4]
 1058 0018 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 1059 001c 012B     		cmp	r3, #1
 1060 001e 01D1     		bne	.L51
 1061              		.loc 1 897 3 is_stmt 0 discriminator 1
 1062 0020 0223     		movs	r3, #2
 1063 0022 CDE0     		b	.L52
 1064              	.L51:
 1065              		.loc 1 897 3 discriminator 2
 1066 0024 7B68     		ldr	r3, [r7, #4]
 1067 0026 0122     		movs	r2, #1
 1068 0028 83F84520 		strb	r2, [r3, #69]
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 1069              		.loc 1 900 15 is_stmt 1 discriminator 2
 1070 002c 7B68     		ldr	r3, [r7, #4]
 1071 002e 0222     		movs	r2, #2
 1072 0030 83F84420 		strb	r2, [r3, #68]
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (FrameLength == 0U) 
 1073              		.loc 1 902 6 discriminator 2
 1074 0034 3B68     		ldr	r3, [r7]
 1075 0036 002B     		cmp	r3, #0
 1076 0038 09D1     		bne	.L53
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set ETH HAL state to READY */
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 1077              		.loc 1 905 17
 1078 003a 7B68     		ldr	r3, [r7, #4]
 1079 003c 0122     		movs	r2, #1
 1080 003e 83F84420 		strb	r2, [r3, #68]
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 1081              		.loc 1 908 5
 1082 0042 7B68     		ldr	r3, [r7, #4]
 1083 0044 0022     		movs	r2, #0
 1084 0046 83F84520 		strb	r2, [r3, #69]
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return  HAL_ERROR;                                    
 1085              		.loc 1 910 13
 1086 004a 0123     		movs	r3, #1
 1087 004c B8E0     		b	.L52
ARM GAS  /tmp/cc39NdF4.s 			page 36


 1088              	.L53:
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 1089              		.loc 1 914 12
 1090 004e 7B68     		ldr	r3, [r7, #4]
 1091 0050 DB6A     		ldr	r3, [r3, #44]
 1092              		.loc 1 914 21
 1093 0052 1B68     		ldr	r3, [r3]
 1094              		.loc 1 914 5
 1095 0054 002B     		cmp	r3, #0
 1096 0056 09DA     		bge	.L54
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {  
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* OWN bit set */
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_BUSY_TX;
 1097              		.loc 1 917 17
 1098 0058 7B68     		ldr	r3, [r7, #4]
 1099 005a 1222     		movs	r2, #18
 1100 005c 83F84420 		strb	r2, [r3, #68]
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 1101              		.loc 1 920 5
 1102 0060 7B68     		ldr	r3, [r7, #4]
 1103 0062 0022     		movs	r2, #0
 1104 0064 83F84520 		strb	r2, [r3, #69]
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 1105              		.loc 1 922 12
 1106 0068 0123     		movs	r3, #1
 1107 006a A9E0     		b	.L52
 1108              	.L54:
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the number of needed Tx buffers for the current frame */
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (FrameLength > ETH_TX_BUF_SIZE)
 1109              		.loc 1 926 6
 1110 006c 3B68     		ldr	r3, [r7]
 1111 006e 40F2F452 		movw	r2, #1524
 1112 0072 9342     		cmp	r3, r2
 1113 0074 15D9     		bls	.L55
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     bufcount = FrameLength/ETH_TX_BUF_SIZE;
 1114              		.loc 1 928 14
 1115 0076 3B68     		ldr	r3, [r7]
 1116 0078 544A     		ldr	r2, .L65
 1117 007a A2FB0323 		umull	r2, r3, r2, r3
 1118 007e 9B0A     		lsrs	r3, r3, #10
 1119 0080 7B61     		str	r3, [r7, #20]
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE) 
 1120              		.loc 1 929 21
 1121 0082 3A68     		ldr	r2, [r7]
 1122 0084 514B     		ldr	r3, .L65
 1123 0086 A3FB0213 		umull	r1, r3, r3, r2
 1124 008a 9B0A     		lsrs	r3, r3, #10
 1125 008c 40F2F451 		movw	r1, #1524
ARM GAS  /tmp/cc39NdF4.s 			page 37


 1126 0090 01FB03F3 		mul	r3, r1, r3
 1127 0094 D31A     		subs	r3, r2, r3
 1128              		.loc 1 929 8
 1129 0096 002B     		cmp	r3, #0
 1130 0098 05D0     		beq	.L57
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       bufcount++;
 1131              		.loc 1 931 15
 1132 009a 7B69     		ldr	r3, [r7, #20]
 1133 009c 0133     		adds	r3, r3, #1
 1134 009e 7B61     		str	r3, [r7, #20]
 1135 00a0 01E0     		b	.L57
 1136              	.L55:
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else 
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {  
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     bufcount = 1U;
 1137              		.loc 1 936 14
 1138 00a2 0123     		movs	r3, #1
 1139 00a4 7B61     		str	r3, [r7, #20]
 1140              	.L57:
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (bufcount == 1U)
 1141              		.loc 1 938 6
 1142 00a6 7B69     		ldr	r3, [r7, #20]
 1143 00a8 012B     		cmp	r3, #1
 1144 00aa 1CD1     		bne	.L58
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set LAST and FIRST segment */
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 1145              		.loc 1 941 9
 1146 00ac 7B68     		ldr	r3, [r7, #4]
 1147 00ae DB6A     		ldr	r3, [r3, #44]
 1148              		.loc 1 941 26
 1149 00b0 1A68     		ldr	r2, [r3]
 1150              		.loc 1 941 9
 1151 00b2 7B68     		ldr	r3, [r7, #4]
 1152 00b4 DB6A     		ldr	r3, [r3, #44]
 1153              		.loc 1 941 26
 1154 00b6 42F04052 		orr	r2, r2, #805306368
 1155 00ba 1A60     		str	r2, [r3]
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set frame size */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 1156              		.loc 1 943 9
 1157 00bc 7B68     		ldr	r3, [r7, #4]
 1158 00be DB6A     		ldr	r3, [r3, #44]
 1159              		.loc 1 943 52
 1160 00c0 3A68     		ldr	r2, [r7]
 1161 00c2 C2F30C02 		ubfx	r2, r2, #0, #13
 1162              		.loc 1 943 37
 1163 00c6 5A60     		str	r2, [r3, #4]
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 1164              		.loc 1 945 9
 1165 00c8 7B68     		ldr	r3, [r7, #4]
 1166 00ca DB6A     		ldr	r3, [r3, #44]
ARM GAS  /tmp/cc39NdF4.s 			page 38


 1167              		.loc 1 945 26
 1168 00cc 1A68     		ldr	r2, [r3]
 1169              		.loc 1 945 9
 1170 00ce 7B68     		ldr	r3, [r7, #4]
 1171 00d0 DB6A     		ldr	r3, [r3, #44]
 1172              		.loc 1 945 26
 1173 00d2 42F00042 		orr	r2, r2, #-2147483648
 1174 00d6 1A60     		str	r2, [r3]
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Point to next descriptor */
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 1175              		.loc 1 947 46
 1176 00d8 7B68     		ldr	r3, [r7, #4]
 1177 00da DB6A     		ldr	r3, [r3, #44]
 1178              		.loc 1 947 54
 1179 00dc DB68     		ldr	r3, [r3, #12]
 1180              		.loc 1 947 19
 1181 00de 1A46     		mov	r2, r3
 1182              		.loc 1 947 17
 1183 00e0 7B68     		ldr	r3, [r7, #4]
 1184 00e2 DA62     		str	r2, [r3, #44]
 1185 00e4 4BE0     		b	.L59
 1186              	.L58:
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     for (i=0U; i< bufcount; i++)
 1187              		.loc 1 951 11
 1188 00e6 0023     		movs	r3, #0
 1189 00e8 3B61     		str	r3, [r7, #16]
 1190              		.loc 1 951 5
 1191 00ea 44E0     		b	.L60
 1192              	.L63:
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear FIRST and LAST segment bits */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 1193              		.loc 1 954 11
 1194 00ec 7B68     		ldr	r3, [r7, #4]
 1195 00ee DB6A     		ldr	r3, [r3, #44]
 1196              		.loc 1 954 28
 1197 00f0 1A68     		ldr	r2, [r3]
 1198              		.loc 1 954 11
 1199 00f2 7B68     		ldr	r3, [r7, #4]
 1200 00f4 DB6A     		ldr	r3, [r3, #44]
 1201              		.loc 1 954 28
 1202 00f6 22F04052 		bic	r2, r2, #805306368
 1203 00fa 1A60     		str	r2, [r3]
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (i == 0U) 
 1204              		.loc 1 956 10
 1205 00fc 3B69     		ldr	r3, [r7, #16]
 1206 00fe 002B     		cmp	r3, #0
 1207 0100 07D1     		bne	.L61
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Setting the first segment bit */
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 1208              		.loc 1 959 13
 1209 0102 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 39


 1210 0104 DB6A     		ldr	r3, [r3, #44]
 1211              		.loc 1 959 30
 1212 0106 1A68     		ldr	r2, [r3]
 1213              		.loc 1 959 13
 1214 0108 7B68     		ldr	r3, [r7, #4]
 1215 010a DB6A     		ldr	r3, [r3, #44]
 1216              		.loc 1 959 30
 1217 010c 42F08052 		orr	r2, r2, #268435456
 1218 0110 1A60     		str	r2, [r3]
 1219              	.L61:
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Program size */
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 1220              		.loc 1 963 11
 1221 0112 7B68     		ldr	r3, [r7, #4]
 1222 0114 DB6A     		ldr	r3, [r3, #44]
 1223              		.loc 1 963 39
 1224 0116 40F2F452 		movw	r2, #1524
 1225 011a 5A60     		str	r2, [r3, #4]
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (i == (bufcount-1U))
 1226              		.loc 1 965 25
 1227 011c 7B69     		ldr	r3, [r7, #20]
 1228 011e 013B     		subs	r3, r3, #1
 1229              		.loc 1 965 10
 1230 0120 3A69     		ldr	r2, [r7, #16]
 1231 0122 9A42     		cmp	r2, r3
 1232 0124 16D1     		bne	.L62
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Setting the last segment bit */
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 1233              		.loc 1 968 13
 1234 0126 7B68     		ldr	r3, [r7, #4]
 1235 0128 DB6A     		ldr	r3, [r3, #44]
 1236              		.loc 1 968 30
 1237 012a 1A68     		ldr	r2, [r3]
 1238              		.loc 1 968 13
 1239 012c 7B68     		ldr	r3, [r7, #4]
 1240 012e DB6A     		ldr	r3, [r3, #44]
 1241              		.loc 1 968 30
 1242 0130 42F00052 		orr	r2, r2, #536870912
 1243 0134 1A60     		str	r2, [r3]
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 1244              		.loc 1 969 28
 1245 0136 7B69     		ldr	r3, [r7, #20]
 1246 0138 254A     		ldr	r2, .L65+4
 1247 013a 02FB03F2 		mul	r2, r2, r3
 1248 013e 3B68     		ldr	r3, [r7]
 1249 0140 1344     		add	r3, r3, r2
 1250              		.loc 1 969 14
 1251 0142 03F2F453 		addw	r3, r3, #1524
 1252 0146 FB60     		str	r3, [r7, #12]
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1253              		.loc 1 970 13
 1254 0148 7B68     		ldr	r3, [r7, #4]
 1255 014a DB6A     		ldr	r3, [r3, #44]
ARM GAS  /tmp/cc39NdF4.s 			page 40


 1256              		.loc 1 970 49
 1257 014c FA68     		ldr	r2, [r7, #12]
 1258 014e C2F30C02 		ubfx	r2, r2, #0, #13
 1259              		.loc 1 970 41
 1260 0152 5A60     		str	r2, [r3, #4]
 1261              	.L62:
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 1262              		.loc 1 974 11 discriminator 2
 1263 0154 7B68     		ldr	r3, [r7, #4]
 1264 0156 DB6A     		ldr	r3, [r3, #44]
 1265              		.loc 1 974 28 discriminator 2
 1266 0158 1A68     		ldr	r2, [r3]
 1267              		.loc 1 974 11 discriminator 2
 1268 015a 7B68     		ldr	r3, [r7, #4]
 1269 015c DB6A     		ldr	r3, [r3, #44]
 1270              		.loc 1 974 28 discriminator 2
 1271 015e 42F00042 		orr	r2, r2, #-2147483648
 1272 0162 1A60     		str	r2, [r3]
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* point to next descriptor */
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 1273              		.loc 1 976 49 discriminator 2
 1274 0164 7B68     		ldr	r3, [r7, #4]
 1275 0166 DB6A     		ldr	r3, [r3, #44]
 1276              		.loc 1 976 57 discriminator 2
 1277 0168 DB68     		ldr	r3, [r3, #12]
 1278              		.loc 1 976 22 discriminator 2
 1279 016a 1A46     		mov	r2, r3
 1280              		.loc 1 976 20 discriminator 2
 1281 016c 7B68     		ldr	r3, [r7, #4]
 1282 016e DA62     		str	r2, [r3, #44]
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1283              		.loc 1 951 30 discriminator 2
 1284 0170 3B69     		ldr	r3, [r7, #16]
 1285 0172 0133     		adds	r3, r3, #1
 1286 0174 3B61     		str	r3, [r7, #16]
 1287              	.L60:
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1288              		.loc 1 951 5 discriminator 1
 1289 0176 3A69     		ldr	r2, [r7, #16]
 1290 0178 7B69     		ldr	r3, [r7, #20]
 1291 017a 9A42     		cmp	r2, r3
 1292 017c B6D3     		bcc	.L63
 1293              	.L59:
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 1294              		.loc 1 981 13
 1295 017e 7B68     		ldr	r3, [r7, #4]
 1296 0180 1B68     		ldr	r3, [r3]
 1297              		.loc 1 981 24
 1298 0182 03F58053 		add	r3, r3, #4096
 1299 0186 1433     		adds	r3, r3, #20
ARM GAS  /tmp/cc39NdF4.s 			page 41


 1300 0188 1B68     		ldr	r3, [r3]
 1301              		.loc 1 981 32
 1302 018a 03F00403 		and	r3, r3, #4
 1303              		.loc 1 981 6
 1304 018e 002B     		cmp	r3, #0
 1305 0190 0DD0     		beq	.L64
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear TBUS ETHERNET DMA flag */
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 1306              		.loc 1 984 10
 1307 0192 7B68     		ldr	r3, [r7, #4]
 1308 0194 1B68     		ldr	r3, [r3]
 1309              		.loc 1 984 29
 1310 0196 03F58053 		add	r3, r3, #4096
 1311 019a 1433     		adds	r3, r3, #20
 1312 019c 0422     		movs	r2, #4
 1313 019e 1A60     		str	r2, [r3]
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Resume DMA transmission*/
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMATPDR = 0U;
 1314              		.loc 1 986 10
 1315 01a0 7B68     		ldr	r3, [r7, #4]
 1316 01a2 1B68     		ldr	r3, [r3]
 1317              		.loc 1 986 31
 1318 01a4 03F58053 		add	r3, r3, #4096
 1319 01a8 0433     		adds	r3, r3, #4
 1320 01aa 0022     		movs	r2, #0
 1321 01ac 1A60     		str	r2, [r3]
 1322              	.L64:
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 1323              		.loc 1 990 15
 1324 01ae 7B68     		ldr	r3, [r7, #4]
 1325 01b0 0122     		movs	r2, #1
 1326 01b2 83F84420 		strb	r2, [r3, #68]
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 1327              		.loc 1 993 3
 1328 01b6 7B68     		ldr	r3, [r7, #4]
 1329 01b8 0022     		movs	r2, #0
 1330 01ba 83F84520 		strb	r2, [r3, #69]
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 1331              		.loc 1 996 10
 1332 01be 0023     		movs	r3, #0
 1333              	.L52:
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1334              		.loc 1 997 1
 1335 01c0 1846     		mov	r0, r3
 1336 01c2 1C37     		adds	r7, r7, #28
 1337              	.LCFI37:
 1338              		.cfi_def_cfa_offset 4
 1339 01c4 BD46     		mov	sp, r7
 1340              	.LCFI38:
ARM GAS  /tmp/cc39NdF4.s 			page 42


 1341              		.cfi_def_cfa_register 13
 1342              		@ sp needed
 1343 01c6 5DF8047B 		ldr	r7, [sp], #4
 1344              	.LCFI39:
 1345              		.cfi_restore 7
 1346              		.cfi_def_cfa_offset 0
 1347 01ca 7047     		bx	lr
 1348              	.L66:
 1349              		.align	2
 1350              	.L65:
 1351 01cc 0BB002AC 		.word	-1409110005
 1352 01d0 0CFAFFFF 		.word	-1524
 1353              		.cfi_endproc
 1354              	.LFE136:
 1356              		.section	.text.HAL_ETH_GetReceivedFrame,"ax",%progbits
 1357              		.align	1
 1358              		.global	HAL_ETH_GetReceivedFrame
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1362              		.fpu fpv4-sp-d16
 1364              	HAL_ETH_GetReceivedFrame:
 1365              	.LFB137:
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Checks for received frames. 
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 1366              		.loc 1 1006 1
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 16
 1369              		@ frame_needed = 1, uses_anonymous_args = 0
 1370              		@ link register save eliminated.
 1371 0000 80B4     		push	{r7}
 1372              	.LCFI40:
 1373              		.cfi_def_cfa_offset 4
 1374              		.cfi_offset 7, -4
 1375 0002 85B0     		sub	sp, sp, #20
 1376              	.LCFI41:
 1377              		.cfi_def_cfa_offset 24
 1378 0004 00AF     		add	r7, sp, #0
 1379              	.LCFI42:
 1380              		.cfi_def_cfa_register 7
 1381 0006 7860     		str	r0, [r7, #4]
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t framelength = 0U;
 1382              		.loc 1 1007 12
 1383 0008 0023     		movs	r3, #0
 1384 000a FB60     		str	r3, [r7, #12]
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 1385              		.loc 1 1010 3
 1386 000c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 43


 1387 000e 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 1388 0012 012B     		cmp	r3, #1
 1389 0014 01D1     		bne	.L68
 1390              		.loc 1 1010 3 is_stmt 0 discriminator 1
 1391 0016 0223     		movs	r3, #2
 1392 0018 70E0     		b	.L69
 1393              	.L68:
 1394              		.loc 1 1010 3 discriminator 2
 1395 001a 7B68     		ldr	r3, [r7, #4]
 1396 001c 0122     		movs	r2, #1
 1397 001e 83F84520 		strb	r2, [r3, #69]
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH state to BUSY */
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 1398              		.loc 1 1013 15 is_stmt 1 discriminator 2
 1399 0022 7B68     		ldr	r3, [r7, #4]
 1400 0024 0222     		movs	r2, #2
 1401 0026 83F84420 		strb	r2, [r3, #68]
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check if segment is not owned by DMA */
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & E
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 1402              		.loc 1 1017 12 discriminator 2
 1403 002a 7B68     		ldr	r3, [r7, #4]
 1404 002c 9B6A     		ldr	r3, [r3, #40]
 1405              		.loc 1 1017 20 discriminator 2
 1406 002e 1B68     		ldr	r3, [r3]
 1407              		.loc 1 1017 5 discriminator 2
 1408 0030 002B     		cmp	r3, #0
 1409 0032 5ADB     		blt	.L70
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if last segment */
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 1410              		.loc 1 1020 14
 1411 0034 7B68     		ldr	r3, [r7, #4]
 1412 0036 9B6A     		ldr	r3, [r3, #40]
 1413              		.loc 1 1020 22
 1414 0038 1B68     		ldr	r3, [r3]
 1415              		.loc 1 1020 31
 1416 003a 03F48073 		and	r3, r3, #256
 1417              		.loc 1 1020 7
 1418 003e 002B     		cmp	r3, #0
 1419 0040 30D0     		beq	.L71
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* increment segment count */
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
 1420              		.loc 1 1023 27
 1421 0042 7B68     		ldr	r3, [r7, #4]
 1422 0044 9B6B     		ldr	r3, [r3, #56]
 1423              		.loc 1 1023 36
 1424 0046 5A1C     		adds	r2, r3, #1
 1425 0048 7B68     		ldr	r3, [r7, #4]
 1426 004a 9A63     		str	r2, [r3, #56]
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->RxFrameInfos).SegCount == 1U)
 1427              		.loc 1 1026 31
ARM GAS  /tmp/cc39NdF4.s 			page 44


 1428 004c 7B68     		ldr	r3, [r7, #4]
 1429 004e 9B6B     		ldr	r3, [r3, #56]
 1430              		.loc 1 1026 10
 1431 0050 012B     		cmp	r3, #1
 1432 0052 03D1     		bne	.L72
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 1433              		.loc 1 1028 44
 1434 0054 7B68     		ldr	r3, [r7, #4]
 1435 0056 9A6A     		ldr	r2, [r3, #40]
 1436              		.loc 1 1028 39
 1437 0058 7B68     		ldr	r3, [r7, #4]
 1438 005a 1A63     		str	r2, [r3, #48]
 1439              	.L72:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 1440              		.loc 1 1031 41
 1441 005c 7B68     		ldr	r3, [r7, #4]
 1442 005e 9A6A     		ldr	r2, [r3, #40]
 1443              		.loc 1 1031 35
 1444 0060 7B68     		ldr	r3, [r7, #4]
 1445 0062 5A63     		str	r2, [r3, #52]
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT)
 1446              		.loc 1 1034 28
 1447 0064 7B68     		ldr	r3, [r7, #4]
 1448 0066 9B6A     		ldr	r3, [r3, #40]
 1449              		.loc 1 1034 37
 1450 0068 1B68     		ldr	r3, [r3]
 1451              		.loc 1 1034 66
 1452 006a 1B0C     		lsrs	r3, r3, #16
 1453 006c C3F30D03 		ubfx	r3, r3, #0, #14
 1454              		.loc 1 1034 19
 1455 0070 043B     		subs	r3, r3, #4
 1456 0072 FB60     		str	r3, [r7, #12]
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1457              		.loc 1 1035 33
 1458 0074 7B68     		ldr	r3, [r7, #4]
 1459 0076 FA68     		ldr	r2, [r7, #12]
 1460 0078 DA63     		str	r2, [r3, #60]
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the address of the buffer start address */
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 1461              		.loc 1 1038 56
 1462 007a 7B68     		ldr	r3, [r7, #4]
 1463 007c 1B6B     		ldr	r3, [r3, #48]
 1464              		.loc 1 1038 66
 1465 007e 9A68     		ldr	r2, [r3, #8]
 1466              		.loc 1 1038 33
 1467 0080 7B68     		ldr	r3, [r7, #4]
 1468 0082 1A64     		str	r2, [r3, #64]
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* point to next descriptor */
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 1469              		.loc 1 1040 50
 1470 0084 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 45


 1471 0086 9B6A     		ldr	r3, [r3, #40]
 1472              		.loc 1 1040 59
 1473 0088 DB68     		ldr	r3, [r3, #12]
 1474              		.loc 1 1040 22
 1475 008a 1A46     		mov	r2, r3
 1476              		.loc 1 1040 20
 1477 008c 7B68     		ldr	r3, [r7, #4]
 1478 008e 9A62     		str	r2, [r3, #40]
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set HAL State to Ready */
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 1479              		.loc 1 1043 19
 1480 0090 7B68     		ldr	r3, [r7, #4]
 1481 0092 0122     		movs	r2, #1
 1482 0094 83F84420 		strb	r2, [r3, #68]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 1483              		.loc 1 1046 7
 1484 0098 7B68     		ldr	r3, [r7, #4]
 1485 009a 0022     		movs	r2, #0
 1486 009c 83F84520 		strb	r2, [r3, #69]
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return function status */
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_OK;
 1487              		.loc 1 1049 14
 1488 00a0 0023     		movs	r3, #0
 1489 00a2 2BE0     		b	.L69
 1490              	.L71:
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if first segment */
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 1491              		.loc 1 1052 18
 1492 00a4 7B68     		ldr	r3, [r7, #4]
 1493 00a6 9B6A     		ldr	r3, [r3, #40]
 1494              		.loc 1 1052 26
 1495 00a8 1B68     		ldr	r3, [r3]
 1496              		.loc 1 1052 35
 1497 00aa 03F40073 		and	r3, r3, #512
 1498              		.loc 1 1052 12
 1499 00ae 002B     		cmp	r3, #0
 1500 00b0 10D0     		beq	.L73
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 1501              		.loc 1 1054 43
 1502 00b2 7B68     		ldr	r3, [r7, #4]
 1503 00b4 9A6A     		ldr	r2, [r3, #40]
 1504              		.loc 1 1054 37
 1505 00b6 7B68     		ldr	r3, [r7, #4]
 1506 00b8 1A63     		str	r2, [r3, #48]
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
 1507              		.loc 1 1055 37
 1508 00ba 7B68     		ldr	r3, [r7, #4]
 1509 00bc 0022     		movs	r2, #0
 1510 00be 5A63     		str	r2, [r3, #52]
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1U;
 1511              		.loc 1 1056 37
ARM GAS  /tmp/cc39NdF4.s 			page 46


 1512 00c0 7B68     		ldr	r3, [r7, #4]
 1513 00c2 0122     		movs	r2, #1
 1514 00c4 9A63     		str	r2, [r3, #56]
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 1515              		.loc 1 1058 49
 1516 00c6 7B68     		ldr	r3, [r7, #4]
 1517 00c8 9B6A     		ldr	r3, [r3, #40]
 1518              		.loc 1 1058 57
 1519 00ca DB68     		ldr	r3, [r3, #12]
 1520              		.loc 1 1058 22
 1521 00cc 1A46     		mov	r2, r3
 1522              		.loc 1 1058 20
 1523 00ce 7B68     		ldr	r3, [r7, #4]
 1524 00d0 9A62     		str	r2, [r3, #40]
 1525 00d2 0AE0     		b	.L70
 1526              	.L73:
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if intermediate segment */ 
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
 1527              		.loc 1 1063 27
 1528 00d4 7B68     		ldr	r3, [r7, #4]
 1529 00d6 9B6B     		ldr	r3, [r3, #56]
 1530              		.loc 1 1063 36
 1531 00d8 5A1C     		adds	r2, r3, #1
 1532 00da 7B68     		ldr	r3, [r7, #4]
 1533 00dc 9A63     		str	r2, [r3, #56]
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 1534              		.loc 1 1065 49
 1535 00de 7B68     		ldr	r3, [r7, #4]
 1536 00e0 9B6A     		ldr	r3, [r3, #40]
 1537              		.loc 1 1065 57
 1538 00e2 DB68     		ldr	r3, [r3, #12]
 1539              		.loc 1 1065 22
 1540 00e4 1A46     		mov	r2, r3
 1541              		.loc 1 1065 20
 1542 00e6 7B68     		ldr	r3, [r7, #4]
 1543 00e8 9A62     		str	r2, [r3, #40]
 1544              	.L70:
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } 
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 1545              		.loc 1 1070 15
 1546 00ea 7B68     		ldr	r3, [r7, #4]
 1547 00ec 0122     		movs	r2, #1
 1548 00ee 83F84420 		strb	r2, [r3, #68]
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 1549              		.loc 1 1073 3
 1550 00f2 7B68     		ldr	r3, [r7, #4]
 1551 00f4 0022     		movs	r2, #0
ARM GAS  /tmp/cc39NdF4.s 			page 47


 1552 00f6 83F84520 		strb	r2, [r3, #69]
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
 1553              		.loc 1 1076 10
 1554 00fa 0123     		movs	r3, #1
 1555              	.L69:
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1556              		.loc 1 1077 1
 1557 00fc 1846     		mov	r0, r3
 1558 00fe 1437     		adds	r7, r7, #20
 1559              	.LCFI43:
 1560              		.cfi_def_cfa_offset 4
 1561 0100 BD46     		mov	sp, r7
 1562              	.LCFI44:
 1563              		.cfi_def_cfa_register 13
 1564              		@ sp needed
 1565 0102 5DF8047B 		ldr	r7, [sp], #4
 1566              	.LCFI45:
 1567              		.cfi_restore 7
 1568              		.cfi_def_cfa_offset 0
 1569 0106 7047     		bx	lr
 1570              		.cfi_endproc
 1571              	.LFE137:
 1573              		.section	.text.HAL_ETH_GetReceivedFrame_IT,"ax",%progbits
 1574              		.align	1
 1575              		.global	HAL_ETH_GetReceivedFrame_IT
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1579              		.fpu fpv4-sp-d16
 1581              	HAL_ETH_GetReceivedFrame_IT:
 1582              	.LFB138:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Gets the Received frame in interrupt mode. 
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 1583              		.loc 1 1086 1
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 16
 1586              		@ frame_needed = 1, uses_anonymous_args = 0
 1587              		@ link register save eliminated.
 1588 0000 80B4     		push	{r7}
 1589              	.LCFI46:
 1590              		.cfi_def_cfa_offset 4
 1591              		.cfi_offset 7, -4
 1592 0002 85B0     		sub	sp, sp, #20
 1593              	.LCFI47:
 1594              		.cfi_def_cfa_offset 24
 1595 0004 00AF     		add	r7, sp, #0
 1596              	.LCFI48:
 1597              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc39NdF4.s 			page 48


 1598 0006 7860     		str	r0, [r7, #4]
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descriptorscancounter = 0U;
 1599              		.loc 1 1087 12
 1600 0008 0023     		movs	r3, #0
 1601 000a FB60     		str	r3, [r7, #12]
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 1602              		.loc 1 1090 3
 1603 000c 7B68     		ldr	r3, [r7, #4]
 1604 000e 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 1605 0012 012B     		cmp	r3, #1
 1606 0014 01D1     		bne	.L75
 1607              		.loc 1 1090 3 is_stmt 0 discriminator 1
 1608 0016 0223     		movs	r3, #2
 1609 0018 74E0     		b	.L76
 1610              	.L75:
 1611              		.loc 1 1090 3 discriminator 2
 1612 001a 7B68     		ldr	r3, [r7, #4]
 1613 001c 0122     		movs	r2, #1
 1614 001e 83F84520 		strb	r2, [r3, #69]
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to BUSY */
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 1615              		.loc 1 1093 15 is_stmt 1 discriminator 2
 1616 0022 7B68     		ldr	r3, [r7, #4]
 1617 0024 0222     		movs	r2, #2
 1618 0026 83F84420 		strb	r2, [r3, #68]
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Scan descriptors owned by CPU */
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter 
 1619              		.loc 1 1096 9 discriminator 2
 1620 002a 5AE0     		b	.L77
 1621              	.L82:
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Just for security */
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     descriptorscancounter++;
 1622              		.loc 1 1099 26
 1623 002c FB68     		ldr	r3, [r7, #12]
 1624 002e 0133     		adds	r3, r3, #1
 1625 0030 FB60     		str	r3, [r7, #12]
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if first segment in frame */
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & E
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS
 1626              		.loc 1 1103 13
 1627 0032 7B68     		ldr	r3, [r7, #4]
 1628 0034 9B6A     		ldr	r3, [r3, #40]
 1629              		.loc 1 1103 21
 1630 0036 1B68     		ldr	r3, [r3]
 1631              		.loc 1 1103 30
 1632 0038 03F44073 		and	r3, r3, #768
 1633              		.loc 1 1103 7
 1634 003c B3F5007F 		cmp	r3, #512
 1635 0040 0DD1     		bne	.L78
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     { 
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
ARM GAS  /tmp/cc39NdF4.s 			page 49


 1636              		.loc 1 1105 41
 1637 0042 7B68     		ldr	r3, [r7, #4]
 1638 0044 9A6A     		ldr	r2, [r3, #40]
 1639              		.loc 1 1105 35
 1640 0046 7B68     		ldr	r3, [r7, #4]
 1641 0048 1A63     		str	r2, [r3, #48]
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1U;   
 1642              		.loc 1 1106 35
 1643 004a 7B68     		ldr	r3, [r7, #4]
 1644 004c 0122     		movs	r2, #1
 1645 004e 9A63     		str	r2, [r3, #56]
1107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 1646              		.loc 1 1108 49
 1647 0050 7B68     		ldr	r3, [r7, #4]
 1648 0052 9B6A     		ldr	r3, [r3, #40]
 1649              		.loc 1 1108 57
 1650 0054 DB68     		ldr	r3, [r3, #12]
 1651              		.loc 1 1108 22
 1652 0056 1A46     		mov	r2, r3
 1653              		.loc 1 1108 20
 1654 0058 7B68     		ldr	r3, [r7, #4]
 1655 005a 9A62     		str	r2, [r3, #40]
 1656 005c 41E0     		b	.L77
 1657              	.L78:
1109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if intermediate segment */
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ET
1112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 1658              		.loc 1 1112 19
 1659 005e 7B68     		ldr	r3, [r7, #4]
 1660 0060 9B6A     		ldr	r3, [r3, #40]
 1661              		.loc 1 1112 27
 1662 0062 1B68     		ldr	r3, [r3]
 1663              		.loc 1 1112 36
 1664 0064 03F44073 		and	r3, r3, #768
 1665              		.loc 1 1112 13
 1666 0068 002B     		cmp	r3, #0
 1667 006a 0BD1     		bne	.L79
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Increment segment count */
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
 1668              		.loc 1 1115 26
 1669 006c 7B68     		ldr	r3, [r7, #4]
 1670 006e 9B6B     		ldr	r3, [r3, #56]
 1671              		.loc 1 1115 36
 1672 0070 5A1C     		adds	r2, r3, #1
 1673 0072 7B68     		ldr	r3, [r7, #4]
 1674 0074 9A63     		str	r2, [r3, #56]
1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 1675              		.loc 1 1117 48
 1676 0076 7B68     		ldr	r3, [r7, #4]
 1677 0078 9B6A     		ldr	r3, [r3, #40]
 1678              		.loc 1 1117 56
 1679 007a DB68     		ldr	r3, [r3, #12]
 1680              		.loc 1 1117 22
ARM GAS  /tmp/cc39NdF4.s 			page 50


 1681 007c 1A46     		mov	r2, r3
 1682              		.loc 1 1117 20
 1683 007e 7B68     		ldr	r3, [r7, #4]
 1684 0080 9A62     		str	r2, [r3, #40]
 1685 0082 2EE0     		b	.L77
 1686              	.L79:
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Should be last segment */
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     { 
1122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Last segment */
1123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 1687              		.loc 1 1123 41
 1688 0084 7B68     		ldr	r3, [r7, #4]
 1689 0086 9A6A     		ldr	r2, [r3, #40]
 1690              		.loc 1 1123 35
 1691 0088 7B68     		ldr	r3, [r7, #4]
 1692 008a 5A63     		str	r2, [r3, #52]
1124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Increment segment count */
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
 1693              		.loc 1 1126 26
 1694 008c 7B68     		ldr	r3, [r7, #4]
 1695 008e 9B6B     		ldr	r3, [r3, #56]
 1696              		.loc 1 1126 36
 1697 0090 5A1C     		adds	r2, r3, #1
 1698 0092 7B68     		ldr	r3, [r7, #4]
 1699 0094 9A63     		str	r2, [r3, #56]
1127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->RxFrameInfos.SegCount) == 1U)
 1700              		.loc 1 1129 30
 1701 0096 7B68     		ldr	r3, [r7, #4]
 1702 0098 9B6B     		ldr	r3, [r3, #56]
 1703              		.loc 1 1129 10
 1704 009a 012B     		cmp	r3, #1
 1705 009c 03D1     		bne	.L80
1130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 1706              		.loc 1 1131 43
 1707 009e 7B68     		ldr	r3, [r7, #4]
 1708 00a0 9A6A     		ldr	r2, [r3, #40]
 1709              		.loc 1 1131 37
 1710 00a2 7B68     		ldr	r3, [r7, #4]
 1711 00a4 1A63     		str	r2, [r3, #48]
 1712              	.L80:
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRA
 1713              		.loc 1 1135 42
 1714 00a6 7B68     		ldr	r3, [r7, #4]
 1715 00a8 9B6A     		ldr	r3, [r3, #40]
 1716              		.loc 1 1135 51
 1717 00aa 1B68     		ldr	r3, [r3]
 1718              		.loc 1 1135 80
 1719 00ac 1B0C     		lsrs	r3, r3, #16
ARM GAS  /tmp/cc39NdF4.s 			page 51


 1720 00ae C3F30D03 		ubfx	r3, r3, #0, #14
 1721              		.loc 1 1135 115
 1722 00b2 1A1F     		subs	r2, r3, #4
 1723              		.loc 1 1135 33
 1724 00b4 7B68     		ldr	r3, [r7, #4]
 1725 00b6 DA63     		str	r2, [r3, #60]
1136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the address of the buffer start address */ 
1138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 1726              		.loc 1 1138 55
 1727 00b8 7B68     		ldr	r3, [r7, #4]
 1728 00ba 1B6B     		ldr	r3, [r3, #48]
 1729              		.loc 1 1138 65
 1730 00bc 9A68     		ldr	r2, [r3, #8]
 1731              		.loc 1 1138 33
 1732 00be 7B68     		ldr	r3, [r7, #4]
 1733 00c0 1A64     		str	r2, [r3, #64]
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */      
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 1734              		.loc 1 1141 49
 1735 00c2 7B68     		ldr	r3, [r7, #4]
 1736 00c4 9B6A     		ldr	r3, [r3, #40]
 1737              		.loc 1 1141 57
 1738 00c6 DB68     		ldr	r3, [r3, #12]
 1739              		.loc 1 1141 22
 1740 00c8 1A46     		mov	r2, r3
 1741              		.loc 1 1141 20
 1742 00ca 7B68     		ldr	r3, [r7, #4]
 1743 00cc 9A62     		str	r2, [r3, #40]
1142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set HAL State to Ready */
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 1744              		.loc 1 1144 19
 1745 00ce 7B68     		ldr	r3, [r7, #4]
 1746 00d0 0122     		movs	r2, #1
 1747 00d2 83F84420 		strb	r2, [r3, #68]
1145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 1748              		.loc 1 1147 7
 1749 00d6 7B68     		ldr	r3, [r7, #4]
 1750 00d8 0022     		movs	r2, #0
 1751 00da 83F84520 		strb	r2, [r3, #69]
1148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return function status */
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_OK;
 1752              		.loc 1 1150 14
 1753 00de 0023     		movs	r3, #0
 1754 00e0 10E0     		b	.L76
 1755              	.L77:
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1756              		.loc 1 1096 16
 1757 00e2 7B68     		ldr	r3, [r7, #4]
 1758 00e4 9B6A     		ldr	r3, [r3, #40]
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1759              		.loc 1 1096 24
ARM GAS  /tmp/cc39NdF4.s 			page 52


 1760 00e6 1B68     		ldr	r3, [r3]
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1761              		.loc 1 1096 9
 1762 00e8 002B     		cmp	r3, #0
 1763 00ea 02DB     		blt	.L81
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1764              		.loc 1 1096 74 discriminator 1
 1765 00ec FB68     		ldr	r3, [r7, #12]
 1766 00ee 032B     		cmp	r3, #3
 1767 00f0 9CD9     		bls	.L82
 1768              	.L81:
1151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set HAL State to Ready */
1155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 1769              		.loc 1 1155 15
 1770 00f2 7B68     		ldr	r3, [r7, #4]
 1771 00f4 0122     		movs	r2, #1
 1772 00f6 83F84420 		strb	r2, [r3, #68]
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 1773              		.loc 1 1158 3
 1774 00fa 7B68     		ldr	r3, [r7, #4]
 1775 00fc 0022     		movs	r2, #0
 1776 00fe 83F84520 		strb	r2, [r3, #69]
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
 1777              		.loc 1 1161 10
 1778 0102 0123     		movs	r3, #1
 1779              	.L76:
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1780              		.loc 1 1162 1
 1781 0104 1846     		mov	r0, r3
 1782 0106 1437     		adds	r7, r7, #20
 1783              	.LCFI49:
 1784              		.cfi_def_cfa_offset 4
 1785 0108 BD46     		mov	sp, r7
 1786              	.LCFI50:
 1787              		.cfi_def_cfa_register 13
 1788              		@ sp needed
 1789 010a 5DF8047B 		ldr	r7, [sp], #4
 1790              	.LCFI51:
 1791              		.cfi_restore 7
 1792              		.cfi_def_cfa_offset 0
 1793 010e 7047     		bx	lr
 1794              		.cfi_endproc
 1795              	.LFE138:
 1797              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 1798              		.align	1
 1799              		.global	HAL_ETH_IRQHandler
 1800              		.syntax unified
 1801              		.thumb
 1802              		.thumb_func
 1803              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc39NdF4.s 			page 53


 1805              	HAL_ETH_IRQHandler:
 1806              	.LFB139:
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
1166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 1807              		.loc 1 1171 1
 1808              		.cfi_startproc
 1809              		@ args = 0, pretend = 0, frame = 8
 1810              		@ frame_needed = 1, uses_anonymous_args = 0
 1811 0000 80B5     		push	{r7, lr}
 1812              	.LCFI52:
 1813              		.cfi_def_cfa_offset 8
 1814              		.cfi_offset 7, -8
 1815              		.cfi_offset 14, -4
 1816 0002 82B0     		sub	sp, sp, #8
 1817              	.LCFI53:
 1818              		.cfi_def_cfa_offset 16
 1819 0004 00AF     		add	r7, sp, #0
 1820              	.LCFI54:
 1821              		.cfi_def_cfa_register 7
 1822 0006 7860     		str	r0, [r7, #4]
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Frame received */
1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 1823              		.loc 1 1173 7
 1824 0008 7B68     		ldr	r3, [r7, #4]
 1825 000a 1B68     		ldr	r3, [r3]
 1826 000c 03F58053 		add	r3, r3, #4096
 1827 0010 1433     		adds	r3, r3, #20
 1828 0012 1B68     		ldr	r3, [r3]
 1829 0014 03F04003 		and	r3, r3, #64
 1830              		.loc 1 1173 6
 1831 0018 402B     		cmp	r3, #64
 1832 001a 12D1     		bne	.L84
1174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*Call registered Receive complete callback*/
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxCpltCallback(heth);
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Receive complete callback */
1180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_RxCpltCallback(heth);
 1833              		.loc 1 1180 5
 1834 001c 7868     		ldr	r0, [r7, #4]
 1835 001e FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Clear the Eth DMA Rx IT pending bits */
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 1836              		.loc 1 1184 5
 1837 0022 7B68     		ldr	r3, [r7, #4]
 1838 0024 1B68     		ldr	r3, [r3]
 1839 0026 03F58053 		add	r3, r3, #4096
ARM GAS  /tmp/cc39NdF4.s 			page 54


 1840 002a 1433     		adds	r3, r3, #20
 1841 002c 4022     		movs	r2, #64
 1842 002e 1A60     		str	r2, [r3]
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set HAL State to Ready */
1187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 1843              		.loc 1 1187 17
 1844 0030 7B68     		ldr	r3, [r7, #4]
 1845 0032 0122     		movs	r2, #1
 1846 0034 83F84420 		strb	r2, [r3, #68]
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
1190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 1847              		.loc 1 1190 5
 1848 0038 7B68     		ldr	r3, [r7, #4]
 1849 003a 0022     		movs	r2, #0
 1850 003c 83F84520 		strb	r2, [r3, #69]
 1851 0040 1BE0     		b	.L85
 1852              	.L84:
1191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Frame transmitted */
1194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 1853              		.loc 1 1194 12
 1854 0042 7B68     		ldr	r3, [r7, #4]
 1855 0044 1B68     		ldr	r3, [r3]
 1856 0046 03F58053 		add	r3, r3, #4096
 1857 004a 1433     		adds	r3, r3, #20
 1858 004c 1B68     		ldr	r3, [r3]
 1859 004e 03F00103 		and	r3, r3, #1
 1860              		.loc 1 1194 11
 1861 0052 012B     		cmp	r3, #1
 1862 0054 11D1     		bne	.L85
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*  Call resgistered Transfer complete callback*/
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxCpltCallback(heth);
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Transfer complete callback */
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_TxCpltCallback(heth);
 1863              		.loc 1 1201 5
 1864 0056 7868     		ldr	r0, [r7, #4]
 1865 0058 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the Eth DMA Tx IT pending bits */
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 1866              		.loc 1 1205 5
 1867 005c 7B68     		ldr	r3, [r7, #4]
 1868 005e 1B68     		ldr	r3, [r3]
 1869 0060 03F58053 		add	r3, r3, #4096
 1870 0064 1433     		adds	r3, r3, #20
 1871 0066 0122     		movs	r2, #1
 1872 0068 1A60     		str	r2, [r3]
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set HAL State to Ready */
1208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
ARM GAS  /tmp/cc39NdF4.s 			page 55


 1873              		.loc 1 1208 17
 1874 006a 7B68     		ldr	r3, [r7, #4]
 1875 006c 0122     		movs	r2, #1
 1876 006e 83F84420 		strb	r2, [r3, #68]
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
1211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 1877              		.loc 1 1211 5
 1878 0072 7B68     		ldr	r3, [r7, #4]
 1879 0074 0022     		movs	r2, #0
 1880 0076 83F84520 		strb	r2, [r3, #69]
 1881              	.L85:
1212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear the interrupt flags */
1215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 1882              		.loc 1 1215 3
 1883 007a 7B68     		ldr	r3, [r7, #4]
 1884 007c 1B68     		ldr	r3, [r3]
 1885 007e 03F58053 		add	r3, r3, #4096
 1886 0082 1433     		adds	r3, r3, #20
 1887 0084 4FF48032 		mov	r2, #65536
 1888 0088 1A60     		str	r2, [r3]
1216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* ETH DMA Error */
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 1889              		.loc 1 1218 6
 1890 008a 7B68     		ldr	r3, [r7, #4]
 1891 008c 1B68     		ldr	r3, [r3]
 1892 008e 03F58053 		add	r3, r3, #4096
 1893 0092 1433     		adds	r3, r3, #20
 1894 0094 1B68     		ldr	r3, [r3]
 1895 0096 03F40043 		and	r3, r3, #32768
 1896              		.loc 1 1218 5
 1897 009a B3F5004F 		cmp	r3, #32768
 1898 009e 12D1     		bne	.L87
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->DMAErrorCallback(heth);
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet Error callback */
1224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_ErrorCallback(heth);
 1899              		.loc 1 1224 5
 1900 00a0 7868     		ldr	r0, [r7, #4]
 1901 00a2 FFF7FEFF 		bl	HAL_ETH_ErrorCallback
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the interrupt flags */
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 1902              		.loc 1 1228 5
 1903 00a6 7B68     		ldr	r3, [r7, #4]
 1904 00a8 1B68     		ldr	r3, [r3]
 1905 00aa 03F58053 		add	r3, r3, #4096
 1906 00ae 1433     		adds	r3, r3, #20
 1907 00b0 4FF40042 		mov	r2, #32768
 1908 00b4 1A60     		str	r2, [r3]
1229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
ARM GAS  /tmp/cc39NdF4.s 			page 56


1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set HAL State to Ready */
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 1909              		.loc 1 1231 17
 1910 00b6 7B68     		ldr	r3, [r7, #4]
 1911 00b8 0122     		movs	r2, #1
 1912 00ba 83F84420 		strb	r2, [r3, #68]
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 1913              		.loc 1 1234 5
 1914 00be 7B68     		ldr	r3, [r7, #4]
 1915 00c0 0022     		movs	r2, #0
 1916 00c2 83F84520 		strb	r2, [r3, #69]
 1917              	.L87:
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1918              		.loc 1 1236 1
 1919 00c6 00BF     		nop
 1920 00c8 0837     		adds	r7, r7, #8
 1921              	.LCFI55:
 1922              		.cfi_def_cfa_offset 8
 1923 00ca BD46     		mov	sp, r7
 1924              	.LCFI56:
 1925              		.cfi_def_cfa_register 13
 1926              		@ sp needed
 1927 00cc 80BD     		pop	{r7, pc}
 1928              		.cfi_endproc
 1929              	.LFE139:
 1931              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 1932              		.align	1
 1933              		.weak	HAL_ETH_TxCpltCallback
 1934              		.syntax unified
 1935              		.thumb
 1936              		.thumb_func
 1937              		.fpu fpv4-sp-d16
 1939              	HAL_ETH_TxCpltCallback:
 1940              	.LFB140:
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 1941              		.loc 1 1245 1
 1942              		.cfi_startproc
 1943              		@ args = 0, pretend = 0, frame = 8
 1944              		@ frame_needed = 1, uses_anonymous_args = 0
 1945              		@ link register save eliminated.
 1946 0000 80B4     		push	{r7}
 1947              	.LCFI57:
 1948              		.cfi_def_cfa_offset 4
 1949              		.cfi_offset 7, -4
 1950 0002 83B0     		sub	sp, sp, #12
 1951              	.LCFI58:
ARM GAS  /tmp/cc39NdF4.s 			page 57


 1952              		.cfi_def_cfa_offset 16
 1953 0004 00AF     		add	r7, sp, #0
 1954              	.LCFI59:
 1955              		.cfi_def_cfa_register 7
 1956 0006 7860     		str	r0, [r7, #4]
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1957              		.loc 1 1251 1
 1958 0008 00BF     		nop
 1959 000a 0C37     		adds	r7, r7, #12
 1960              	.LCFI60:
 1961              		.cfi_def_cfa_offset 4
 1962 000c BD46     		mov	sp, r7
 1963              	.LCFI61:
 1964              		.cfi_def_cfa_register 13
 1965              		@ sp needed
 1966 000e 5DF8047B 		ldr	r7, [sp], #4
 1967              	.LCFI62:
 1968              		.cfi_restore 7
 1969              		.cfi_def_cfa_offset 0
 1970 0012 7047     		bx	lr
 1971              		.cfi_endproc
 1972              	.LFE140:
 1974              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 1975              		.align	1
 1976              		.weak	HAL_ETH_RxCpltCallback
 1977              		.syntax unified
 1978              		.thumb
 1979              		.thumb_func
 1980              		.fpu fpv4-sp-d16
 1982              	HAL_ETH_RxCpltCallback:
 1983              	.LFB141:
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 1984              		.loc 1 1260 1
 1985              		.cfi_startproc
 1986              		@ args = 0, pretend = 0, frame = 8
 1987              		@ frame_needed = 1, uses_anonymous_args = 0
 1988              		@ link register save eliminated.
 1989 0000 80B4     		push	{r7}
 1990              	.LCFI63:
 1991              		.cfi_def_cfa_offset 4
 1992              		.cfi_offset 7, -4
 1993 0002 83B0     		sub	sp, sp, #12
 1994              	.LCFI64:
 1995              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc39NdF4.s 			page 58


 1996 0004 00AF     		add	r7, sp, #0
 1997              	.LCFI65:
 1998              		.cfi_def_cfa_register 7
 1999 0006 7860     		str	r0, [r7, #4]
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2000              		.loc 1 1266 1
 2001 0008 00BF     		nop
 2002 000a 0C37     		adds	r7, r7, #12
 2003              	.LCFI66:
 2004              		.cfi_def_cfa_offset 4
 2005 000c BD46     		mov	sp, r7
 2006              	.LCFI67:
 2007              		.cfi_def_cfa_register 13
 2008              		@ sp needed
 2009 000e 5DF8047B 		ldr	r7, [sp], #4
 2010              	.LCFI68:
 2011              		.cfi_restore 7
 2012              		.cfi_def_cfa_offset 0
 2013 0012 7047     		bx	lr
 2014              		.cfi_endproc
 2015              	.LFE141:
 2017              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 2018              		.align	1
 2019              		.weak	HAL_ETH_ErrorCallback
 2020              		.syntax unified
 2021              		.thumb
 2022              		.thumb_func
 2023              		.fpu fpv4-sp-d16
 2025              	HAL_ETH_ErrorCallback:
 2026              	.LFB142:
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
1275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 2027              		.loc 1 1275 1
 2028              		.cfi_startproc
 2029              		@ args = 0, pretend = 0, frame = 8
 2030              		@ frame_needed = 1, uses_anonymous_args = 0
 2031              		@ link register save eliminated.
 2032 0000 80B4     		push	{r7}
 2033              	.LCFI69:
 2034              		.cfi_def_cfa_offset 4
 2035              		.cfi_offset 7, -4
 2036 0002 83B0     		sub	sp, sp, #12
 2037              	.LCFI70:
 2038              		.cfi_def_cfa_offset 16
 2039 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc39NdF4.s 			page 59


 2040              	.LCFI71:
 2041              		.cfi_def_cfa_register 7
 2042 0006 7860     		str	r0, [r7, #4]
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2043              		.loc 1 1281 1
 2044 0008 00BF     		nop
 2045 000a 0C37     		adds	r7, r7, #12
 2046              	.LCFI72:
 2047              		.cfi_def_cfa_offset 4
 2048 000c BD46     		mov	sp, r7
 2049              	.LCFI73:
 2050              		.cfi_def_cfa_register 13
 2051              		@ sp needed
 2052 000e 5DF8047B 		ldr	r7, [sp], #4
 2053              	.LCFI74:
 2054              		.cfi_restore 7
 2055              		.cfi_def_cfa_offset 0
 2056 0012 7047     		bx	lr
 2057              		.cfi_endproc
 2058              	.LFE142:
 2060              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 2061              		.align	1
 2062              		.global	HAL_ETH_ReadPHYRegister
 2063              		.syntax unified
 2064              		.thumb
 2065              		.thumb_func
 2066              		.fpu fpv4-sp-d16
 2068              	HAL_ETH_ReadPHYRegister:
 2069              	.LFB143:
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Reads a PHY register
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module                  
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param PHYReg PHY register address, is the index of one of the 32 PHY register. 
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                This parameter can be one of the following values: 
1289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                   PHY_BCR: Transceiver Basic Control Register, 
1290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                   PHY_BSR: Transceiver Basic Status Register.   
1291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                   More PHY register could be read depending on the used PHY
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param RegValue PHY register value                  
1293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegVa
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 2070              		.loc 1 1296 1
 2071              		.cfi_startproc
 2072              		@ args = 0, pretend = 0, frame = 24
 2073              		@ frame_needed = 1, uses_anonymous_args = 0
 2074 0000 80B5     		push	{r7, lr}
 2075              	.LCFI75:
 2076              		.cfi_def_cfa_offset 8
 2077              		.cfi_offset 7, -8
ARM GAS  /tmp/cc39NdF4.s 			page 60


 2078              		.cfi_offset 14, -4
 2079 0002 86B0     		sub	sp, sp, #24
 2080              	.LCFI76:
 2081              		.cfi_def_cfa_offset 32
 2082 0004 00AF     		add	r7, sp, #0
 2083              	.LCFI77:
 2084              		.cfi_def_cfa_register 7
 2085 0006 F860     		str	r0, [r7, #12]
 2086 0008 0B46     		mov	r3, r1
 2087 000a 7A60     		str	r2, [r7, #4]
 2088 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;     
 2089              		.loc 1 1297 12
 2090 000e 0023     		movs	r3, #0
 2091 0010 7B61     		str	r3, [r7, #20]
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart = 0U;
 2092              		.loc 1 1298 12
 2093 0012 0023     		movs	r3, #0
 2094 0014 3B61     		str	r3, [r7, #16]
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH peripheral state */
1304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_BUSY_RD)
 2095              		.loc 1 1304 10
 2096 0016 FB68     		ldr	r3, [r7, #12]
 2097 0018 93F84430 		ldrb	r3, [r3, #68]
 2098 001c DBB2     		uxtb	r3, r3
 2099              		.loc 1 1304 5
 2100 001e 822B     		cmp	r3, #130
 2101 0020 01D1     		bne	.L92
1305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_BUSY;
 2102              		.loc 1 1306 12
 2103 0022 0223     		movs	r3, #2
 2104 0024 50E0     		b	.L93
 2105              	.L92:
1307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_RD */
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_RD;
 2106              		.loc 1 1309 15
 2107 0026 FB68     		ldr	r3, [r7, #12]
 2108 0028 8222     		movs	r2, #130
 2109 002a 83F84420 		strb	r2, [r3, #68]
1310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
 2110              		.loc 1 1312 17
 2111 002e FB68     		ldr	r3, [r7, #12]
 2112 0030 1B68     		ldr	r3, [r3]
 2113              		.loc 1 1312 11
 2114 0032 1B69     		ldr	r3, [r3, #16]
 2115 0034 7B61     		str	r3, [r7, #20]
1313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
ARM GAS  /tmp/cc39NdF4.s 			page 61


 2116              		.loc 1 1315 11
 2117 0036 7B69     		ldr	r3, [r7, #20]
 2118 0038 03F01C03 		and	r3, r3, #28
 2119 003c 7B61     		str	r3, [r7, #20]
1316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII address register value */
1318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device add
 2120              		.loc 1 1318 35
 2121 003e FB68     		ldr	r3, [r7, #12]
 2122 0040 1B8A     		ldrh	r3, [r3, #16]
 2123              		.loc 1 1318 47
 2124 0042 DB02     		lsls	r3, r3, #11
 2125              		.loc 1 1318 55
 2126 0044 9BB2     		uxth	r3, r3
 2127              		.loc 1 1318 11
 2128 0046 7A69     		ldr	r2, [r7, #20]
 2129 0048 1343     		orrs	r3, r3, r2
 2130 004a 7B61     		str	r3, [r7, #20]
1319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register a
 2131              		.loc 1 1319 15
 2132 004c 7B89     		ldrh	r3, [r7, #10]
 2133              		.loc 1 1319 31
 2134 004e 9B01     		lsls	r3, r3, #6
 2135              		.loc 1 1319 37
 2136 0050 03F4F863 		and	r3, r3, #1984
 2137              		.loc 1 1319 11
 2138 0054 7A69     		ldr	r2, [r7, #20]
 2139 0056 1343     		orrs	r3, r3, r2
 2140 0058 7B61     		str	r3, [r7, #20]
1320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 2141              		.loc 1 1320 11
 2142 005a 7B69     		ldr	r3, [r7, #20]
 2143 005c 23F00203 		bic	r3, r3, #2
 2144 0060 7B61     		str	r3, [r7, #20]
1321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 2145              		.loc 1 1321 11
 2146 0062 7B69     		ldr	r3, [r7, #20]
 2147 0064 43F00103 		orr	r3, r3, #1
 2148 0068 7B61     		str	r3, [r7, #20]
1322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
 2149              		.loc 1 1324 7
 2150 006a FB68     		ldr	r3, [r7, #12]
 2151 006c 1B68     		ldr	r3, [r3]
 2152              		.loc 1 1324 28
 2153 006e 7A69     		ldr	r2, [r7, #20]
 2154 0070 1A61     		str	r2, [r3, #16]
1325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
1327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 2155              		.loc 1 1327 15
 2156 0072 FFF7FEFF 		bl	HAL_GetTick
 2157 0076 3861     		str	r0, [r7, #16]
1328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
ARM GAS  /tmp/cc39NdF4.s 			page 62


 2158              		.loc 1 1330 8
 2159 0078 15E0     		b	.L94
 2160              	.L96:
1331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
1333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 2161              		.loc 1 1333 9
 2162 007a FFF7FEFF 		bl	HAL_GetTick
 2163 007e 0246     		mov	r2, r0
 2164              		.loc 1 1333 23
 2165 0080 3B69     		ldr	r3, [r7, #16]
 2166 0082 D31A     		subs	r3, r2, r3
 2167              		.loc 1 1333 7
 2168 0084 B3F5803F 		cmp	r3, #65536
 2169 0088 09D3     		bcc	.L95
1334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_READY;
 2170              		.loc 1 1335 18
 2171 008a FB68     		ldr	r3, [r7, #12]
 2172 008c 0122     		movs	r2, #1
 2173 008e 83F84420 		strb	r2, [r3, #68]
1336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
1338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 2174              		.loc 1 1338 7
 2175 0092 FB68     		ldr	r3, [r7, #12]
 2176 0094 0022     		movs	r2, #0
 2177 0096 83F84520 		strb	r2, [r3, #69]
1339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_TIMEOUT;
 2178              		.loc 1 1340 14
 2179 009a 0323     		movs	r3, #3
 2180 009c 14E0     		b	.L93
 2181              	.L95:
1341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
 2182              		.loc 1 1343 19
 2183 009e FB68     		ldr	r3, [r7, #12]
 2184 00a0 1B68     		ldr	r3, [r3]
 2185              		.loc 1 1343 13
 2186 00a2 1B69     		ldr	r3, [r3, #16]
 2187 00a4 7B61     		str	r3, [r7, #20]
 2188              	.L94:
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2189              		.loc 1 1330 18
 2190 00a6 7B69     		ldr	r3, [r7, #20]
 2191 00a8 03F00103 		and	r3, r3, #1
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2192              		.loc 1 1330 8
 2193 00ac 002B     		cmp	r3, #0
 2194 00ae E4D1     		bne	.L96
1344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get MACMIIDR value */
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 2195              		.loc 1 1347 30
ARM GAS  /tmp/cc39NdF4.s 			page 63


 2196 00b0 FB68     		ldr	r3, [r7, #12]
 2197 00b2 1B68     		ldr	r3, [r3]
 2198              		.loc 1 1347 40
 2199 00b4 5B69     		ldr	r3, [r3, #20]
 2200              		.loc 1 1347 15
 2201 00b6 9BB2     		uxth	r3, r3
 2202 00b8 1A46     		mov	r2, r3
 2203              		.loc 1 1347 13
 2204 00ba 7B68     		ldr	r3, [r7, #4]
 2205 00bc 1A60     		str	r2, [r3]
1348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 2206              		.loc 1 1350 15
 2207 00be FB68     		ldr	r3, [r7, #12]
 2208 00c0 0122     		movs	r2, #1
 2209 00c2 83F84420 		strb	r2, [r3, #68]
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 2210              		.loc 1 1353 10
 2211 00c6 0023     		movs	r3, #0
 2212              	.L93:
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2213              		.loc 1 1354 1
 2214 00c8 1846     		mov	r0, r3
 2215 00ca 1837     		adds	r7, r7, #24
 2216              	.LCFI78:
 2217              		.cfi_def_cfa_offset 8
 2218 00cc BD46     		mov	sp, r7
 2219              	.LCFI79:
 2220              		.cfi_def_cfa_register 13
 2221              		@ sp needed
 2222 00ce 80BD     		pop	{r7, pc}
 2223              		.cfi_endproc
 2224              	.LFE143:
 2226              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 2227              		.align	1
 2228              		.global	HAL_ETH_WritePHYRegister
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
 2232              		.fpu fpv4-sp-d16
 2234              	HAL_ETH_WritePHYRegister:
 2235              	.LFB144:
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Writes to a PHY register.
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg PHY register address, is the index of one of the 32 PHY register. 
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values: 
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             PHY_BCR: Transceiver Control Register.  
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             More PHY register could be written depending on the used PHY
1364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RegValue the value to write
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/cc39NdF4.s 			page 64


1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegVa
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 2236              		.loc 1 1368 1
 2237              		.cfi_startproc
 2238              		@ args = 0, pretend = 0, frame = 24
 2239              		@ frame_needed = 1, uses_anonymous_args = 0
 2240 0000 80B5     		push	{r7, lr}
 2241              	.LCFI80:
 2242              		.cfi_def_cfa_offset 8
 2243              		.cfi_offset 7, -8
 2244              		.cfi_offset 14, -4
 2245 0002 86B0     		sub	sp, sp, #24
 2246              	.LCFI81:
 2247              		.cfi_def_cfa_offset 32
 2248 0004 00AF     		add	r7, sp, #0
 2249              	.LCFI82:
 2250              		.cfi_def_cfa_register 7
 2251 0006 F860     		str	r0, [r7, #12]
 2252 0008 0B46     		mov	r3, r1
 2253 000a 7A60     		str	r2, [r7, #4]
 2254 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2255              		.loc 1 1369 12
 2256 000e 0023     		movs	r3, #0
 2257 0010 7B61     		str	r3, [r7, #20]
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart = 0U;
 2258              		.loc 1 1370 12
 2259 0012 0023     		movs	r3, #0
 2260 0014 3B61     		str	r3, [r7, #16]
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
1373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH peripheral state */
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_BUSY_WR)
 2261              		.loc 1 1376 10
 2262 0016 FB68     		ldr	r3, [r7, #12]
 2263 0018 93F84430 		ldrb	r3, [r3, #68]
 2264 001c DBB2     		uxtb	r3, r3
 2265              		.loc 1 1376 5
 2266 001e 422B     		cmp	r3, #66
 2267 0020 01D1     		bne	.L98
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_BUSY;
 2268              		.loc 1 1378 12
 2269 0022 0223     		movs	r3, #2
 2270 0024 4EE0     		b	.L99
 2271              	.L98:
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_WR */
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_WR;
 2272              		.loc 1 1381 15
 2273 0026 FB68     		ldr	r3, [r7, #12]
 2274 0028 4222     		movs	r2, #66
 2275 002a 83F84420 		strb	r2, [r3, #68]
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
ARM GAS  /tmp/cc39NdF4.s 			page 65


1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
 2276              		.loc 1 1384 17
 2277 002e FB68     		ldr	r3, [r7, #12]
 2278 0030 1B68     		ldr	r3, [r3]
 2279              		.loc 1 1384 11
 2280 0032 1B69     		ldr	r3, [r3, #16]
 2281 0034 7B61     		str	r3, [r7, #20]
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 2282              		.loc 1 1387 11
 2283 0036 7B69     		ldr	r3, [r7, #20]
 2284 0038 03F01C03 		and	r3, r3, #28
 2285 003c 7B61     		str	r3, [r7, #20]
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII register address value */
1390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device addre
 2286              		.loc 1 1390 35
 2287 003e FB68     		ldr	r3, [r7, #12]
 2288 0040 1B8A     		ldrh	r3, [r3, #16]
 2289              		.loc 1 1390 46
 2290 0042 DB02     		lsls	r3, r3, #11
 2291              		.loc 1 1390 53
 2292 0044 9BB2     		uxth	r3, r3
 2293              		.loc 1 1390 11
 2294 0046 7A69     		ldr	r2, [r7, #20]
 2295 0048 1343     		orrs	r3, r3, r2
 2296 004a 7B61     		str	r3, [r7, #20]
1391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register add
 2297              		.loc 1 1391 15
 2298 004c 7B89     		ldrh	r3, [r7, #10]
 2299              		.loc 1 1391 31
 2300 004e 9B01     		lsls	r3, r3, #6
 2301              		.loc 1 1391 37
 2302 0050 03F4F863 		and	r3, r3, #1984
 2303              		.loc 1 1391 11
 2304 0054 7A69     		ldr	r2, [r7, #20]
 2305 0056 1343     		orrs	r3, r3, r2
 2306 0058 7B61     		str	r3, [r7, #20]
1392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 2307              		.loc 1 1392 11
 2308 005a 7B69     		ldr	r3, [r7, #20]
 2309 005c 43F00203 		orr	r3, r3, #2
 2310 0060 7B61     		str	r3, [r7, #20]
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 2311              		.loc 1 1393 11
 2312 0062 7B69     		ldr	r3, [r7, #20]
 2313 0064 43F00103 		orr	r3, r3, #1
 2314 0068 7B61     		str	r3, [r7, #20]
1394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Give the value to the MII data register */
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
 2315              		.loc 1 1396 30
 2316 006a 7B68     		ldr	r3, [r7, #4]
 2317 006c 9AB2     		uxth	r2, r3
 2318              		.loc 1 1396 7
 2319 006e FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/cc39NdF4.s 			page 66


 2320 0070 1B68     		ldr	r3, [r3]
 2321              		.loc 1 1396 28
 2322 0072 5A61     		str	r2, [r3, #20]
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
 2323              		.loc 1 1399 7
 2324 0074 FB68     		ldr	r3, [r7, #12]
 2325 0076 1B68     		ldr	r3, [r3]
 2326              		.loc 1 1399 28
 2327 0078 7A69     		ldr	r2, [r7, #20]
 2328 007a 1A61     		str	r2, [r3, #16]
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 2329              		.loc 1 1402 15
 2330 007c FFF7FEFF 		bl	HAL_GetTick
 2331 0080 3861     		str	r0, [r7, #16]
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 2332              		.loc 1 1405 8
 2333 0082 15E0     		b	.L100
 2334              	.L102:
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 2335              		.loc 1 1408 9
 2336 0084 FFF7FEFF 		bl	HAL_GetTick
 2337 0088 0246     		mov	r2, r0
 2338              		.loc 1 1408 23
 2339 008a 3B69     		ldr	r3, [r7, #16]
 2340 008c D31A     		subs	r3, r2, r3
 2341              		.loc 1 1408 7
 2342 008e B3F5803F 		cmp	r3, #65536
 2343 0092 09D3     		bcc	.L101
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_READY;
 2344              		.loc 1 1410 18
 2345 0094 FB68     		ldr	r3, [r7, #12]
 2346 0096 0122     		movs	r2, #1
 2347 0098 83F84420 		strb	r2, [r3, #68]
1411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
1413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 2348              		.loc 1 1413 7
 2349 009c FB68     		ldr	r3, [r7, #12]
 2350 009e 0022     		movs	r2, #0
 2351 00a0 83F84520 		strb	r2, [r3, #69]
1414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_TIMEOUT;
 2352              		.loc 1 1415 14
 2353 00a4 0323     		movs	r3, #3
 2354 00a6 0DE0     		b	.L99
 2355              	.L101:
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
ARM GAS  /tmp/cc39NdF4.s 			page 67


1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
 2356              		.loc 1 1418 19
 2357 00a8 FB68     		ldr	r3, [r7, #12]
 2358 00aa 1B68     		ldr	r3, [r3]
 2359              		.loc 1 1418 13
 2360 00ac 1B69     		ldr	r3, [r3, #16]
 2361 00ae 7B61     		str	r3, [r7, #20]
 2362              	.L100:
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2363              		.loc 1 1405 18
 2364 00b0 7B69     		ldr	r3, [r7, #20]
 2365 00b2 03F00103 		and	r3, r3, #1
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2366              		.loc 1 1405 8
 2367 00b6 002B     		cmp	r3, #0
 2368 00b8 E4D1     		bne	.L102
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 2369              		.loc 1 1422 15
 2370 00ba FB68     		ldr	r3, [r7, #12]
 2371 00bc 0122     		movs	r2, #1
 2372 00be 83F84420 		strb	r2, [r3, #68]
1423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK; 
 2373              		.loc 1 1425 10
 2374 00c2 0023     		movs	r3, #0
 2375              	.L99:
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2376              		.loc 1 1426 1
 2377 00c4 1846     		mov	r0, r3
 2378 00c6 1837     		adds	r7, r7, #24
 2379              	.LCFI83:
 2380              		.cfi_def_cfa_offset 8
 2381 00c8 BD46     		mov	sp, r7
 2382              	.LCFI84:
 2383              		.cfi_def_cfa_register 13
 2384              		@ sp needed
 2385 00ca 80BD     		pop	{r7, pc}
 2386              		.cfi_endproc
 2387              	.LFE144:
 2389              		.section	.text.HAL_ETH_Start,"ax",%progbits
 2390              		.align	1
 2391              		.global	HAL_ETH_Start
 2392              		.syntax unified
 2393              		.thumb
 2394              		.thumb_func
 2395              		.fpu fpv4-sp-d16
 2397              	HAL_ETH_Start:
 2398              	.LFB145:
1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc39NdF4.s 			page 68


1432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
1433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  *  @brief    Peripheral Control functions 
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  *
1435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim   
1436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ##### Peripheral Control functions #####
1438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================  
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     [..]  This section provides functions allowing to:
1440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Enable MAC and DMA transmission and reception.
1441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_Start();
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Disable MAC and DMA transmission and reception. 
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_Stop();
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Set the MAC configuration in runtime mode
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigMAC();
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Set the DMA configuration in runtime mode
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigDMA();
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
1450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
1451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  /**
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission 
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
 2399              		.loc 1 1460 1
 2400              		.cfi_startproc
 2401              		@ args = 0, pretend = 0, frame = 8
 2402              		@ frame_needed = 1, uses_anonymous_args = 0
 2403 0000 80B5     		push	{r7, lr}
 2404              	.LCFI85:
 2405              		.cfi_def_cfa_offset 8
 2406              		.cfi_offset 7, -8
 2407              		.cfi_offset 14, -4
 2408 0002 82B0     		sub	sp, sp, #8
 2409              	.LCFI86:
 2410              		.cfi_def_cfa_offset 16
 2411 0004 00AF     		add	r7, sp, #0
 2412              	.LCFI87:
 2413              		.cfi_def_cfa_register 7
 2414 0006 7860     		str	r0, [r7, #4]
1461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 2415              		.loc 1 1462 3
 2416 0008 7B68     		ldr	r3, [r7, #4]
 2417 000a 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2418 000e 012B     		cmp	r3, #1
 2419 0010 01D1     		bne	.L104
 2420              		.loc 1 1462 3 is_stmt 0 discriminator 1
 2421 0012 0223     		movs	r3, #2
 2422 0014 1FE0     		b	.L105
 2423              	.L104:
 2424              		.loc 1 1462 3 discriminator 2
ARM GAS  /tmp/cc39NdF4.s 			page 69


 2425 0016 7B68     		ldr	r3, [r7, #4]
 2426 0018 0122     		movs	r2, #1
 2427 001a 83F84520 		strb	r2, [r3, #69]
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 2428              		.loc 1 1465 15 is_stmt 1 discriminator 2
 2429 001e 7B68     		ldr	r3, [r7, #4]
 2430 0020 0222     		movs	r2, #2
 2431 0022 83F84420 		strb	r2, [r3, #68]
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable transmit state machine of the MAC for transmission on the MII */
1468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACTransmissionEnable(heth);
 2432              		.loc 1 1468 3 discriminator 2
 2433 0026 7868     		ldr	r0, [r7, #4]
 2434 0028 FFF7FEFF 		bl	ETH_MACTransmissionEnable
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable receive state machine of the MAC for reception from the MII */
1471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACReceptionEnable(heth);
 2435              		.loc 1 1471 3 discriminator 2
 2436 002c 7868     		ldr	r0, [r7, #4]
 2437 002e FFF7FEFF 		bl	ETH_MACReceptionEnable
1472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Flush Transmit FIFO */
1474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
 2438              		.loc 1 1474 3 discriminator 2
 2439 0032 7868     		ldr	r0, [r7, #4]
 2440 0034 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
1475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Start DMA transmission */
1477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATransmissionEnable(heth);
 2441              		.loc 1 1477 3 discriminator 2
 2442 0038 7868     		ldr	r0, [r7, #4]
 2443 003a FFF7FEFF 		bl	ETH_DMATransmissionEnable
1478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Start DMA reception */
1480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAReceptionEnable(heth);
 2444              		.loc 1 1480 3 discriminator 2
 2445 003e 7868     		ldr	r0, [r7, #4]
 2446 0040 FFF7FEFF 		bl	ETH_DMAReceptionEnable
1481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH state to READY*/
1483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 2447              		.loc 1 1483 14 discriminator 2
 2448 0044 7B68     		ldr	r3, [r7, #4]
 2449 0046 0122     		movs	r2, #1
 2450 0048 83F84420 		strb	r2, [r3, #68]
1484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 2451              		.loc 1 1486 3 discriminator 2
 2452 004c 7B68     		ldr	r3, [r7, #4]
 2453 004e 0022     		movs	r2, #0
 2454 0050 83F84520 		strb	r2, [r3, #69]
1487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
ARM GAS  /tmp/cc39NdF4.s 			page 70


 2455              		.loc 1 1489 10 discriminator 2
 2456 0054 0023     		movs	r3, #0
 2457              	.L105:
1490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2458              		.loc 1 1490 1
 2459 0056 1846     		mov	r0, r3
 2460 0058 0837     		adds	r7, r7, #8
 2461              	.LCFI88:
 2462              		.cfi_def_cfa_offset 8
 2463 005a BD46     		mov	sp, r7
 2464              	.LCFI89:
 2465              		.cfi_def_cfa_register 13
 2466              		@ sp needed
 2467 005c 80BD     		pop	{r7, pc}
 2468              		.cfi_endproc
 2469              	.LFE145:
 2471              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2472              		.align	1
 2473              		.global	HAL_ETH_Stop
 2474              		.syntax unified
 2475              		.thumb
 2476              		.thumb_func
 2477              		.fpu fpv4-sp-d16
 2479              	HAL_ETH_Stop:
 2480              	.LFB146:
1491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission 
1494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
1499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
 2481              		.loc 1 1499 1
 2482              		.cfi_startproc
 2483              		@ args = 0, pretend = 0, frame = 8
 2484              		@ frame_needed = 1, uses_anonymous_args = 0
 2485 0000 80B5     		push	{r7, lr}
 2486              	.LCFI90:
 2487              		.cfi_def_cfa_offset 8
 2488              		.cfi_offset 7, -8
 2489              		.cfi_offset 14, -4
 2490 0002 82B0     		sub	sp, sp, #8
 2491              	.LCFI91:
 2492              		.cfi_def_cfa_offset 16
 2493 0004 00AF     		add	r7, sp, #0
 2494              	.LCFI92:
 2495              		.cfi_def_cfa_register 7
 2496 0006 7860     		str	r0, [r7, #4]
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 2497              		.loc 1 1501 3
 2498 0008 7B68     		ldr	r3, [r7, #4]
 2499 000a 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2500 000e 012B     		cmp	r3, #1
 2501 0010 01D1     		bne	.L107
ARM GAS  /tmp/cc39NdF4.s 			page 71


 2502              		.loc 1 1501 3 is_stmt 0 discriminator 1
 2503 0012 0223     		movs	r3, #2
 2504 0014 1FE0     		b	.L108
 2505              	.L107:
 2506              		.loc 1 1501 3 discriminator 2
 2507 0016 7B68     		ldr	r3, [r7, #4]
 2508 0018 0122     		movs	r2, #1
 2509 001a 83F84520 		strb	r2, [r3, #69]
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 2510              		.loc 1 1504 15 is_stmt 1 discriminator 2
 2511 001e 7B68     		ldr	r3, [r7, #4]
 2512 0020 0222     		movs	r2, #2
 2513 0022 83F84420 		strb	r2, [r3, #68]
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Stop DMA transmission */
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATransmissionDisable(heth);
 2514              		.loc 1 1507 3 discriminator 2
 2515 0026 7868     		ldr	r0, [r7, #4]
 2516 0028 FFF7FEFF 		bl	ETH_DMATransmissionDisable
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Stop DMA reception */
1510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAReceptionDisable(heth);
 2517              		.loc 1 1510 3 discriminator 2
 2518 002c 7868     		ldr	r0, [r7, #4]
 2519 002e FFF7FEFF 		bl	ETH_DMAReceptionDisable
1511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable receive state machine of the MAC for reception from the MII */
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACReceptionDisable(heth);
 2520              		.loc 1 1513 3 discriminator 2
 2521 0032 7868     		ldr	r0, [r7, #4]
 2522 0034 FFF7FEFF 		bl	ETH_MACReceptionDisable
1514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Flush Transmit FIFO */
1516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
 2523              		.loc 1 1516 3 discriminator 2
 2524 0038 7868     		ldr	r0, [r7, #4]
 2525 003a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
1517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable transmit state machine of the MAC for transmission on the MII */
1519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACTransmissionDisable(heth);
 2526              		.loc 1 1519 3 discriminator 2
 2527 003e 7868     		ldr	r0, [r7, #4]
 2528 0040 FFF7FEFF 		bl	ETH_MACTransmissionDisable
1520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH state*/
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 2529              		.loc 1 1522 15 discriminator 2
 2530 0044 7B68     		ldr	r3, [r7, #4]
 2531 0046 0122     		movs	r2, #1
 2532 0048 83F84420 		strb	r2, [r3, #68]
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 2533              		.loc 1 1525 3 discriminator 2
 2534 004c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 72


 2535 004e 0022     		movs	r2, #0
 2536 0050 83F84520 		strb	r2, [r3, #69]
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 2537              		.loc 1 1528 10 discriminator 2
 2538 0054 0023     		movs	r3, #0
 2539              	.L108:
1529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2540              		.loc 1 1529 1
 2541 0056 1846     		mov	r0, r3
 2542 0058 0837     		adds	r7, r7, #8
 2543              	.LCFI93:
 2544              		.cfi_def_cfa_offset 8
 2545 005a BD46     		mov	sp, r7
 2546              	.LCFI94:
 2547              		.cfi_def_cfa_register 13
 2548              		@ sp needed
 2549 005c 80BD     		pop	{r7, pc}
 2550              		.cfi_endproc
 2551              	.LFE146:
 2553              		.section	.text.HAL_ETH_ConfigMAC,"ax",%progbits
 2554              		.align	1
 2555              		.global	HAL_ETH_ConfigMAC
 2556              		.syntax unified
 2557              		.thumb
 2558              		.thumb_func
 2559              		.fpu fpv4-sp-d16
 2561              	HAL_ETH_ConfigMAC:
 2562              	.LFB147:
1530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set ETH MAC Configuration.
1533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf MAC Configuration structure  
1536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
1539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 2563              		.loc 1 1539 1
 2564              		.cfi_startproc
 2565              		@ args = 0, pretend = 0, frame = 16
 2566              		@ frame_needed = 1, uses_anonymous_args = 0
 2567 0000 80B5     		push	{r7, lr}
 2568              	.LCFI95:
 2569              		.cfi_def_cfa_offset 8
 2570              		.cfi_offset 7, -8
 2571              		.cfi_offset 14, -4
 2572 0002 84B0     		sub	sp, sp, #16
 2573              	.LCFI96:
 2574              		.cfi_def_cfa_offset 24
 2575 0004 00AF     		add	r7, sp, #0
 2576              	.LCFI97:
 2577              		.cfi_def_cfa_register 7
 2578 0006 7860     		str	r0, [r7, #4]
 2579 0008 3960     		str	r1, [r7]
ARM GAS  /tmp/cc39NdF4.s 			page 73


1540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2580              		.loc 1 1540 12
 2581 000a 0023     		movs	r3, #0
 2582 000c FB60     		str	r3, [r7, #12]
1541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 2583              		.loc 1 1543 3
 2584 000e 7B68     		ldr	r3, [r7, #4]
 2585 0010 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2586 0014 012B     		cmp	r3, #1
 2587 0016 01D1     		bne	.L110
 2588              		.loc 1 1543 3 is_stmt 0 discriminator 1
 2589 0018 0223     		movs	r3, #2
 2590 001a E4E0     		b	.L111
 2591              	.L110:
 2592              		.loc 1 1543 3 discriminator 2
 2593 001c 7B68     		ldr	r3, [r7, #4]
 2594 001e 0122     		movs	r2, #1
 2595 0020 83F84520 		strb	r2, [r3, #69]
1544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_BUSY;
 2596              		.loc 1 1546 14 is_stmt 1 discriminator 2
 2597 0024 7B68     		ldr	r3, [r7, #4]
 2598 0026 0222     		movs	r2, #2
 2599 0028 83F84420 		strb	r2, [r3, #68]
1547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_SPEED(heth->Init.Speed));
1549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
1550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf != NULL)
 2600              		.loc 1 1551 6 discriminator 2
 2601 002c 3B68     		ldr	r3, [r7]
 2602 002e 002B     		cmp	r3, #0
 2603 0030 00F0B180 		beq	.L112
1552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check the parameters */
1554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
1555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_JABBER(macconf->Jabber));
1556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
1557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
1558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
1559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
1560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
1561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
1562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
1563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
1564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
1565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
1566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
1567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
1568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
1569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
1570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
1571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
1572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
ARM GAS  /tmp/cc39NdF4.s 			page 74


1573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
1574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
1575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
1576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
1577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
1578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
1579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
1580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
1581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 2604              		.loc 1 1584 20
 2605 0034 7B68     		ldr	r3, [r7, #4]
 2606 0036 1B68     		ldr	r3, [r3]
 2607              		.loc 1 1584 13
 2608 0038 1B68     		ldr	r3, [r3]
 2609 003a FB60     		str	r3, [r7, #12]
1585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
1586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 2610              		.loc 1 1586 13
 2611 003c FA68     		ldr	r2, [r7, #12]
 2612 003e 6C4B     		ldr	r3, .L114
 2613 0040 1340     		ands	r3, r3, r2
 2614 0042 FB60     		str	r3, [r7, #12]
1587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 2615              		.loc 1 1588 34
 2616 0044 3B68     		ldr	r3, [r7]
 2617 0046 1A68     		ldr	r2, [r3]
1589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2618              		.loc 1 1589 33
 2619 0048 3B68     		ldr	r3, [r7]
 2620 004a 5B68     		ldr	r3, [r3, #4]
1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2621              		.loc 1 1588 45
 2622 004c 1A43     		orrs	r2, r2, r3
1590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->InterFrameGap |
 2623              		.loc 1 1590 33
 2624 004e 3B68     		ldr	r3, [r7]
 2625 0050 9B68     		ldr	r3, [r3, #8]
1589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2626              		.loc 1 1589 42
 2627 0052 1A43     		orrs	r2, r2, r3
1591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->CarrierSense |
 2628              		.loc 1 1591 33
 2629 0054 3B68     		ldr	r3, [r7]
 2630 0056 DB68     		ldr	r3, [r3, #12]
1590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->InterFrameGap |
 2631              		.loc 1 1590 49
 2632 0058 1A43     		orrs	r2, r2, r3
1592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).Speed | 
 2633              		.loc 1 1592 38
 2634 005a 7B68     		ldr	r3, [r7, #4]
 2635 005c 9B68     		ldr	r3, [r3, #8]
1591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->CarrierSense |
 2636              		.loc 1 1591 48
ARM GAS  /tmp/cc39NdF4.s 			page 75


 2637 005e 1A43     		orrs	r2, r2, r3
1593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ReceiveOwn |
 2638              		.loc 1 1593 33
 2639 0060 3B68     		ldr	r3, [r7]
 2640 0062 1B69     		ldr	r3, [r3, #16]
1592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).Speed | 
 2641              		.loc 1 1592 45
 2642 0064 1A43     		orrs	r2, r2, r3
1594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->LoopbackMode |
 2643              		.loc 1 1594 33
 2644 0066 3B68     		ldr	r3, [r7]
 2645 0068 5B69     		ldr	r3, [r3, #20]
1593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ReceiveOwn |
 2646              		.loc 1 1593 46
 2647 006a 1A43     		orrs	r2, r2, r3
1595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).DuplexMode | 
 2648              		.loc 1 1595 38
 2649 006c 7B68     		ldr	r3, [r7, #4]
 2650 006e DB68     		ldr	r3, [r3, #12]
1594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->LoopbackMode |
 2651              		.loc 1 1594 48
 2652 0070 1A43     		orrs	r2, r2, r3
1596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ChecksumOffload |    
 2653              		.loc 1 1596 33
 2654 0072 3B68     		ldr	r3, [r7]
 2655 0074 9B69     		ldr	r3, [r3, #24]
1595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).DuplexMode | 
 2656              		.loc 1 1595 50
 2657 0076 1A43     		orrs	r2, r2, r3
1597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->RetryTransmission | 
 2658              		.loc 1 1597 33
 2659 0078 3B68     		ldr	r3, [r7]
 2660 007a DB69     		ldr	r3, [r3, #28]
1596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ChecksumOffload |    
 2661              		.loc 1 1596 51
 2662 007c 1A43     		orrs	r2, r2, r3
1598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->AutomaticPadCRCStrip | 
 2663              		.loc 1 1598 33
 2664 007e 3B68     		ldr	r3, [r7]
 2665 0080 1B6A     		ldr	r3, [r3, #32]
1597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->RetryTransmission | 
 2666              		.loc 1 1597 53
 2667 0082 1A43     		orrs	r2, r2, r3
1599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->BackOffLimit | 
 2668              		.loc 1 1599 33
 2669 0084 3B68     		ldr	r3, [r7]
 2670 0086 5B6A     		ldr	r3, [r3, #36]
1598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->AutomaticPadCRCStrip | 
 2671              		.loc 1 1598 56
 2672 0088 1A43     		orrs	r2, r2, r3
1600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->DeferralCheck);
 2673              		.loc 1 1600 33
 2674 008a 3B68     		ldr	r3, [r7]
 2675 008c 9B6A     		ldr	r3, [r3, #40]
1599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->BackOffLimit | 
 2676              		.loc 1 1599 48
 2677 008e 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/cc39NdF4.s 			page 76


1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2678              		.loc 1 1588 13
 2679 0090 FA68     		ldr	r2, [r7, #12]
 2680 0092 1343     		orrs	r3, r3, r2
 2681 0094 FB60     		str	r3, [r7, #12]
1601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 2682              		.loc 1 1603 10
 2683 0096 7B68     		ldr	r3, [r7, #4]
 2684 0098 1B68     		ldr	r3, [r3]
 2685              		.loc 1 1603 29
 2686 009a FA68     		ldr	r2, [r7, #12]
 2687 009c 1A60     		str	r2, [r3]
1604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 2688              		.loc 1 1607 20
 2689 009e 7B68     		ldr	r3, [r7, #4]
 2690 00a0 1B68     		ldr	r3, [r3]
 2691              		.loc 1 1607 13
 2692 00a2 1B68     		ldr	r3, [r3]
 2693 00a4 FB60     		str	r3, [r7, #12]
1608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2694              		.loc 1 1608 5
 2695 00a6 0120     		movs	r0, #1
 2696 00a8 FFF7FEFF 		bl	HAL_Delay
1609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1; 
 2697              		.loc 1 1609 10
 2698 00ac 7B68     		ldr	r3, [r7, #4]
 2699 00ae 1B68     		ldr	r3, [r3]
 2700              		.loc 1 1609 29
 2701 00b0 FA68     		ldr	r2, [r7, #12]
 2702 00b2 1A60     		str	r2, [r3]
1610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
1612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET MACFFR */  
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 2703              		.loc 1 1613 50
 2704 00b4 3B68     		ldr	r3, [r7]
 2705 00b6 DA6A     		ldr	r2, [r3, #44]
1614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2706              		.loc 1 1614 50
 2707 00b8 3B68     		ldr	r3, [r7]
 2708 00ba 1B6B     		ldr	r3, [r3, #48]
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2709              		.loc 1 1613 63
 2710 00bc 1A43     		orrs	r2, r2, r3
1615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PassControlFrames |
 2711              		.loc 1 1615 50
 2712 00be 3B68     		ldr	r3, [r7]
 2713 00c0 5B6B     		ldr	r3, [r3, #52]
1614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2714              		.loc 1 1614 69
 2715 00c2 1A43     		orrs	r2, r2, r3
1616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
ARM GAS  /tmp/cc39NdF4.s 			page 77


 2716              		.loc 1 1616 50
 2717 00c4 3B68     		ldr	r3, [r7]
 2718 00c6 9B6B     		ldr	r3, [r3, #56]
1615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PassControlFrames |
 2719              		.loc 1 1615 70
 2720 00c8 1A43     		orrs	r2, r2, r3
1617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 2721              		.loc 1 1617 50
 2722 00ca 3B68     		ldr	r3, [r7]
 2723 00cc DB6B     		ldr	r3, [r3, #60]
1616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
 2724              		.loc 1 1616 77
 2725 00ce 1A43     		orrs	r2, r2, r3
1618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 2726              		.loc 1 1618 50
 2727 00d0 3B68     		ldr	r3, [r7]
 2728 00d2 1B6C     		ldr	r3, [r3, #64]
1617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 2729              		.loc 1 1617 74
 2730 00d4 1A43     		orrs	r2, r2, r3
1619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 2731              		.loc 1 1619 50
 2732 00d6 3B68     		ldr	r3, [r7]
 2733 00d8 5B6C     		ldr	r3, [r3, #68]
1618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 2734              		.loc 1 1618 68
 2735 00da 42EA0301 		orr	r1, r2, r3
1620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 2736              		.loc 1 1620 50
 2737 00de 3B68     		ldr	r3, [r7]
 2738 00e0 9A6C     		ldr	r2, [r3, #72]
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2739              		.loc 1 1613 10
 2740 00e2 7B68     		ldr	r3, [r7, #4]
 2741 00e4 1B68     		ldr	r3, [r3]
1619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 2742              		.loc 1 1619 74
 2743 00e6 0A43     		orrs	r2, r2, r1
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2744              		.loc 1 1613 30
 2745 00e8 5A60     		str	r2, [r3, #4]
1621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Wait until the write operation will be taken into account :
1623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->MACFFR;
 2746              		.loc 1 1624 21
 2747 00ea 7B68     		ldr	r3, [r7, #4]
 2748 00ec 1B68     		ldr	r3, [r3]
 2749              		.loc 1 1624 14
 2750 00ee 5B68     		ldr	r3, [r3, #4]
 2751 00f0 FB60     		str	r3, [r7, #12]
1625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 2752              		.loc 1 1625 6
 2753 00f2 0120     		movs	r0, #1
 2754 00f4 FFF7FEFF 		bl	HAL_Delay
1626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFFR = tmpreg1;
 2755              		.loc 1 1626 11
ARM GAS  /tmp/cc39NdF4.s 			page 78


 2756 00f8 7B68     		ldr	r3, [r7, #4]
 2757 00fa 1B68     		ldr	r3, [r3]
 2758              		.loc 1 1626 31
 2759 00fc FA68     		ldr	r2, [r7, #12]
 2760 00fe 5A60     		str	r2, [r3, #4]
1627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
1629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Write to ETHERNET MACHTHR */
1630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 2761              		.loc 1 1630 11
 2762 0100 7B68     		ldr	r3, [r7, #4]
 2763 0102 1B68     		ldr	r3, [r3]
 2764              		.loc 1 1630 51
 2765 0104 3A68     		ldr	r2, [r7]
 2766 0106 D26C     		ldr	r2, [r2, #76]
 2767              		.loc 1 1630 32
 2768 0108 9A60     		str	r2, [r3, #8]
1631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Write to ETHERNET MACHTLR */
1633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 2769              		.loc 1 1633 11
 2770 010a 7B68     		ldr	r3, [r7, #4]
 2771 010c 1B68     		ldr	r3, [r3]
 2772              		.loc 1 1633 51
 2773 010e 3A68     		ldr	r2, [r7]
 2774 0110 126D     		ldr	r2, [r2, #80]
 2775              		.loc 1 1633 32
 2776 0112 DA60     		str	r2, [r3, #12]
1634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*----------------------- ETHERNET MACFCR Configuration --------------------*/
1635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Get the ETHERNET MACFCR value */  
1637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->MACFCR;
 2777              		.loc 1 1637 21
 2778 0114 7B68     		ldr	r3, [r7, #4]
 2779 0116 1B68     		ldr	r3, [r3]
 2780              		.loc 1 1637 14
 2781 0118 9B69     		ldr	r3, [r3, #24]
 2782 011a FB60     		str	r3, [r7, #12]
1638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Clear xx bits */
1639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 2783              		.loc 1 1639 14
 2784 011c FA68     		ldr	r2, [r7, #12]
 2785 011e 4FF64173 		movw	r3, #65345
 2786 0122 1340     		ands	r3, r3, r2
 2787 0124 FB60     		str	r3, [r7, #12]
1640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 2788              		.loc 1 1641 36
 2789 0126 3B68     		ldr	r3, [r7]
 2790 0128 5B6D     		ldr	r3, [r3, #84]
 2791              		.loc 1 1641 48
 2792 012a 1A04     		lsls	r2, r3, #16
1642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 2793              		.loc 1 1642 34
 2794 012c 3B68     		ldr	r3, [r7]
 2795 012e 9B6D     		ldr	r3, [r3, #88]
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
ARM GAS  /tmp/cc39NdF4.s 			page 79


 2796              		.loc 1 1641 56
 2797 0130 1A43     		orrs	r2, r2, r3
1643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->PauseLowThreshold |
 2798              		.loc 1 1643 34
 2799 0132 3B68     		ldr	r3, [r7]
 2800 0134 DB6D     		ldr	r3, [r3, #92]
1642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 2801              		.loc 1 1642 52
 2802 0136 1A43     		orrs	r2, r2, r3
1644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect | 
 2803              		.loc 1 1644 34
 2804 0138 3B68     		ldr	r3, [r7]
 2805 013a 1B6E     		ldr	r3, [r3, #96]
1643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->PauseLowThreshold |
 2806              		.loc 1 1643 54
 2807 013c 1A43     		orrs	r2, r2, r3
1645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
 2808              		.loc 1 1645 34
 2809 013e 3B68     		ldr	r3, [r7]
 2810 0140 5B6E     		ldr	r3, [r3, #100]
1644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect | 
 2811              		.loc 1 1644 60
 2812 0142 1A43     		orrs	r2, r2, r3
1646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 2813              		.loc 1 1646 34
 2814 0144 3B68     		ldr	r3, [r7]
 2815 0146 9B6E     		ldr	r3, [r3, #104]
1645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
 2816              		.loc 1 1645 55
 2817 0148 1343     		orrs	r3, r3, r2
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 2818              		.loc 1 1641 14
 2819 014a FA68     		ldr	r2, [r7, #12]
 2820 014c 1343     		orrs	r3, r3, r2
 2821 014e FB60     		str	r3, [r7, #12]
1647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Write to ETHERNET MACFCR */
1649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 2822              		.loc 1 1649 11
 2823 0150 7B68     		ldr	r3, [r7, #4]
 2824 0152 1B68     		ldr	r3, [r3]
 2825              		.loc 1 1649 31
 2826 0154 FA68     		ldr	r2, [r7, #12]
 2827 0156 9A61     		str	r2, [r3, #24]
1650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Wait until the write operation will be taken into account :
1652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->MACFCR;
 2828              		.loc 1 1653 21
 2829 0158 7B68     		ldr	r3, [r7, #4]
 2830 015a 1B68     		ldr	r3, [r3]
 2831              		.loc 1 1653 14
 2832 015c 9B69     		ldr	r3, [r3, #24]
 2833 015e FB60     		str	r3, [r7, #12]
1654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 2834              		.loc 1 1654 6
 2835 0160 0120     		movs	r0, #1
ARM GAS  /tmp/cc39NdF4.s 			page 80


 2836 0162 FFF7FEFF 		bl	HAL_Delay
1655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFCR = tmpreg1;
 2837              		.loc 1 1655 11
 2838 0166 7B68     		ldr	r3, [r7, #4]
 2839 0168 1B68     		ldr	r3, [r3]
 2840              		.loc 1 1655 31
 2841 016a FA68     		ldr	r2, [r7, #12]
 2842 016c 9A61     		str	r2, [r3, #24]
1656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 2843              		.loc 1 1658 54
 2844 016e 3B68     		ldr	r3, [r7]
 2845 0170 D96E     		ldr	r1, [r3, #108]
1659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 2846              		.loc 1 1659 54
 2847 0172 3B68     		ldr	r3, [r7]
 2848 0174 1A6F     		ldr	r2, [r3, #112]
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 2849              		.loc 1 1658 11
 2850 0176 7B68     		ldr	r3, [r7, #4]
 2851 0178 1B68     		ldr	r3, [r3]
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 2852              		.loc 1 1658 74
 2853 017a 0A43     		orrs	r2, r2, r1
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 2854              		.loc 1 1658 34
 2855 017c DA61     		str	r2, [r3, #28]
1660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Wait until the write operation will be taken into account :
1662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       tmpreg1 = (heth->Instance)->MACVLANTR;
 2856              		.loc 1 1663 22
 2857 017e 7B68     		ldr	r3, [r7, #4]
 2858 0180 1B68     		ldr	r3, [r3]
 2859              		.loc 1 1663 15
 2860 0182 DB69     		ldr	r3, [r3, #28]
 2861 0184 FB60     		str	r3, [r7, #12]
1664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_Delay(ETH_REG_WRITE_DELAY);
 2862              		.loc 1 1664 7
 2863 0186 0120     		movs	r0, #1
 2864 0188 FFF7FEFF 		bl	HAL_Delay
1665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->MACVLANTR = tmpreg1;
 2865              		.loc 1 1665 12
 2866 018c 7B68     		ldr	r3, [r7, #4]
 2867 018e 1B68     		ldr	r3, [r3]
 2868              		.loc 1 1665 35
 2869 0190 FA68     		ldr	r2, [r7, #12]
 2870 0192 DA61     		str	r2, [r3, #28]
 2871 0194 1EE0     		b	.L113
 2872              	.L112:
1666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* macconf == NULL : here we just configure Speed and Duplex mode */
1668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
ARM GAS  /tmp/cc39NdF4.s 			page 81


 2873              		.loc 1 1671 20
 2874 0196 7B68     		ldr	r3, [r7, #4]
 2875 0198 1B68     		ldr	r3, [r3]
 2876              		.loc 1 1671 13
 2877 019a 1B68     		ldr	r3, [r3]
 2878 019c FB60     		str	r3, [r7, #12]
1672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear FES and DM bits */
1674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 &= ~(0x00004800U);
 2879              		.loc 1 1674 13
 2880 019e FB68     		ldr	r3, [r7, #12]
 2881 01a0 23F49043 		bic	r3, r3, #18432
 2882 01a4 FB60     		str	r3, [r7, #12]
1675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 2883              		.loc 1 1676 37
 2884 01a6 7B68     		ldr	r3, [r7, #4]
 2885 01a8 9A68     		ldr	r2, [r3, #8]
 2886              		.loc 1 1676 56
 2887 01aa 7B68     		ldr	r3, [r7, #4]
 2888 01ac DB68     		ldr	r3, [r3, #12]
 2889              		.loc 1 1676 44
 2890 01ae 1343     		orrs	r3, r3, r2
 2891              		.loc 1 1676 13
 2892 01b0 FA68     		ldr	r2, [r7, #12]
 2893 01b2 1343     		orrs	r3, r3, r2
 2894 01b4 FB60     		str	r3, [r7, #12]
1677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 2895              		.loc 1 1679 10
 2896 01b6 7B68     		ldr	r3, [r7, #4]
 2897 01b8 1B68     		ldr	r3, [r3]
 2898              		.loc 1 1679 29
 2899 01ba FA68     		ldr	r2, [r7, #12]
 2900 01bc 1A60     		str	r2, [r3]
1680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 2901              		.loc 1 1683 20
 2902 01be 7B68     		ldr	r3, [r7, #4]
 2903 01c0 1B68     		ldr	r3, [r3]
 2904              		.loc 1 1683 13
 2905 01c2 1B68     		ldr	r3, [r3]
 2906 01c4 FB60     		str	r3, [r7, #12]
1684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2907              		.loc 1 1684 5
 2908 01c6 0120     		movs	r0, #1
 2909 01c8 FFF7FEFF 		bl	HAL_Delay
1685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2910              		.loc 1 1685 10
 2911 01cc 7B68     		ldr	r3, [r7, #4]
 2912 01ce 1B68     		ldr	r3, [r3]
 2913              		.loc 1 1685 29
 2914 01d0 FA68     		ldr	r2, [r7, #12]
 2915 01d2 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc39NdF4.s 			page 82


 2916              	.L113:
1686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH state to Ready */
1689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 2917              		.loc 1 1689 14
 2918 01d4 7B68     		ldr	r3, [r7, #4]
 2919 01d6 0122     		movs	r2, #1
 2920 01d8 83F84420 		strb	r2, [r3, #68]
1690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 2921              		.loc 1 1692 3
 2922 01dc 7B68     		ldr	r3, [r7, #4]
 2923 01de 0022     		movs	r2, #0
 2924 01e0 83F84520 		strb	r2, [r3, #69]
1693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;  
 2925              		.loc 1 1695 10
 2926 01e4 0023     		movs	r3, #0
 2927              	.L111:
1696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2928              		.loc 1 1696 1
 2929 01e6 1846     		mov	r0, r3
 2930 01e8 1037     		adds	r7, r7, #16
 2931              	.LCFI98:
 2932              		.cfi_def_cfa_offset 8
 2933 01ea BD46     		mov	sp, r7
 2934              	.LCFI99:
 2935              		.cfi_def_cfa_register 13
 2936              		@ sp needed
 2937 01ec 80BD     		pop	{r7, pc}
 2938              	.L115:
 2939 01ee 00BF     		.align	2
 2940              	.L114:
 2941 01f0 0F8120FF 		.word	-14647025
 2942              		.cfi_endproc
 2943              	.LFE147:
 2945              		.section	.text.HAL_ETH_ConfigDMA,"ax",%progbits
 2946              		.align	1
 2947              		.global	HAL_ETH_ConfigDMA
 2948              		.syntax unified
 2949              		.thumb
 2950              		.thumb_func
 2951              		.fpu fpv4-sp-d16
 2953              	HAL_ETH_ConfigDMA:
 2954              	.LFB148:
1697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sets ETH DMA Configuration.
1700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf DMA Configuration structure  
1703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf)
ARM GAS  /tmp/cc39NdF4.s 			page 83


1706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 2955              		.loc 1 1706 1
 2956              		.cfi_startproc
 2957              		@ args = 0, pretend = 0, frame = 16
 2958              		@ frame_needed = 1, uses_anonymous_args = 0
 2959 0000 80B5     		push	{r7, lr}
 2960              	.LCFI100:
 2961              		.cfi_def_cfa_offset 8
 2962              		.cfi_offset 7, -8
 2963              		.cfi_offset 14, -4
 2964 0002 84B0     		sub	sp, sp, #16
 2965              	.LCFI101:
 2966              		.cfi_def_cfa_offset 24
 2967 0004 00AF     		add	r7, sp, #0
 2968              	.LCFI102:
 2969              		.cfi_def_cfa_register 7
 2970 0006 7860     		str	r0, [r7, #4]
 2971 0008 3960     		str	r1, [r7]
1707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2972              		.loc 1 1707 12
 2973 000a 0023     		movs	r3, #0
 2974 000c FB60     		str	r3, [r7, #12]
1708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 2975              		.loc 1 1710 3
 2976 000e 7B68     		ldr	r3, [r7, #4]
 2977 0010 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2978 0014 012B     		cmp	r3, #1
 2979 0016 01D1     		bne	.L117
 2980              		.loc 1 1710 3 is_stmt 0 discriminator 1
 2981 0018 0223     		movs	r3, #2
 2982 001a 7BE0     		b	.L118
 2983              	.L117:
 2984              		.loc 1 1710 3 discriminator 2
 2985 001c 7B68     		ldr	r3, [r7, #4]
 2986 001e 0122     		movs	r2, #1
 2987 0020 83F84520 		strb	r2, [r3, #69]
1711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_BUSY;
 2988              		.loc 1 1713 14 is_stmt 1 discriminator 2
 2989 0024 7B68     		ldr	r3, [r7, #4]
 2990 0026 0222     		movs	r2, #2
 2991 0028 83F84420 		strb	r2, [r3, #68]
1714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
1716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(dmaconf->DropTCPIPChecksumErrorFrame));
1717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_STORE_FORWARD(dmaconf->ReceiveStoreForward));
1718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(dmaconf->FlushReceivedFrame));
1719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(dmaconf->TransmitStoreForward));
1720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(dmaconf->TransmitThresholdControl));
1721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_ERROR_FRAMES(dmaconf->ForwardErrorFrames));
1722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(dmaconf->ForwardUndersizedGoodFrames));
1723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(dmaconf->ReceiveThresholdControl));
1724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_SECOND_FRAME_OPERATE(dmaconf->SecondFrameOperate));
1725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(dmaconf->AddressAlignedBeats));
ARM GAS  /tmp/cc39NdF4.s 			page 84


1726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FIXED_BURST(dmaconf->FixedBurst));
1727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RXDMA_BURST_LENGTH(dmaconf->RxDMABurstLength));
1728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_TXDMA_BURST_LENGTH(dmaconf->TxDMABurstLength));
1729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_ENHANCED_DESCRIPTOR_FORMAT(dmaconf->EnhancedDescriptorFormat));
1730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(dmaconf->DescriptorSkipLength));
1731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(dmaconf->DMAArbitration));
1732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
1734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
1735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
 2992              		.loc 1 1735 18 discriminator 2
 2993 002c 7B68     		ldr	r3, [r7, #4]
 2994 002e 1B68     		ldr	r3, [r3]
 2995              		.loc 1 1735 11 discriminator 2
 2996 0030 03F58053 		add	r3, r3, #4096
 2997 0034 1833     		adds	r3, r3, #24
 2998 0036 1B68     		ldr	r3, [r3]
 2999 0038 FB60     		str	r3, [r7, #12]
1736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
1737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 3000              		.loc 1 1737 11 discriminator 2
 3001 003a FA68     		ldr	r2, [r7, #12]
 3002 003c 374B     		ldr	r3, .L119
 3003 003e 1340     		ands	r3, r3, r2
 3004 0040 FB60     		str	r3, [r7, #12]
1738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame | 
 3005              		.loc 1 1739 32 discriminator 2
 3006 0042 3B68     		ldr	r3, [r7]
 3007 0044 1A68     		ldr	r2, [r3]
1740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3008              		.loc 1 1740 31 discriminator 2
 3009 0046 3B68     		ldr	r3, [r7]
 3010 0048 5B68     		ldr	r3, [r3, #4]
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3011              		.loc 1 1739 62 discriminator 2
 3012 004a 1A43     		orrs	r2, r2, r3
1741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
 3013              		.loc 1 1741 31 discriminator 2
 3014 004c 3B68     		ldr	r3, [r7]
 3015 004e 9B68     		ldr	r3, [r3, #8]
1740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3016              		.loc 1 1740 53 discriminator 2
 3017 0050 1A43     		orrs	r2, r2, r3
1742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
 3018              		.loc 1 1742 31 discriminator 2
 3019 0052 3B68     		ldr	r3, [r7]
 3020 0054 DB68     		ldr	r3, [r3, #12]
1741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
 3021              		.loc 1 1741 52 discriminator 2
 3022 0056 1A43     		orrs	r2, r2, r3
1743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
 3023              		.loc 1 1743 31 discriminator 2
 3024 0058 3B68     		ldr	r3, [r7]
 3025 005a 1B69     		ldr	r3, [r3, #16]
1742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
 3026              		.loc 1 1742 54 discriminator 2
ARM GAS  /tmp/cc39NdF4.s 			page 85


 3027 005c 1A43     		orrs	r2, r2, r3
1744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
 3028              		.loc 1 1744 31 discriminator 2
 3029 005e 3B68     		ldr	r3, [r7]
 3030 0060 5B69     		ldr	r3, [r3, #20]
1743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
 3031              		.loc 1 1743 58 discriminator 2
 3032 0062 1A43     		orrs	r2, r2, r3
1745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
 3033              		.loc 1 1745 31 discriminator 2
 3034 0064 3B68     		ldr	r3, [r7]
 3035 0066 9B69     		ldr	r3, [r3, #24]
1744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
 3036              		.loc 1 1744 52 discriminator 2
 3037 0068 1A43     		orrs	r2, r2, r3
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
 3038              		.loc 1 1746 31 discriminator 2
 3039 006a 3B68     		ldr	r3, [r7]
 3040 006c DB69     		ldr	r3, [r3, #28]
1745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
 3041              		.loc 1 1745 61 discriminator 2
 3042 006e 1A43     		orrs	r2, r2, r3
1747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
 3043              		.loc 1 1747 31 discriminator 2
 3044 0070 3B68     		ldr	r3, [r7]
 3045 0072 1B6A     		ldr	r3, [r3, #32]
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
 3046              		.loc 1 1746 57 discriminator 2
 3047 0074 1343     		orrs	r3, r3, r2
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 3048              		.loc 1 1739 11 discriminator 2
 3049 0076 FA68     		ldr	r2, [r7, #12]
 3050 0078 1343     		orrs	r3, r3, r2
 3051 007a FB60     		str	r3, [r7, #12]
1748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
1750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 3052              		.loc 1 1750 8 discriminator 2
 3053 007c 7B68     		ldr	r3, [r7, #4]
 3054 007e 1B68     		ldr	r3, [r3]
 3055              		.loc 1 1750 28 discriminator 2
 3056 0080 03F58053 		add	r3, r3, #4096
 3057 0084 1833     		adds	r3, r3, #24
 3058 0086 FA68     		ldr	r2, [r7, #12]
 3059 0088 1A60     		str	r2, [r3]
1751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
1754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
 3060              		.loc 1 1754 18 discriminator 2
 3061 008a 7B68     		ldr	r3, [r7, #4]
 3062 008c 1B68     		ldr	r3, [r3]
 3063              		.loc 1 1754 11 discriminator 2
 3064 008e 03F58053 		add	r3, r3, #4096
 3065 0092 1833     		adds	r3, r3, #24
 3066 0094 1B68     		ldr	r3, [r3]
 3067 0096 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/cc39NdF4.s 			page 86


1755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3068              		.loc 1 1755 3 discriminator 2
 3069 0098 0120     		movs	r0, #1
 3070 009a FFF7FEFF 		bl	HAL_Delay
1756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 3071              		.loc 1 1756 8 discriminator 2
 3072 009e 7B68     		ldr	r3, [r7, #4]
 3073 00a0 1B68     		ldr	r3, [r3]
 3074              		.loc 1 1756 28 discriminator 2
 3075 00a2 03F58053 		add	r3, r3, #4096
 3076 00a6 1833     		adds	r3, r3, #24
 3077 00a8 FA68     		ldr	r2, [r7, #12]
 3078 00aa 1A60     		str	r2, [r3]
1757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats | 
 3079              		.loc 1 1759 48 discriminator 2
 3080 00ac 3B68     		ldr	r3, [r7]
 3081 00ae 5A6A     		ldr	r2, [r3, #36]
1760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3082              		.loc 1 1760 49 discriminator 2
 3083 00b0 3B68     		ldr	r3, [r7]
 3084 00b2 9B6A     		ldr	r3, [r3, #40]
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3085              		.loc 1 1759 70 discriminator 2
 3086 00b4 1A43     		orrs	r2, r2, r3
1761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for
 3087              		.loc 1 1761 49 discriminator 2
 3088 00b6 3B68     		ldr	r3, [r7]
 3089 00b8 DB6A     		ldr	r3, [r3, #44]
1760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3090              		.loc 1 1760 62 discriminator 2
 3091 00ba 1A43     		orrs	r2, r2, r3
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->TxDMABurstLength |
 3092              		.loc 1 1762 49 discriminator 2
 3093 00bc 3B68     		ldr	r3, [r7]
 3094 00be 1B6B     		ldr	r3, [r3, #48]
1761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for
 3095              		.loc 1 1761 68 discriminator 2
 3096 00c0 1A43     		orrs	r2, r2, r3
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->EnhancedDescriptorFormat |
 3097              		.loc 1 1763 49 discriminator 2
 3098 00c2 3B68     		ldr	r3, [r7]
 3099 00c4 5B6B     		ldr	r3, [r3, #52]
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->TxDMABurstLength |
 3100              		.loc 1 1762 68 discriminator 2
 3101 00c6 1A43     		orrs	r2, r2, r3
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          (dmaconf->DescriptorSkipLength << 2U) |
 3102              		.loc 1 1764 50 discriminator 2
 3103 00c8 3B68     		ldr	r3, [r7]
 3104 00ca 9B6B     		ldr	r3, [r3, #56]
 3105              		.loc 1 1764 73 discriminator 2
 3106 00cc 9B00     		lsls	r3, r3, #2
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->EnhancedDescriptorFormat |
 3107              		.loc 1 1763 76 discriminator 2
 3108 00ce 1A43     		orrs	r2, r2, r3
1765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->DMAArbitration | 
ARM GAS  /tmp/cc39NdF4.s 			page 87


 3109              		.loc 1 1765 49 discriminator 2
 3110 00d0 3B68     		ldr	r3, [r7]
 3111 00d2 DB6B     		ldr	r3, [r3, #60]
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          (dmaconf->DescriptorSkipLength << 2U) |
 3112              		.loc 1 1764 80 discriminator 2
 3113 00d4 1A43     		orrs	r2, r2, r3
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3114              		.loc 1 1759 8 discriminator 2
 3115 00d6 7B68     		ldr	r3, [r7, #4]
 3116 00d8 1B68     		ldr	r3, [r3]
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3117              		.loc 1 1759 30 discriminator 2
 3118 00da 42F40002 		orr	r2, r2, #8388608
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 3119              		.loc 1 1759 28 discriminator 2
 3120 00de 03F58053 		add	r3, r3, #4096
 3121 00e2 1A60     		str	r2, [r3]
1766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and 
1767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->DMABMR;
 3122              		.loc 1 1770 19 discriminator 2
 3123 00e4 7B68     		ldr	r3, [r7, #4]
 3124 00e6 1B68     		ldr	r3, [r3]
 3125              		.loc 1 1770 12 discriminator 2
 3126 00e8 03F58053 		add	r3, r3, #4096
 3127 00ec 1B68     		ldr	r3, [r3]
 3128 00ee FB60     		str	r3, [r7, #12]
1771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 3129              		.loc 1 1771 4 discriminator 2
 3130 00f0 0120     		movs	r0, #1
 3131 00f2 FFF7FEFF 		bl	HAL_Delay
1772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->DMABMR = tmpreg1;
 3132              		.loc 1 1772 9 discriminator 2
 3133 00f6 7B68     		ldr	r3, [r7, #4]
 3134 00f8 1B68     		ldr	r3, [r3]
 3135              		.loc 1 1772 29 discriminator 2
 3136 00fa 03F58053 		add	r3, r3, #4096
 3137 00fe FA68     		ldr	r2, [r7, #12]
 3138 0100 1A60     		str	r2, [r3]
1773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the ETH state to Ready */
1775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    heth->State= HAL_ETH_STATE_READY;
 3139              		.loc 1 1775 15 discriminator 2
 3140 0102 7B68     		ldr	r3, [r7, #4]
 3141 0104 0122     		movs	r2, #1
 3142 0106 83F84420 		strb	r2, [r3, #68]
1776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Process Unlocked */
1778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    __HAL_UNLOCK(heth);
 3143              		.loc 1 1778 4 discriminator 2
 3144 010a 7B68     		ldr	r3, [r7, #4]
 3145 010c 0022     		movs	r2, #0
 3146 010e 83F84520 		strb	r2, [r3, #69]
1779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Return function status */
ARM GAS  /tmp/cc39NdF4.s 			page 88


1781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    return HAL_OK; 
 3147              		.loc 1 1781 11 discriminator 2
 3148 0112 0023     		movs	r3, #0
 3149              	.L118:
1782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3150              		.loc 1 1782 1
 3151 0114 1846     		mov	r0, r3
 3152 0116 1037     		adds	r7, r7, #16
 3153              	.LCFI103:
 3154              		.cfi_def_cfa_offset 8
 3155 0118 BD46     		mov	sp, r7
 3156              	.LCFI104:
 3157              		.cfi_def_cfa_register 13
 3158              		@ sp needed
 3159 011a 80BD     		pop	{r7, pc}
 3160              	.L120:
 3161              		.align	2
 3162              	.L119:
 3163 011c 233FDEF8 		.word	-119652573
 3164              		.cfi_endproc
 3165              	.LFE148:
 3167              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 3168              		.align	1
 3169              		.global	HAL_ETH_GetState
 3170              		.syntax unified
 3171              		.thumb
 3172              		.thumb_func
 3173              		.fpu fpv4-sp-d16
 3175              	HAL_ETH_GetState:
 3176              	.LFB149:
1783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State functions 
1789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   Peripheral State functions 
1790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
1791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim   
1792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================
1793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          ##### Peripheral State functions #####
1794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================  
1795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]
1796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This subsection permits to get in run-time the status of the peripheral 
1797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and the data flow.
1798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        (+) Get the ETH handle state:
1799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****            HAL_ETH_GetState();
1800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****            
1801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
1803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
1804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Return the ETH HAL state
1808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/cc39NdF4.s 			page 89


1810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL state
1811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)
1813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
 3177              		.loc 1 1813 1
 3178              		.cfi_startproc
 3179              		@ args = 0, pretend = 0, frame = 8
 3180              		@ frame_needed = 1, uses_anonymous_args = 0
 3181              		@ link register save eliminated.
 3182 0000 80B4     		push	{r7}
 3183              	.LCFI105:
 3184              		.cfi_def_cfa_offset 4
 3185              		.cfi_offset 7, -4
 3186 0002 83B0     		sub	sp, sp, #12
 3187              	.LCFI106:
 3188              		.cfi_def_cfa_offset 16
 3189 0004 00AF     		add	r7, sp, #0
 3190              	.LCFI107:
 3191              		.cfi_def_cfa_register 7
 3192 0006 7860     		str	r0, [r7, #4]
1814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return ETH state */
1815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->State;
 3193              		.loc 1 1815 14
 3194 0008 7B68     		ldr	r3, [r7, #4]
 3195 000a 93F84430 		ldrb	r3, [r3, #68]
 3196 000e DBB2     		uxtb	r3, r3
1816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3197              		.loc 1 1816 1
 3198 0010 1846     		mov	r0, r3
 3199 0012 0C37     		adds	r7, r7, #12
 3200              	.LCFI108:
 3201              		.cfi_def_cfa_offset 4
 3202 0014 BD46     		mov	sp, r7
 3203              	.LCFI109:
 3204              		.cfi_def_cfa_register 13
 3205              		@ sp needed
 3206 0016 5DF8047B 		ldr	r7, [sp], #4
 3207              	.LCFI110:
 3208              		.cfi_restore 7
 3209              		.cfi_def_cfa_offset 0
 3210 001a 7047     		bx	lr
 3211              		.cfi_endproc
 3212              	.LFE149:
 3214              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 3215              		.align	1
 3216              		.syntax unified
 3217              		.thumb
 3218              		.thumb_func
 3219              		.fpu fpv4-sp-d16
 3221              	ETH_MACDMAConfig:
 3222              	.LFB150:
1817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
ARM GAS  /tmp/cc39NdF4.s 			page 90


1823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions
1827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
1828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
1832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  err Ethernet Init error
1835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
1838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 3223              		.loc 1 1838 1
 3224              		.cfi_startproc
 3225              		@ args = 0, pretend = 0, frame = 192
 3226              		@ frame_needed = 1, uses_anonymous_args = 0
 3227 0000 80B5     		push	{r7, lr}
 3228              	.LCFI111:
 3229              		.cfi_def_cfa_offset 8
 3230              		.cfi_offset 7, -8
 3231              		.cfi_offset 14, -4
 3232 0002 B0B0     		sub	sp, sp, #192
 3233              	.LCFI112:
 3234              		.cfi_def_cfa_offset 200
 3235 0004 00AF     		add	r7, sp, #0
 3236              	.LCFI113:
 3237              		.cfi_def_cfa_register 7
 3238 0006 7860     		str	r0, [r7, #4]
 3239 0008 3960     		str	r1, [r7]
1839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
1840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAInitTypeDef dmainit;
1841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 3240              		.loc 1 1841 12
 3241 000a 0023     		movs	r3, #0
 3242 000c C7F8BC30 		str	r3, [r7, #188]
1842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 3243              		.loc 1 1843 6
 3244 0010 3B68     		ldr	r3, [r7]
 3245 0012 002B     		cmp	r3, #0
 3246 0014 07D0     		beq	.L124
1844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Ethernet duplex mode to Full-duplex */
1846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 3247              		.loc 1 1846 29
 3248 0016 7B68     		ldr	r3, [r7, #4]
 3249 0018 4FF40062 		mov	r2, #2048
 3250 001c DA60     		str	r2, [r3, #12]
1847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Ethernet speed to 100M */
1849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Init).Speed = ETH_SPEED_100M;
 3251              		.loc 1 1849 24
 3252 001e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 91


 3253 0020 4FF48042 		mov	r2, #16384
 3254 0024 9A60     		str	r2, [r3, #8]
 3255              	.L124:
1850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet MAC default initialization **************************************/
1853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 3256              		.loc 1 1853 20
 3257 0026 0023     		movs	r3, #0
 3258 0028 BB64     		str	r3, [r7, #72]
1854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.Jabber = ETH_JABBER_ENABLE;
 3259              		.loc 1 1854 18
 3260 002a 0023     		movs	r3, #0
 3261 002c FB64     		str	r3, [r7, #76]
1855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 3262              		.loc 1 1855 25
 3263 002e 0023     		movs	r3, #0
 3264 0030 3B65     		str	r3, [r7, #80]
1856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 3265              		.loc 1 1856 24
 3266 0032 0023     		movs	r3, #0
 3267 0034 7B65     		str	r3, [r7, #84]
1857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 3268              		.loc 1 1857 22
 3269 0036 0023     		movs	r3, #0
 3270 0038 BB65     		str	r3, [r7, #88]
1858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 3271              		.loc 1 1858 24
 3272 003a 0023     		movs	r3, #0
 3273 003c FB65     		str	r3, [r7, #92]
1859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 3274              		.loc 1 1859 16
 3275 003e 7B68     		ldr	r3, [r7, #4]
 3276 0040 DB69     		ldr	r3, [r3, #28]
 3277              		.loc 1 1859 5
 3278 0042 002B     		cmp	r3, #0
 3279 0044 03D1     		bne	.L125
1860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 3280              		.loc 1 1861 29
 3281 0046 4FF48063 		mov	r3, #1024
 3282 004a 3B66     		str	r3, [r7, #96]
 3283 004c 01E0     		b	.L126
 3284              	.L125:
1862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 3285              		.loc 1 1865 29
 3286 004e 0023     		movs	r3, #0
 3287 0050 3B66     		str	r3, [r7, #96]
 3288              	.L126:
1866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 3289              		.loc 1 1867 29
 3290 0052 4FF40073 		mov	r3, #512
 3291 0056 7B66     		str	r3, [r7, #100]
ARM GAS  /tmp/cc39NdF4.s 			page 92


1868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 3292              		.loc 1 1868 32
 3293 0058 0023     		movs	r3, #0
 3294 005a BB66     		str	r3, [r7, #104]
1869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 3295              		.loc 1 1869 24
 3296 005c 0023     		movs	r3, #0
 3297 005e FB66     		str	r3, [r7, #108]
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 3298              		.loc 1 1870 25
 3299 0060 0023     		movs	r3, #0
 3300 0062 3B67     		str	r3, [r7, #112]
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 3301              		.loc 1 1871 22
 3302 0064 0023     		movs	r3, #0
 3303 0066 7B67     		str	r3, [r7, #116]
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 3304              		.loc 1 1872 28
 3305 0068 0023     		movs	r3, #0
 3306 006a BB67     		str	r3, [r7, #120]
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 3307              		.loc 1 1873 29
 3308 006c 4023     		movs	r3, #64
 3309 006e FB67     		str	r3, [r7, #124]
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 3310              		.loc 1 1874 36
 3311 0070 0023     		movs	r3, #0
 3312 0072 C7F88030 		str	r3, [r7, #128]
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 3313              		.loc 1 1875 33
 3314 0076 0023     		movs	r3, #0
 3315 0078 C7F88430 		str	r3, [r7, #132]
1876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 3316              		.loc 1 1876 27
 3317 007c 0023     		movs	r3, #0
 3318 007e C7F88830 		str	r3, [r7, #136]
1877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 3319              		.loc 1 1877 33
 3320 0082 0023     		movs	r3, #0
 3321 0084 C7F88C30 		str	r3, [r7, #140]
1878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 3322              		.loc 1 1878 31
 3323 0088 0023     		movs	r3, #0
 3324 008a C7F89030 		str	r3, [r7, #144]
1879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.HashTableHigh = 0x0U;
 3325              		.loc 1 1879 25
 3326 008e 0023     		movs	r3, #0
 3327 0090 C7F89430 		str	r3, [r7, #148]
1880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.HashTableLow = 0x0U;
 3328              		.loc 1 1880 24
 3329 0094 0023     		movs	r3, #0
 3330 0096 C7F89830 		str	r3, [r7, #152]
1881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PauseTime = 0x0U;
 3331              		.loc 1 1881 21
 3332 009a 0023     		movs	r3, #0
 3333 009c C7F89C30 		str	r3, [r7, #156]
1882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
ARM GAS  /tmp/cc39NdF4.s 			page 93


 3334              		.loc 1 1882 27
 3335 00a0 8023     		movs	r3, #128
 3336 00a2 C7F8A030 		str	r3, [r7, #160]
1883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 3337              		.loc 1 1883 29
 3338 00a6 0023     		movs	r3, #0
 3339 00a8 C7F8A430 		str	r3, [r7, #164]
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 3340              		.loc 1 1884 35
 3341 00ac 0023     		movs	r3, #0
 3342 00ae C7F8A830 		str	r3, [r7, #168]
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 3343              		.loc 1 1885 30
 3344 00b2 0023     		movs	r3, #0
 3345 00b4 C7F8AC30 		str	r3, [r7, #172]
1886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 3346              		.loc 1 1886 31
 3347 00b8 0023     		movs	r3, #0
 3348 00ba C7F8B030 		str	r3, [r7, #176]
1887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 3349              		.loc 1 1887 29
 3350 00be 0023     		movs	r3, #0
 3351 00c0 C7F8B430 		str	r3, [r7, #180]
1888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.VLANTagIdentifier = 0x0U;
 3352              		.loc 1 1888 29
 3353 00c4 0023     		movs	r3, #0
 3354 00c6 C7F8B830 		str	r3, [r7, #184]
1889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
 3355              		.loc 1 1892 18
 3356 00ca 7B68     		ldr	r3, [r7, #4]
 3357 00cc 1B68     		ldr	r3, [r3]
 3358              		.loc 1 1892 11
 3359 00ce 1B68     		ldr	r3, [r3]
 3360 00d0 C7F8BC30 		str	r3, [r7, #188]
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
1894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 3361              		.loc 1 1894 11
 3362 00d4 D7F8BC20 		ldr	r2, [r7, #188]
 3363 00d8 AC4B     		ldr	r3, .L128
 3364 00da 1340     		ands	r3, r3, r2
 3365 00dc C7F8BC30 		str	r3, [r7, #188]
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
1896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the JD: bit according to ETH Jabber value */
1897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the IFG bit according to ETH InterFrameGap value */
1898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DCRS bit according to ETH CarrierSense value */
1899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the FES bit according to ETH Speed value */ 
1900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DO bit according to ETH ReceiveOwn value */ 
1901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the LM bit according to ETH LoopbackMode value */
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DM bit according to ETH Mode value */ 
1903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the IPCO bit according to ETH ChecksumOffload value */
1904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DR bit according to ETH RetryTransmission value */
1905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
1906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the BL bit according to ETH BackOffLimit value */
1907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DC bit according to ETH DeferralCheck value */
ARM GAS  /tmp/cc39NdF4.s 			page 94


1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 3366              		.loc 1 1908 32
 3367 00e0 BA6C     		ldr	r2, [r7, #72]
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.Jabber | 
 3368              		.loc 1 1909 31
 3369 00e2 FB6C     		ldr	r3, [r7, #76]
1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.Jabber | 
 3370              		.loc 1 1908 42
 3371 00e4 1A43     		orrs	r2, r2, r3
1910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.InterFrameGap |
 3372              		.loc 1 1910 31
 3373 00e6 3B6D     		ldr	r3, [r7, #80]
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.Jabber | 
 3374              		.loc 1 1909 39
 3375 00e8 1A43     		orrs	r2, r2, r3
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.CarrierSense |
 3376              		.loc 1 1911 31
 3377 00ea 7B6D     		ldr	r3, [r7, #84]
1910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.InterFrameGap |
 3378              		.loc 1 1910 46
 3379 00ec 1A43     		orrs	r2, r2, r3
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).Speed | 
 3380              		.loc 1 1912 36
 3381 00ee 7B68     		ldr	r3, [r7, #4]
 3382 00f0 9B68     		ldr	r3, [r3, #8]
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.CarrierSense |
 3383              		.loc 1 1911 45
 3384 00f2 1A43     		orrs	r2, r2, r3
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ReceiveOwn |
 3385              		.loc 1 1913 31
 3386 00f4 BB6D     		ldr	r3, [r7, #88]
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).Speed | 
 3387              		.loc 1 1912 43
 3388 00f6 1A43     		orrs	r2, r2, r3
1914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.LoopbackMode |
 3389              		.loc 1 1914 31
 3390 00f8 FB6D     		ldr	r3, [r7, #92]
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ReceiveOwn |
 3391              		.loc 1 1913 43
 3392 00fa 1A43     		orrs	r2, r2, r3
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).DuplexMode | 
 3393              		.loc 1 1915 36
 3394 00fc 7B68     		ldr	r3, [r7, #4]
 3395 00fe DB68     		ldr	r3, [r3, #12]
1914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.LoopbackMode |
 3396              		.loc 1 1914 45
 3397 0100 1A43     		orrs	r2, r2, r3
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ChecksumOffload |    
 3398              		.loc 1 1916 31
 3399 0102 3B6E     		ldr	r3, [r7, #96]
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).DuplexMode | 
 3400              		.loc 1 1915 48
 3401 0104 1A43     		orrs	r2, r2, r3
1917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.RetryTransmission | 
 3402              		.loc 1 1917 31
 3403 0106 7B6E     		ldr	r3, [r7, #100]
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ChecksumOffload |    
ARM GAS  /tmp/cc39NdF4.s 			page 95


 3404              		.loc 1 1916 48
 3405 0108 1A43     		orrs	r2, r2, r3
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.AutomaticPadCRCStrip | 
 3406              		.loc 1 1918 31
 3407 010a BB6E     		ldr	r3, [r7, #104]
1917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.RetryTransmission | 
 3408              		.loc 1 1917 50
 3409 010c 1A43     		orrs	r2, r2, r3
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.BackOffLimit | 
 3410              		.loc 1 1919 31
 3411 010e FB6E     		ldr	r3, [r7, #108]
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.AutomaticPadCRCStrip | 
 3412              		.loc 1 1918 53
 3413 0110 1A43     		orrs	r2, r2, r3
1920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.DeferralCheck);
 3414              		.loc 1 1920 31
 3415 0112 3B6F     		ldr	r3, [r7, #112]
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.BackOffLimit | 
 3416              		.loc 1 1919 45
 3417 0114 1343     		orrs	r3, r3, r2
1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.Jabber | 
 3418              		.loc 1 1908 11
 3419 0116 D7F8BC20 		ldr	r2, [r7, #188]
 3420 011a 1343     		orrs	r3, r3, r2
 3421 011c C7F8BC30 		str	r3, [r7, #188]
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
1923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 3422              		.loc 1 1923 8
 3423 0120 7B68     		ldr	r3, [r7, #4]
 3424 0122 1B68     		ldr	r3, [r3]
 3425              		.loc 1 1923 27
 3426 0124 D7F8BC20 		ldr	r2, [r7, #188]
 3427 0128 1A60     		str	r2, [r3]
1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
 3428              		.loc 1 1927 18
 3429 012a 7B68     		ldr	r3, [r7, #4]
 3430 012c 1B68     		ldr	r3, [r3]
 3431              		.loc 1 1927 11
 3432 012e 1B68     		ldr	r3, [r3]
 3433 0130 C7F8BC30 		str	r3, [r7, #188]
1928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3434              		.loc 1 1928 3
 3435 0134 0120     		movs	r0, #1
 3436 0136 FFF7FEFF 		bl	HAL_Delay
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1; 
 3437              		.loc 1 1929 8
 3438 013a 7B68     		ldr	r3, [r7, #4]
 3439 013c 1B68     		ldr	r3, [r3]
 3440              		.loc 1 1929 27
 3441 013e D7F8BC20 		ldr	r2, [r7, #188]
 3442 0142 1A60     		str	r2, [r3]
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
ARM GAS  /tmp/cc39NdF4.s 			page 96


1932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the RA bit according to ETH ReceiveAll value */
1933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SAF and SAIF bits according to ETH SourceAddrFilter value */
1934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the PCF bit according to ETH PassControlFrames value */
1935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DBF bit according to ETH BroadcastFramesReception value */
1936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DAIF bit according to ETH DestinationAddrFilter value */
1937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the PR bit according to ETH PromiscuousMode value */
1938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
1939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
1940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACFFR */  
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 3443              		.loc 1 1941 48
 3444 0144 7A6F     		ldr	r2, [r7, #116]
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 3445              		.loc 1 1942 48
 3446 0146 BB6F     		ldr	r3, [r7, #120]
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 3447              		.loc 1 1941 60
 3448 0148 1A43     		orrs	r2, r2, r3
1943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.PassControlFrames |
 3449              		.loc 1 1943 48
 3450 014a FB6F     		ldr	r3, [r7, #124]
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 3451              		.loc 1 1942 66
 3452 014c 1A43     		orrs	r2, r2, r3
1944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.BroadcastFramesReception | 
 3453              		.loc 1 1944 48
 3454 014e D7F88030 		ldr	r3, [r7, #128]
1943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.PassControlFrames |
 3455              		.loc 1 1943 67
 3456 0152 1A43     		orrs	r2, r2, r3
1945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.DestinationAddrFilter |
 3457              		.loc 1 1945 48
 3458 0154 D7F88430 		ldr	r3, [r7, #132]
1944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.BroadcastFramesReception | 
 3459              		.loc 1 1944 74
 3460 0158 1A43     		orrs	r2, r2, r3
1946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.PromiscuousMode |
 3461              		.loc 1 1946 48
 3462 015a D7F88830 		ldr	r3, [r7, #136]
1945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.DestinationAddrFilter |
 3463              		.loc 1 1945 71
 3464 015e 1A43     		orrs	r2, r2, r3
1947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.MulticastFramesFilter |
 3465              		.loc 1 1947 48
 3466 0160 D7F88C30 		ldr	r3, [r7, #140]
1946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.PromiscuousMode |
 3467              		.loc 1 1946 65
 3468 0164 42EA0301 		orr	r1, r2, r3
1948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.UnicastFramesFilter);
 3469              		.loc 1 1948 48
 3470 0168 D7F89020 		ldr	r2, [r7, #144]
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 3471              		.loc 1 1941 8
 3472 016c 7B68     		ldr	r3, [r7, #4]
 3473 016e 1B68     		ldr	r3, [r3]
1947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.MulticastFramesFilter |
 3474              		.loc 1 1947 71
ARM GAS  /tmp/cc39NdF4.s 			page 97


 3475 0170 0A43     		orrs	r2, r2, r1
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 3476              		.loc 1 1941 28
 3477 0172 5A60     		str	r2, [r3, #4]
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->MACFFR;
 3478              		.loc 1 1952 19
 3479 0174 7B68     		ldr	r3, [r7, #4]
 3480 0176 1B68     		ldr	r3, [r3]
 3481              		.loc 1 1952 12
 3482 0178 5B68     		ldr	r3, [r3, #4]
 3483 017a C7F8BC30 		str	r3, [r7, #188]
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 3484              		.loc 1 1953 4
 3485 017e 0120     		movs	r0, #1
 3486 0180 FFF7FEFF 		bl	HAL_Delay
1954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFFR = tmpreg1;
 3487              		.loc 1 1954 9
 3488 0184 7B68     		ldr	r3, [r7, #4]
 3489 0186 1B68     		ldr	r3, [r3]
 3490              		.loc 1 1954 29
 3491 0188 D7F8BC20 		ldr	r2, [r7, #188]
 3492 018c 5A60     		str	r2, [r3, #4]
1955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
1957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Write to ETHERNET MACHTHR */
1958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 3493              		.loc 1 1958 9
 3494 018e 7B68     		ldr	r3, [r7, #4]
 3495 0190 1B68     		ldr	r3, [r3]
 3496              		.loc 1 1958 49
 3497 0192 D7F89420 		ldr	r2, [r7, #148]
 3498              		.loc 1 1958 30
 3499 0196 9A60     		str	r2, [r3, #8]
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Write to ETHERNET MACHTLR */
1961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 3500              		.loc 1 1961 9
 3501 0198 7B68     		ldr	r3, [r7, #4]
 3502 019a 1B68     		ldr	r3, [r3]
 3503              		.loc 1 1961 49
 3504 019c D7F89820 		ldr	r2, [r7, #152]
 3505              		.loc 1 1961 30
 3506 01a0 DA60     		str	r2, [r3, #12]
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*----------------------- ETHERNET MACFCR Configuration -------------------*/
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Get the ETHERNET MACFCR value */  
1965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->MACFCR;
 3507              		.loc 1 1965 19
 3508 01a2 7B68     		ldr	r3, [r7, #4]
 3509 01a4 1B68     		ldr	r3, [r3]
 3510              		.loc 1 1965 12
 3511 01a6 9B69     		ldr	r3, [r3, #24]
 3512 01a8 C7F8BC30 		str	r3, [r7, #188]
1966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Clear xx bits */
ARM GAS  /tmp/cc39NdF4.s 			page 98


1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 3513              		.loc 1 1967 12
 3514 01ac D7F8BC20 		ldr	r2, [r7, #188]
 3515 01b0 4FF64173 		movw	r3, #65345
 3516 01b4 1340     		ands	r3, r3, r2
 3517 01b6 C7F8BC30 		str	r3, [r7, #188]
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the PT bit according to ETH PauseTime value */
1970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
1971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the PLT bit according to ETH PauseLowThreshold value */
1972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
1973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the RFE bit according to ETH ReceiveFlowControl value */
1974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the TFE bit according to ETH TransmitFlowControl value */ 
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 3518              		.loc 1 1975 34
 3519 01ba D7F89C30 		ldr	r3, [r7, #156]
 3520              		.loc 1 1975 45
 3521 01be 1A04     		lsls	r2, r3, #16
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 3522              		.loc 1 1976 32
 3523 01c0 D7F8A030 		ldr	r3, [r7, #160]
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 3524              		.loc 1 1975 53
 3525 01c4 1A43     		orrs	r2, r2, r3
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.PauseLowThreshold |
 3526              		.loc 1 1977 32
 3527 01c6 D7F8A430 		ldr	r3, [r7, #164]
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 3528              		.loc 1 1976 49
 3529 01ca 1A43     		orrs	r2, r2, r3
1978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.UnicastPauseFrameDetect | 
 3530              		.loc 1 1978 32
 3531 01cc D7F8A830 		ldr	r3, [r7, #168]
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.PauseLowThreshold |
 3532              		.loc 1 1977 51
 3533 01d0 1A43     		orrs	r2, r2, r3
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ReceiveFlowControl |
 3534              		.loc 1 1979 32
 3535 01d2 D7F8AC30 		ldr	r3, [r7, #172]
1978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.UnicastPauseFrameDetect | 
 3536              		.loc 1 1978 57
 3537 01d6 1A43     		orrs	r2, r2, r3
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.TransmitFlowControl); 
 3538              		.loc 1 1980 32
 3539 01d8 D7F8B030 		ldr	r3, [r7, #176]
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ReceiveFlowControl |
 3540              		.loc 1 1979 52
 3541 01dc 1343     		orrs	r3, r3, r2
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 3542              		.loc 1 1975 12
 3543 01de D7F8BC20 		ldr	r2, [r7, #188]
 3544 01e2 1343     		orrs	r3, r3, r2
 3545 01e4 C7F8BC30 		str	r3, [r7, #188]
1981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Write to ETHERNET MACFCR */
1983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 3546              		.loc 1 1983 9
ARM GAS  /tmp/cc39NdF4.s 			page 99


 3547 01e8 7B68     		ldr	r3, [r7, #4]
 3548 01ea 1B68     		ldr	r3, [r3]
 3549              		.loc 1 1983 29
 3550 01ec D7F8BC20 		ldr	r2, [r7, #188]
 3551 01f0 9A61     		str	r2, [r3, #24]
1984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    at least four TX_CLK/RX_CLK clock cycles */
1987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->MACFCR;
 3552              		.loc 1 1987 19
 3553 01f2 7B68     		ldr	r3, [r7, #4]
 3554 01f4 1B68     		ldr	r3, [r3]
 3555              		.loc 1 1987 12
 3556 01f6 9B69     		ldr	r3, [r3, #24]
 3557 01f8 C7F8BC30 		str	r3, [r7, #188]
1988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 3558              		.loc 1 1988 4
 3559 01fc 0120     		movs	r0, #1
 3560 01fe FFF7FEFF 		bl	HAL_Delay
1989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFCR = tmpreg1;
 3561              		.loc 1 1989 9
 3562 0202 7B68     		ldr	r3, [r7, #4]
 3563 0204 1B68     		ldr	r3, [r3]
 3564              		.loc 1 1989 29
 3565 0206 D7F8BC20 		ldr	r2, [r7, #188]
 3566 020a 9A61     		str	r2, [r3, #24]
1990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
1992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the ETV bit according to ETH VLANTagComparison value */
1993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the VL bit according to ETH VLANTagIdentifier value */  
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 3567              		.loc 1 1994 52
 3568 020c D7F8B410 		ldr	r1, [r7, #180]
1995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
 3569              		.loc 1 1995 52
 3570 0210 D7F8B820 		ldr	r2, [r7, #184]
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
 3571              		.loc 1 1994 9
 3572 0214 7B68     		ldr	r3, [r7, #4]
 3573 0216 1B68     		ldr	r3, [r3]
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
 3574              		.loc 1 1994 71
 3575 0218 0A43     		orrs	r2, r2, r1
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
 3576              		.loc 1 1994 32
 3577 021a DA61     		str	r2, [r3, #28]
1996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        at least four TX_CLK/RX_CLK clock cycles */
1999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACVLANTR;
 3578              		.loc 1 1999 20
 3579 021c 7B68     		ldr	r3, [r7, #4]
 3580 021e 1B68     		ldr	r3, [r3]
 3581              		.loc 1 1999 13
 3582 0220 DB69     		ldr	r3, [r3, #28]
 3583 0222 C7F8BC30 		str	r3, [r7, #188]
2000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
ARM GAS  /tmp/cc39NdF4.s 			page 100


 3584              		.loc 1 2000 5
 3585 0226 0120     		movs	r0, #1
 3586 0228 FFF7FEFF 		bl	HAL_Delay
2001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg1;
 3587              		.loc 1 2001 10
 3588 022c 7B68     		ldr	r3, [r7, #4]
 3589 022e 1B68     		ldr	r3, [r3]
 3590              		.loc 1 2001 33
 3591 0230 D7F8BC20 		ldr	r2, [r7, #188]
 3592 0234 DA61     		str	r2, [r3, #28]
2002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
2003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet DMA default initialization ************************************/
2004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 3593              		.loc 1 2004 41
 3594 0236 0023     		movs	r3, #0
 3595 0238 BB60     		str	r3, [r7, #8]
2005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 3596              		.loc 1 2005 33
 3597 023a 4FF00073 		mov	r3, #33554432
 3598 023e FB60     		str	r3, [r7, #12]
2006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 3599              		.loc 1 2006 32
 3600 0240 0023     		movs	r3, #0
 3601 0242 3B61     		str	r3, [r7, #16]
2007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 3602              		.loc 1 2007 34
 3603 0244 4FF40013 		mov	r3, #2097152
 3604 0248 7B61     		str	r3, [r7, #20]
2008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 3605              		.loc 1 2008 38
 3606 024a 0023     		movs	r3, #0
 3607 024c BB61     		str	r3, [r7, #24]
2009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 3608              		.loc 1 2009 32
 3609 024e 0023     		movs	r3, #0
 3610 0250 FB61     		str	r3, [r7, #28]
2010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 3611              		.loc 1 2010 41
 3612 0252 0023     		movs	r3, #0
 3613 0254 3B62     		str	r3, [r7, #32]
2011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 3614              		.loc 1 2011 37
 3615 0256 0023     		movs	r3, #0
 3616 0258 7B62     		str	r3, [r7, #36]
2012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 3617              		.loc 1 2012 32
 3618 025a 0423     		movs	r3, #4
 3619 025c BB62     		str	r3, [r7, #40]
2013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 3620              		.loc 1 2013 33
 3621 025e 4FF00073 		mov	r3, #33554432
 3622 0262 FB62     		str	r3, [r7, #44]
2014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 3623              		.loc 1 2014 24
 3624 0264 4FF48033 		mov	r3, #65536
 3625 0268 3B63     		str	r3, [r7, #48]
2015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
ARM GAS  /tmp/cc39NdF4.s 			page 101


 3626              		.loc 1 2015 30
 3627 026a 4FF48003 		mov	r3, #4194304
 3628 026e 7B63     		str	r3, [r7, #52]
2016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 3629              		.loc 1 2016 30
 3630 0270 4FF40053 		mov	r3, #8192
 3631 0274 BB63     		str	r3, [r7, #56]
2017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 3632              		.loc 1 2017 38
 3633 0276 8023     		movs	r3, #128
 3634 0278 FB63     		str	r3, [r7, #60]
2018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.DescriptorSkipLength = 0x0U;
 3635              		.loc 1 2018 34
 3636 027a 0023     		movs	r3, #0
 3637 027c 3B64     		str	r3, [r7, #64]
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 3638              		.loc 1 2019 28
 3639 027e 0023     		movs	r3, #0
 3640 0280 7B64     		str	r3, [r7, #68]
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
2021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the ETHERNET DMAOMR value */
2022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->DMAOMR;
 3641              		.loc 1 2022 20
 3642 0282 7B68     		ldr	r3, [r7, #4]
 3643 0284 1B68     		ldr	r3, [r3]
 3644              		.loc 1 2022 13
 3645 0286 03F58053 		add	r3, r3, #4096
 3646 028a 1833     		adds	r3, r3, #24
 3647 028c 1B68     		ldr	r3, [r3]
 3648 028e C7F8BC30 		str	r3, [r7, #188]
2023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear xx bits */
2024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 3649              		.loc 1 2024 13
 3650 0292 D7F8BC20 		ldr	r2, [r7, #188]
 3651 0296 3E4B     		ldr	r3, .L128+4
 3652 0298 1340     		ands	r3, r3, r2
 3653 029a C7F8BC30 		str	r3, [r7, #188]
2025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
2026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DT bit according to ETH DropTCPIPChecksumErrorFrame value */
2027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the RSF bit according to ETH ReceiveStoreForward value */
2028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DFF bit according to ETH FlushReceivedFrame value */
2029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the TSF bit according to ETH TransmitStoreForward value */
2030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the TTC bit according to ETH TransmitThresholdControl value */
2031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the FEF bit according to ETH ForwardErrorFrames value */
2032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
2033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the RTC bit according to ETH ReceiveThresholdControl value */
2034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the OSF bit according to ETH SecondFrameOperate value */
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 3654              		.loc 1 2035 34
 3655 029e BA68     		ldr	r2, [r7, #8]
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
 3656              		.loc 1 2036 33
 3657 02a0 FB68     		ldr	r3, [r7, #12]
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
 3658              		.loc 1 2035 63
 3659 02a2 1A43     		orrs	r2, r2, r3
2037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.FlushReceivedFrame |
ARM GAS  /tmp/cc39NdF4.s 			page 102


 3660              		.loc 1 2037 33
 3661 02a4 3B69     		ldr	r3, [r7, #16]
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
 3662              		.loc 1 2036 54
 3663 02a6 1A43     		orrs	r2, r2, r3
2038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.TransmitStoreForward | 
 3664              		.loc 1 2038 33
 3665 02a8 7B69     		ldr	r3, [r7, #20]
2037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.FlushReceivedFrame |
 3666              		.loc 1 2037 53
 3667 02aa 1A43     		orrs	r2, r2, r3
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.TransmitThresholdControl |
 3668              		.loc 1 2039 33
 3669 02ac BB69     		ldr	r3, [r7, #24]
2038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.TransmitStoreForward | 
 3670              		.loc 1 2038 55
 3671 02ae 1A43     		orrs	r2, r2, r3
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ForwardErrorFrames |
 3672              		.loc 1 2040 33
 3673 02b0 FB69     		ldr	r3, [r7, #28]
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.TransmitThresholdControl |
 3674              		.loc 1 2039 59
 3675 02b2 1A43     		orrs	r2, r2, r3
2041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ForwardUndersizedGoodFrames |
 3676              		.loc 1 2041 33
 3677 02b4 3B6A     		ldr	r3, [r7, #32]
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ForwardErrorFrames |
 3678              		.loc 1 2040 53
 3679 02b6 1A43     		orrs	r2, r2, r3
2042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveThresholdControl |
 3680              		.loc 1 2042 33
 3681 02b8 7B6A     		ldr	r3, [r7, #36]
2041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ForwardUndersizedGoodFrames |
 3682              		.loc 1 2041 62
 3683 02ba 1A43     		orrs	r2, r2, r3
2043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.SecondFrameOperate);
 3684              		.loc 1 2043 33
 3685 02bc BB6A     		ldr	r3, [r7, #40]
2042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveThresholdControl |
 3686              		.loc 1 2042 58
 3687 02be 1343     		orrs	r3, r3, r2
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
 3688              		.loc 1 2035 13
 3689 02c0 D7F8BC20 		ldr	r2, [r7, #188]
 3690 02c4 1343     		orrs	r3, r3, r2
 3691 02c6 C7F8BC30 		str	r3, [r7, #188]
2044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
2045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET DMAOMR */
2046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 3692              		.loc 1 2046 10
 3693 02ca 7B68     		ldr	r3, [r7, #4]
 3694 02cc 1B68     		ldr	r3, [r3]
 3695              		.loc 1 2046 30
 3696 02ce 03F58053 		add	r3, r3, #4096
 3697 02d2 1833     		adds	r3, r3, #24
 3698 02d4 D7F8BC20 		ldr	r2, [r7, #188]
 3699 02d8 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc39NdF4.s 			page 103


2047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
2048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
2049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        at least four TX_CLK/RX_CLK clock cycles */
2050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->DMAOMR;
 3700              		.loc 1 2050 20
 3701 02da 7B68     		ldr	r3, [r7, #4]
 3702 02dc 1B68     		ldr	r3, [r3]
 3703              		.loc 1 2050 13
 3704 02de 03F58053 		add	r3, r3, #4096
 3705 02e2 1833     		adds	r3, r3, #24
 3706 02e4 1B68     		ldr	r3, [r3]
 3707 02e6 C7F8BC30 		str	r3, [r7, #188]
2051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3708              		.loc 1 2051 5
 3709 02ea 0120     		movs	r0, #1
 3710 02ec FFF7FEFF 		bl	HAL_Delay
2052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMAOMR = tmpreg1;
 3711              		.loc 1 2052 10
 3712 02f0 7B68     		ldr	r3, [r7, #4]
 3713 02f2 1B68     		ldr	r3, [r3]
 3714              		.loc 1 2052 30
 3715 02f4 03F58053 		add	r3, r3, #4096
 3716 02f8 1833     		adds	r3, r3, #24
 3717 02fa D7F8BC20 		ldr	r2, [r7, #188]
 3718 02fe 1A60     		str	r2, [r3]
2053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
2054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*----------------------- ETHERNET DMABMR Configuration ------------------*/
2055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the AAL bit according to ETH AddressAlignedBeats value */
2056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the FB bit according to ETH FixedBurst value */
2057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
2058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
2059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
2060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DSL bit according to ETH DesciptorSkipLength value */
2061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the PR and DA bits according to ETH DMAArbitration value */
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 3719              		.loc 1 2062 50
 3720 0300 FA6A     		ldr	r2, [r7, #44]
2063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 3721              		.loc 1 2063 50
 3722 0302 3B6B     		ldr	r3, [r7, #48]
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 3723              		.loc 1 2062 71
 3724 0304 1A43     		orrs	r2, r2, r3
2064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected 
 3725              		.loc 1 2064 50
 3726 0306 7B6B     		ldr	r3, [r7, #52]
2063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 3727              		.loc 1 2063 62
 3728 0308 1A43     		orrs	r2, r2, r3
2065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.TxDMABurstLength |
 3729              		.loc 1 2065 50
 3730 030a BB6B     		ldr	r3, [r7, #56]
2064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected 
 3731              		.loc 1 2064 68
 3732 030c 1A43     		orrs	r2, r2, r3
2066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.EnhancedDescriptorFormat |
 3733              		.loc 1 2066 50
ARM GAS  /tmp/cc39NdF4.s 			page 104


 3734 030e FB6B     		ldr	r3, [r7, #60]
2065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.TxDMABurstLength |
 3735              		.loc 1 2065 68
 3736 0310 1A43     		orrs	r2, r2, r3
2067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           (dmainit.DescriptorSkipLength << 2U) |
 3737              		.loc 1 2067 51
 3738 0312 3B6C     		ldr	r3, [r7, #64]
 3739              		.loc 1 2067 73
 3740 0314 9B00     		lsls	r3, r3, #2
2066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.EnhancedDescriptorFormat |
 3741              		.loc 1 2066 76
 3742 0316 1A43     		orrs	r2, r2, r3
2068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.DMAArbitration |
 3743              		.loc 1 2068 50
 3744 0318 7B6C     		ldr	r3, [r7, #68]
2067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           (dmainit.DescriptorSkipLength << 2U) |
 3745              		.loc 1 2067 80
 3746 031a 1A43     		orrs	r2, r2, r3
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 3747              		.loc 1 2062 10
 3748 031c 7B68     		ldr	r3, [r7, #4]
 3749 031e 1B68     		ldr	r3, [r3]
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 3750              		.loc 1 2062 32
 3751 0320 42F40002 		orr	r2, r2, #8388608
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 3752              		.loc 1 2062 30
 3753 0324 03F58053 		add	r3, r3, #4096
 3754 0328 1A60     		str	r2, [r3]
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and
2070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
2071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Wait until the write operation will be taken into account:
2072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         at least four TX_CLK/RX_CLK clock cycles */
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->DMABMR;
 3755              		.loc 1 2073 21
 3756 032a 7B68     		ldr	r3, [r7, #4]
 3757 032c 1B68     		ldr	r3, [r3]
 3758              		.loc 1 2073 14
 3759 032e 03F58053 		add	r3, r3, #4096
 3760 0332 1B68     		ldr	r3, [r3]
 3761 0334 C7F8BC30 		str	r3, [r7, #188]
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 3762              		.loc 1 2074 6
 3763 0338 0120     		movs	r0, #1
 3764 033a FFF7FEFF 		bl	HAL_Delay
2075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->DMABMR = tmpreg1;
 3765              		.loc 1 2075 11
 3766 033e 7B68     		ldr	r3, [r7, #4]
 3767 0340 1B68     		ldr	r3, [r3]
 3768              		.loc 1 2075 31
 3769 0342 03F58053 		add	r3, r3, #4096
 3770 0346 D7F8BC20 		ldr	r2, [r7, #188]
 3771 034a 1A60     		str	r2, [r3]
2076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 3772              		.loc 1 2077 21
 3773 034c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc39NdF4.s 			page 105


 3774 034e 9B69     		ldr	r3, [r3, #24]
 3775              		.loc 1 2077 8
 3776 0350 012B     		cmp	r3, #1
 3777 0352 0FD1     		bne	.L127
2078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      {
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        /* Enable the Ethernet Rx Interrupt */
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 3778              		.loc 1 2080 8
 3779 0354 7B68     		ldr	r3, [r7, #4]
 3780 0356 1B68     		ldr	r3, [r3]
 3781 0358 03F58053 		add	r3, r3, #4096
 3782 035c 1C33     		adds	r3, r3, #28
 3783 035e 1A68     		ldr	r2, [r3]
 3784 0360 7B68     		ldr	r3, [r7, #4]
 3785 0362 1B68     		ldr	r3, [r3]
 3786 0364 42F48032 		orr	r2, r2, #65536
 3787 0368 42F04002 		orr	r2, r2, #64
 3788 036c 03F58053 		add	r3, r3, #4096
 3789 0370 1C33     		adds	r3, r3, #28
 3790 0372 1A60     		str	r2, [r3]
 3791              	.L127:
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      }
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Initialize MAC address in ethernet MAC */ 
2084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 3792              		.loc 1 2084 6
 3793 0374 7B68     		ldr	r3, [r7, #4]
 3794 0376 5B69     		ldr	r3, [r3, #20]
 3795 0378 1A46     		mov	r2, r3
 3796 037a 0021     		movs	r1, #0
 3797 037c 7868     		ldr	r0, [r7, #4]
 3798 037e FFF7FEFF 		bl	ETH_MACAddressConfig
2085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3799              		.loc 1 2085 1
 3800 0382 00BF     		nop
 3801 0384 C037     		adds	r7, r7, #192
 3802              	.LCFI114:
 3803              		.cfi_def_cfa_offset 8
 3804 0386 BD46     		mov	sp, r7
 3805              	.LCFI115:
 3806              		.cfi_def_cfa_register 13
 3807              		@ sp needed
 3808 0388 80BD     		pop	{r7, pc}
 3809              	.L129:
 3810 038a 00BF     		.align	2
 3811              	.L128:
 3812 038c 0F8120FF 		.word	-14647025
 3813 0390 233FDEF8 		.word	-119652573
 3814              		.cfi_endproc
 3815              	.LFE150:
 3817              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
 3818              		.align	1
 3819              		.syntax unified
 3820              		.thumb
 3821              		.thumb_func
 3822              		.fpu fpv4-sp-d16
 3824              	ETH_MACAddressConfig:
ARM GAS  /tmp/cc39NdF4.s 			page 106


 3825              	.LFB151:
2086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values:
2093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0 
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1 
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
2096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
2097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
2098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
2101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 3826              		.loc 1 2101 1
 3827              		.cfi_startproc
 3828              		@ args = 0, pretend = 0, frame = 24
 3829              		@ frame_needed = 1, uses_anonymous_args = 0
 3830              		@ link register save eliminated.
 3831 0000 80B4     		push	{r7}
 3832              	.LCFI116:
 3833              		.cfi_def_cfa_offset 4
 3834              		.cfi_offset 7, -4
 3835 0002 87B0     		sub	sp, sp, #28
 3836              	.LCFI117:
 3837              		.cfi_def_cfa_offset 32
 3838 0004 00AF     		add	r7, sp, #0
 3839              	.LCFI118:
 3840              		.cfi_def_cfa_register 7
 3841 0006 F860     		str	r0, [r7, #12]
 3842 0008 B960     		str	r1, [r7, #8]
 3843 000a 7A60     		str	r2, [r7, #4]
2102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the parameters */
2108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
2109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
2111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 3844              		.loc 1 2111 28
 3845 000c 7B68     		ldr	r3, [r7, #4]
 3846 000e 0533     		adds	r3, r3, #5
 3847 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3848              		.loc 1 2111 33
 3849 0012 1B02     		lsls	r3, r3, #8
 3850              		.loc 1 2111 56
 3851 0014 7A68     		ldr	r2, [r7, #4]
 3852 0016 0432     		adds	r2, r2, #4
 3853 0018 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3854              		.loc 1 2111 11
 3855 001a 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/cc39NdF4.s 			page 107


 3856 001c 7B61     		str	r3, [r7, #20]
2112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address high register */
2113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 3857              		.loc 1 2113 23
 3858 001e BA68     		ldr	r2, [r7, #8]
 3859 0020 114B     		ldr	r3, .L131
 3860 0022 1344     		add	r3, r3, r2
 3861              		.loc 1 2113 5
 3862 0024 1A46     		mov	r2, r3
 3863              		.loc 1 2113 66
 3864 0026 7B69     		ldr	r3, [r7, #20]
 3865 0028 1360     		str	r3, [r2]
2114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
2115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
 3866              		.loc 1 2115 28
 3867 002a 7B68     		ldr	r3, [r7, #4]
 3868 002c 0333     		adds	r3, r3, #3
 3869 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3870              		.loc 1 2115 33
 3871 0030 1A06     		lsls	r2, r3, #24
 3872              		.loc 1 2115 58
 3873 0032 7B68     		ldr	r3, [r7, #4]
 3874 0034 0233     		adds	r3, r3, #2
 3875 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3876              		.loc 1 2115 63
 3877 0038 1B04     		lsls	r3, r3, #16
 3878              		.loc 1 2115 41
 3879 003a 1A43     		orrs	r2, r2, r3
 3880              		.loc 1 2115 88
 3881 003c 7B68     		ldr	r3, [r7, #4]
 3882 003e 0133     		adds	r3, r3, #1
 3883 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3884              		.loc 1 2115 93
 3885 0042 1B02     		lsls	r3, r3, #8
 3886              		.loc 1 2115 71
 3887 0044 1343     		orrs	r3, r3, r2
 3888              		.loc 1 2115 106
 3889 0046 7A68     		ldr	r2, [r7, #4]
 3890 0048 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3891              		.loc 1 2115 11
 3892 004a 1343     		orrs	r3, r3, r2
 3893 004c 7B61     		str	r3, [r7, #20]
2116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address low register */
2118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 3894              		.loc 1 2118 23
 3895 004e BA68     		ldr	r2, [r7, #8]
 3896 0050 064B     		ldr	r3, .L131+4
 3897 0052 1344     		add	r3, r3, r2
 3898              		.loc 1 2118 5
 3899 0054 1A46     		mov	r2, r3
 3900              		.loc 1 2118 66
 3901 0056 7B69     		ldr	r3, [r7, #20]
 3902 0058 1360     		str	r3, [r2]
2119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3903              		.loc 1 2119 1
 3904 005a 00BF     		nop
ARM GAS  /tmp/cc39NdF4.s 			page 108


 3905 005c 1C37     		adds	r7, r7, #28
 3906              	.LCFI119:
 3907              		.cfi_def_cfa_offset 4
 3908 005e BD46     		mov	sp, r7
 3909              	.LCFI120:
 3910              		.cfi_def_cfa_register 13
 3911              		@ sp needed
 3912 0060 5DF8047B 		ldr	r7, [sp], #4
 3913              	.LCFI121:
 3914              		.cfi_restore 7
 3915              		.cfi_def_cfa_offset 0
 3916 0064 7047     		bx	lr
 3917              	.L132:
 3918 0066 00BF     		.align	2
 3919              	.L131:
 3920 0068 40800240 		.word	1073905728
 3921 006c 44800240 		.word	1073905732
 3922              		.cfi_endproc
 3923              	.LFE151:
 3925              		.section	.text.ETH_MACTransmissionEnable,"ax",%progbits
 3926              		.align	1
 3927              		.syntax unified
 3928              		.thumb
 3929              		.thumb_func
 3930              		.fpu fpv4-sp-d16
 3932              	ETH_MACTransmissionEnable:
 3933              	.LFB152:
2120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the MAC transmission.
2123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
2128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 3934              		.loc 1 2128 1
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 16
 3937              		@ frame_needed = 1, uses_anonymous_args = 0
 3938 0000 80B5     		push	{r7, lr}
 3939              	.LCFI122:
 3940              		.cfi_def_cfa_offset 8
 3941              		.cfi_offset 7, -8
 3942              		.cfi_offset 14, -4
 3943 0002 84B0     		sub	sp, sp, #16
 3944              	.LCFI123:
 3945              		.cfi_def_cfa_offset 24
 3946 0004 00AF     		add	r7, sp, #0
 3947              	.LCFI124:
 3948              		.cfi_def_cfa_register 7
 3949 0006 7860     		str	r0, [r7, #4]
2129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 3950              		.loc 1 2129 17
 3951 0008 0023     		movs	r3, #0
 3952 000a FB60     		str	r3, [r7, #12]
2130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
ARM GAS  /tmp/cc39NdF4.s 			page 109


2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the MAC transmission */
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_TE;
 3953              		.loc 1 2132 8
 3954 000c 7B68     		ldr	r3, [r7, #4]
 3955 000e 1B68     		ldr	r3, [r3]
 3956              		.loc 1 2132 27
 3957 0010 1A68     		ldr	r2, [r3]
 3958              		.loc 1 2132 8
 3959 0012 7B68     		ldr	r3, [r7, #4]
 3960 0014 1B68     		ldr	r3, [r3]
 3961              		.loc 1 2132 27
 3962 0016 42F00802 		orr	r2, r2, #8
 3963 001a 1A60     		str	r2, [r3]
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
 3964              		.loc 1 2136 18
 3965 001c 7B68     		ldr	r3, [r7, #4]
 3966 001e 1B68     		ldr	r3, [r3]
 3967              		.loc 1 2136 29
 3968 0020 1B68     		ldr	r3, [r3]
 3969              		.loc 1 2136 11
 3970 0022 FB60     		str	r3, [r7, #12]
2137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 3971              		.loc 1 2137 3
 3972 0024 0120     		movs	r0, #1
 3973 0026 FFF7FEFF 		bl	ETH_Delay
2138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 3974              		.loc 1 2138 8
 3975 002a 7B68     		ldr	r3, [r7, #4]
 3976 002c 1B68     		ldr	r3, [r3]
 3977              		.loc 1 2138 27
 3978 002e FA68     		ldr	r2, [r7, #12]
 3979 0030 1A60     		str	r2, [r3]
2139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3980              		.loc 1 2139 1
 3981 0032 00BF     		nop
 3982 0034 1037     		adds	r7, r7, #16
 3983              	.LCFI125:
 3984              		.cfi_def_cfa_offset 8
 3985 0036 BD46     		mov	sp, r7
 3986              	.LCFI126:
 3987              		.cfi_def_cfa_register 13
 3988              		@ sp needed
 3989 0038 80BD     		pop	{r7, pc}
 3990              		.cfi_endproc
 3991              	.LFE152:
 3993              		.section	.text.ETH_MACTransmissionDisable,"ax",%progbits
 3994              		.align	1
 3995              		.syntax unified
 3996              		.thumb
 3997              		.thumb_func
 3998              		.fpu fpv4-sp-d16
 4000              	ETH_MACTransmissionDisable:
 4001              	.LFB153:
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/cc39NdF4.s 			page 110


2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the MAC transmission.
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
2145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
2148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 4002              		.loc 1 2148 1
 4003              		.cfi_startproc
 4004              		@ args = 0, pretend = 0, frame = 16
 4005              		@ frame_needed = 1, uses_anonymous_args = 0
 4006 0000 80B5     		push	{r7, lr}
 4007              	.LCFI127:
 4008              		.cfi_def_cfa_offset 8
 4009              		.cfi_offset 7, -8
 4010              		.cfi_offset 14, -4
 4011 0002 84B0     		sub	sp, sp, #16
 4012              	.LCFI128:
 4013              		.cfi_def_cfa_offset 24
 4014 0004 00AF     		add	r7, sp, #0
 4015              	.LCFI129:
 4016              		.cfi_def_cfa_register 7
 4017 0006 7860     		str	r0, [r7, #4]
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 4018              		.loc 1 2149 17
 4019 0008 0023     		movs	r3, #0
 4020 000a FB60     		str	r3, [r7, #12]
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the MAC transmission */
2152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 4021              		.loc 1 2152 8
 4022 000c 7B68     		ldr	r3, [r7, #4]
 4023 000e 1B68     		ldr	r3, [r3]
 4024              		.loc 1 2152 27
 4025 0010 1A68     		ldr	r2, [r3]
 4026              		.loc 1 2152 8
 4027 0012 7B68     		ldr	r3, [r7, #4]
 4028 0014 1B68     		ldr	r3, [r3]
 4029              		.loc 1 2152 27
 4030 0016 22F00802 		bic	r2, r2, #8
 4031 001a 1A60     		str	r2, [r3]
2153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
 4032              		.loc 1 2156 18
 4033 001c 7B68     		ldr	r3, [r7, #4]
 4034 001e 1B68     		ldr	r3, [r3]
 4035              		.loc 1 2156 29
 4036 0020 1B68     		ldr	r3, [r3]
 4037              		.loc 1 2156 11
 4038 0022 FB60     		str	r3, [r7, #12]
2157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 4039              		.loc 1 2157 3
 4040 0024 0120     		movs	r0, #1
 4041 0026 FFF7FEFF 		bl	ETH_Delay
ARM GAS  /tmp/cc39NdF4.s 			page 111


2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 4042              		.loc 1 2158 8
 4043 002a 7B68     		ldr	r3, [r7, #4]
 4044 002c 1B68     		ldr	r3, [r3]
 4045              		.loc 1 2158 27
 4046 002e FA68     		ldr	r2, [r7, #12]
 4047 0030 1A60     		str	r2, [r3]
2159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4048              		.loc 1 2159 1
 4049 0032 00BF     		nop
 4050 0034 1037     		adds	r7, r7, #16
 4051              	.LCFI130:
 4052              		.cfi_def_cfa_offset 8
 4053 0036 BD46     		mov	sp, r7
 4054              	.LCFI131:
 4055              		.cfi_def_cfa_register 13
 4056              		@ sp needed
 4057 0038 80BD     		pop	{r7, pc}
 4058              		.cfi_endproc
 4059              	.LFE153:
 4061              		.section	.text.ETH_MACReceptionEnable,"ax",%progbits
 4062              		.align	1
 4063              		.syntax unified
 4064              		.thumb
 4065              		.thumb_func
 4066              		.fpu fpv4-sp-d16
 4068              	ETH_MACReceptionEnable:
 4069              	.LFB154:
2160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the MAC reception.
2163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
2165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
2168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 4070              		.loc 1 2168 1
 4071              		.cfi_startproc
 4072              		@ args = 0, pretend = 0, frame = 16
 4073              		@ frame_needed = 1, uses_anonymous_args = 0
 4074 0000 80B5     		push	{r7, lr}
 4075              	.LCFI132:
 4076              		.cfi_def_cfa_offset 8
 4077              		.cfi_offset 7, -8
 4078              		.cfi_offset 14, -4
 4079 0002 84B0     		sub	sp, sp, #16
 4080              	.LCFI133:
 4081              		.cfi_def_cfa_offset 24
 4082 0004 00AF     		add	r7, sp, #0
 4083              	.LCFI134:
 4084              		.cfi_def_cfa_register 7
 4085 0006 7860     		str	r0, [r7, #4]
2169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 4086              		.loc 1 2169 17
 4087 0008 0023     		movs	r3, #0
 4088 000a FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/cc39NdF4.s 			page 112


2170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the MAC reception */
2172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_RE;
 4089              		.loc 1 2172 8
 4090 000c 7B68     		ldr	r3, [r7, #4]
 4091 000e 1B68     		ldr	r3, [r3]
 4092              		.loc 1 2172 27
 4093 0010 1A68     		ldr	r2, [r3]
 4094              		.loc 1 2172 8
 4095 0012 7B68     		ldr	r3, [r7, #4]
 4096 0014 1B68     		ldr	r3, [r3]
 4097              		.loc 1 2172 27
 4098 0016 42F00402 		orr	r2, r2, #4
 4099 001a 1A60     		str	r2, [r3]
2173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
 4100              		.loc 1 2176 18
 4101 001c 7B68     		ldr	r3, [r7, #4]
 4102 001e 1B68     		ldr	r3, [r3]
 4103              		.loc 1 2176 29
 4104 0020 1B68     		ldr	r3, [r3]
 4105              		.loc 1 2176 11
 4106 0022 FB60     		str	r3, [r7, #12]
2177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 4107              		.loc 1 2177 3
 4108 0024 0120     		movs	r0, #1
 4109 0026 FFF7FEFF 		bl	ETH_Delay
2178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 4110              		.loc 1 2178 8
 4111 002a 7B68     		ldr	r3, [r7, #4]
 4112 002c 1B68     		ldr	r3, [r3]
 4113              		.loc 1 2178 27
 4114 002e FA68     		ldr	r2, [r7, #12]
 4115 0030 1A60     		str	r2, [r3]
2179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4116              		.loc 1 2179 1
 4117 0032 00BF     		nop
 4118 0034 1037     		adds	r7, r7, #16
 4119              	.LCFI135:
 4120              		.cfi_def_cfa_offset 8
 4121 0036 BD46     		mov	sp, r7
 4122              	.LCFI136:
 4123              		.cfi_def_cfa_register 13
 4124              		@ sp needed
 4125 0038 80BD     		pop	{r7, pc}
 4126              		.cfi_endproc
 4127              	.LFE154:
 4129              		.section	.text.ETH_MACReceptionDisable,"ax",%progbits
 4130              		.align	1
 4131              		.syntax unified
 4132              		.thumb
 4133              		.thumb_func
 4134              		.fpu fpv4-sp-d16
 4136              	ETH_MACReceptionDisable:
 4137              	.LFB155:
ARM GAS  /tmp/cc39NdF4.s 			page 113


2180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the MAC reception.
2183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
2185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 4138              		.loc 1 2188 1
 4139              		.cfi_startproc
 4140              		@ args = 0, pretend = 0, frame = 16
 4141              		@ frame_needed = 1, uses_anonymous_args = 0
 4142 0000 80B5     		push	{r7, lr}
 4143              	.LCFI137:
 4144              		.cfi_def_cfa_offset 8
 4145              		.cfi_offset 7, -8
 4146              		.cfi_offset 14, -4
 4147 0002 84B0     		sub	sp, sp, #16
 4148              	.LCFI138:
 4149              		.cfi_def_cfa_offset 24
 4150 0004 00AF     		add	r7, sp, #0
 4151              	.LCFI139:
 4152              		.cfi_def_cfa_register 7
 4153 0006 7860     		str	r0, [r7, #4]
2189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 4154              		.loc 1 2189 17
 4155 0008 0023     		movs	r3, #0
 4156 000a FB60     		str	r3, [r7, #12]
2190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the MAC reception */
2192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 4157              		.loc 1 2192 8
 4158 000c 7B68     		ldr	r3, [r7, #4]
 4159 000e 1B68     		ldr	r3, [r3]
 4160              		.loc 1 2192 27
 4161 0010 1A68     		ldr	r2, [r3]
 4162              		.loc 1 2192 8
 4163 0012 7B68     		ldr	r3, [r7, #4]
 4164 0014 1B68     		ldr	r3, [r3]
 4165              		.loc 1 2192 27
 4166 0016 22F00402 		bic	r2, r2, #4
 4167 001a 1A60     		str	r2, [r3]
2193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
 4168              		.loc 1 2196 18
 4169 001c 7B68     		ldr	r3, [r7, #4]
 4170 001e 1B68     		ldr	r3, [r3]
 4171              		.loc 1 2196 29
 4172 0020 1B68     		ldr	r3, [r3]
 4173              		.loc 1 2196 11
 4174 0022 FB60     		str	r3, [r7, #12]
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 4175              		.loc 1 2197 3
 4176 0024 0120     		movs	r0, #1
ARM GAS  /tmp/cc39NdF4.s 			page 114


 4177 0026 FFF7FEFF 		bl	ETH_Delay
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 4178              		.loc 1 2198 8
 4179 002a 7B68     		ldr	r3, [r7, #4]
 4180 002c 1B68     		ldr	r3, [r3]
 4181              		.loc 1 2198 27
 4182 002e FA68     		ldr	r2, [r7, #12]
 4183 0030 1A60     		str	r2, [r3]
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4184              		.loc 1 2199 1
 4185 0032 00BF     		nop
 4186 0034 1037     		adds	r7, r7, #16
 4187              	.LCFI140:
 4188              		.cfi_def_cfa_offset 8
 4189 0036 BD46     		mov	sp, r7
 4190              	.LCFI141:
 4191              		.cfi_def_cfa_register 13
 4192              		@ sp needed
 4193 0038 80BD     		pop	{r7, pc}
 4194              		.cfi_endproc
 4195              	.LFE155:
 4197              		.section	.text.ETH_DMATransmissionEnable,"ax",%progbits
 4198              		.align	1
 4199              		.syntax unified
 4200              		.thumb
 4201              		.thumb_func
 4202              		.fpu fpv4-sp-d16
 4204              	ETH_DMATransmissionEnable:
 4205              	.LFB156:
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the DMA transmission.
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 4206              		.loc 1 2208 1
 4207              		.cfi_startproc
 4208              		@ args = 0, pretend = 0, frame = 8
 4209              		@ frame_needed = 1, uses_anonymous_args = 0
 4210              		@ link register save eliminated.
 4211 0000 80B4     		push	{r7}
 4212              	.LCFI142:
 4213              		.cfi_def_cfa_offset 4
 4214              		.cfi_offset 7, -4
 4215 0002 83B0     		sub	sp, sp, #12
 4216              	.LCFI143:
 4217              		.cfi_def_cfa_offset 16
 4218 0004 00AF     		add	r7, sp, #0
 4219              	.LCFI144:
 4220              		.cfi_def_cfa_register 7
 4221 0006 7860     		str	r0, [r7, #4]
2209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the DMA transmission */
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 4222              		.loc 1 2210 8
ARM GAS  /tmp/cc39NdF4.s 			page 115


 4223 0008 7B68     		ldr	r3, [r7, #4]
 4224 000a 1B68     		ldr	r3, [r3]
 4225              		.loc 1 2210 28
 4226 000c 03F58053 		add	r3, r3, #4096
 4227 0010 1833     		adds	r3, r3, #24
 4228 0012 1A68     		ldr	r2, [r3]
 4229              		.loc 1 2210 8
 4230 0014 7B68     		ldr	r3, [r7, #4]
 4231 0016 1B68     		ldr	r3, [r3]
 4232              		.loc 1 2210 28
 4233 0018 42F40052 		orr	r2, r2, #8192
 4234 001c 03F58053 		add	r3, r3, #4096
 4235 0020 1833     		adds	r3, r3, #24
 4236 0022 1A60     		str	r2, [r3]
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4237              		.loc 1 2211 1
 4238 0024 00BF     		nop
 4239 0026 0C37     		adds	r7, r7, #12
 4240              	.LCFI145:
 4241              		.cfi_def_cfa_offset 4
 4242 0028 BD46     		mov	sp, r7
 4243              	.LCFI146:
 4244              		.cfi_def_cfa_register 13
 4245              		@ sp needed
 4246 002a 5DF8047B 		ldr	r7, [sp], #4
 4247              	.LCFI147:
 4248              		.cfi_restore 7
 4249              		.cfi_def_cfa_offset 0
 4250 002e 7047     		bx	lr
 4251              		.cfi_endproc
 4252              	.LFE156:
 4254              		.section	.text.ETH_DMATransmissionDisable,"ax",%progbits
 4255              		.align	1
 4256              		.syntax unified
 4257              		.thumb
 4258              		.thumb_func
 4259              		.fpu fpv4-sp-d16
 4261              	ETH_DMATransmissionDisable:
 4262              	.LFB157:
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the DMA transmission.
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
2217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
2220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 4263              		.loc 1 2220 1
 4264              		.cfi_startproc
 4265              		@ args = 0, pretend = 0, frame = 8
 4266              		@ frame_needed = 1, uses_anonymous_args = 0
 4267              		@ link register save eliminated.
 4268 0000 80B4     		push	{r7}
 4269              	.LCFI148:
 4270              		.cfi_def_cfa_offset 4
 4271              		.cfi_offset 7, -4
ARM GAS  /tmp/cc39NdF4.s 			page 116


 4272 0002 83B0     		sub	sp, sp, #12
 4273              	.LCFI149:
 4274              		.cfi_def_cfa_offset 16
 4275 0004 00AF     		add	r7, sp, #0
 4276              	.LCFI150:
 4277              		.cfi_def_cfa_register 7
 4278 0006 7860     		str	r0, [r7, #4]
2221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the DMA transmission */
2222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 4279              		.loc 1 2222 8
 4280 0008 7B68     		ldr	r3, [r7, #4]
 4281 000a 1B68     		ldr	r3, [r3]
 4282              		.loc 1 2222 28
 4283 000c 03F58053 		add	r3, r3, #4096
 4284 0010 1833     		adds	r3, r3, #24
 4285 0012 1A68     		ldr	r2, [r3]
 4286              		.loc 1 2222 8
 4287 0014 7B68     		ldr	r3, [r7, #4]
 4288 0016 1B68     		ldr	r3, [r3]
 4289              		.loc 1 2222 28
 4290 0018 22F40052 		bic	r2, r2, #8192
 4291 001c 03F58053 		add	r3, r3, #4096
 4292 0020 1833     		adds	r3, r3, #24
 4293 0022 1A60     		str	r2, [r3]
2223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4294              		.loc 1 2223 1
 4295 0024 00BF     		nop
 4296 0026 0C37     		adds	r7, r7, #12
 4297              	.LCFI151:
 4298              		.cfi_def_cfa_offset 4
 4299 0028 BD46     		mov	sp, r7
 4300              	.LCFI152:
 4301              		.cfi_def_cfa_register 13
 4302              		@ sp needed
 4303 002a 5DF8047B 		ldr	r7, [sp], #4
 4304              	.LCFI153:
 4305              		.cfi_restore 7
 4306              		.cfi_def_cfa_offset 0
 4307 002e 7047     		bx	lr
 4308              		.cfi_endproc
 4309              	.LFE157:
 4311              		.section	.text.ETH_DMAReceptionEnable,"ax",%progbits
 4312              		.align	1
 4313              		.syntax unified
 4314              		.thumb
 4315              		.thumb_func
 4316              		.fpu fpv4-sp-d16
 4318              	ETH_DMAReceptionEnable:
 4319              	.LFB158:
2224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the DMA reception.
2227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module 
2229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
ARM GAS  /tmp/cc39NdF4.s 			page 117


2232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
 4320              		.loc 1 2232 1
 4321              		.cfi_startproc
 4322              		@ args = 0, pretend = 0, frame = 8
 4323              		@ frame_needed = 1, uses_anonymous_args = 0
 4324              		@ link register save eliminated.
 4325 0000 80B4     		push	{r7}
 4326              	.LCFI154:
 4327              		.cfi_def_cfa_offset 4
 4328              		.cfi_offset 7, -4
 4329 0002 83B0     		sub	sp, sp, #12
 4330              	.LCFI155:
 4331              		.cfi_def_cfa_offset 16
 4332 0004 00AF     		add	r7, sp, #0
 4333              	.LCFI156:
 4334              		.cfi_def_cfa_register 7
 4335 0006 7860     		str	r0, [r7, #4]
2233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the DMA reception */
2234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 4336              		.loc 1 2234 8
 4337 0008 7B68     		ldr	r3, [r7, #4]
 4338 000a 1B68     		ldr	r3, [r3]
 4339              		.loc 1 2234 28
 4340 000c 03F58053 		add	r3, r3, #4096
 4341 0010 1833     		adds	r3, r3, #24
 4342 0012 1A68     		ldr	r2, [r3]
 4343              		.loc 1 2234 8
 4344 0014 7B68     		ldr	r3, [r7, #4]
 4345 0016 1B68     		ldr	r3, [r3]
 4346              		.loc 1 2234 28
 4347 0018 42F00202 		orr	r2, r2, #2
 4348 001c 03F58053 		add	r3, r3, #4096
 4349 0020 1833     		adds	r3, r3, #24
 4350 0022 1A60     		str	r2, [r3]
2235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4351              		.loc 1 2235 1
 4352 0024 00BF     		nop
 4353 0026 0C37     		adds	r7, r7, #12
 4354              	.LCFI157:
 4355              		.cfi_def_cfa_offset 4
 4356 0028 BD46     		mov	sp, r7
 4357              	.LCFI158:
 4358              		.cfi_def_cfa_register 13
 4359              		@ sp needed
 4360 002a 5DF8047B 		ldr	r7, [sp], #4
 4361              	.LCFI159:
 4362              		.cfi_restore 7
 4363              		.cfi_def_cfa_offset 0
 4364 002e 7047     		bx	lr
 4365              		.cfi_endproc
 4366              	.LFE158:
 4368              		.section	.text.ETH_DMAReceptionDisable,"ax",%progbits
 4369              		.align	1
 4370              		.syntax unified
 4371              		.thumb
 4372              		.thumb_func
 4373              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc39NdF4.s 			page 118


 4375              	ETH_DMAReceptionDisable:
 4376              	.LFB159:
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the DMA reception.
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module 
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 4377              		.loc 1 2244 1
 4378              		.cfi_startproc
 4379              		@ args = 0, pretend = 0, frame = 8
 4380              		@ frame_needed = 1, uses_anonymous_args = 0
 4381              		@ link register save eliminated.
 4382 0000 80B4     		push	{r7}
 4383              	.LCFI160:
 4384              		.cfi_def_cfa_offset 4
 4385              		.cfi_offset 7, -4
 4386 0002 83B0     		sub	sp, sp, #12
 4387              	.LCFI161:
 4388              		.cfi_def_cfa_offset 16
 4389 0004 00AF     		add	r7, sp, #0
 4390              	.LCFI162:
 4391              		.cfi_def_cfa_register 7
 4392 0006 7860     		str	r0, [r7, #4]
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the DMA reception */
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 4393              		.loc 1 2246 8
 4394 0008 7B68     		ldr	r3, [r7, #4]
 4395 000a 1B68     		ldr	r3, [r3]
 4396              		.loc 1 2246 28
 4397 000c 03F58053 		add	r3, r3, #4096
 4398 0010 1833     		adds	r3, r3, #24
 4399 0012 1A68     		ldr	r2, [r3]
 4400              		.loc 1 2246 8
 4401 0014 7B68     		ldr	r3, [r7, #4]
 4402 0016 1B68     		ldr	r3, [r3]
 4403              		.loc 1 2246 28
 4404 0018 22F00202 		bic	r2, r2, #2
 4405 001c 03F58053 		add	r3, r3, #4096
 4406 0020 1833     		adds	r3, r3, #24
 4407 0022 1A60     		str	r2, [r3]
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4408              		.loc 1 2247 1
 4409 0024 00BF     		nop
 4410 0026 0C37     		adds	r7, r7, #12
 4411              	.LCFI163:
 4412              		.cfi_def_cfa_offset 4
 4413 0028 BD46     		mov	sp, r7
 4414              	.LCFI164:
 4415              		.cfi_def_cfa_register 13
 4416              		@ sp needed
 4417 002a 5DF8047B 		ldr	r7, [sp], #4
 4418              	.LCFI165:
 4419              		.cfi_restore 7
ARM GAS  /tmp/cc39NdF4.s 			page 119


 4420              		.cfi_def_cfa_offset 0
 4421 002e 7047     		bx	lr
 4422              		.cfi_endproc
 4423              	.LFE159:
 4425              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 4426              		.align	1
 4427              		.syntax unified
 4428              		.thumb
 4429              		.thumb_func
 4430              		.fpu fpv4-sp-d16
 4432              	ETH_FlushTransmitFIFO:
 4433              	.LFB160:
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 4434              		.loc 1 2256 1
 4435              		.cfi_startproc
 4436              		@ args = 0, pretend = 0, frame = 16
 4437              		@ frame_needed = 1, uses_anonymous_args = 0
 4438 0000 80B5     		push	{r7, lr}
 4439              	.LCFI166:
 4440              		.cfi_def_cfa_offset 8
 4441              		.cfi_offset 7, -8
 4442              		.cfi_offset 14, -4
 4443 0002 84B0     		sub	sp, sp, #16
 4444              	.LCFI167:
 4445              		.cfi_def_cfa_offset 24
 4446 0004 00AF     		add	r7, sp, #0
 4447              	.LCFI168:
 4448              		.cfi_def_cfa_register 7
 4449 0006 7860     		str	r0, [r7, #4]
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 4450              		.loc 1 2257 17
 4451 0008 0023     		movs	r3, #0
 4452 000a FB60     		str	r3, [r7, #12]
2258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 4453              		.loc 1 2260 8
 4454 000c 7B68     		ldr	r3, [r7, #4]
 4455 000e 1B68     		ldr	r3, [r3]
 4456              		.loc 1 2260 28
 4457 0010 03F58053 		add	r3, r3, #4096
 4458 0014 1833     		adds	r3, r3, #24
 4459 0016 1A68     		ldr	r2, [r3]
 4460              		.loc 1 2260 8
 4461 0018 7B68     		ldr	r3, [r7, #4]
 4462 001a 1B68     		ldr	r3, [r3]
 4463              		.loc 1 2260 28
 4464 001c 42F48012 		orr	r2, r2, #1048576
 4465 0020 03F58053 		add	r3, r3, #4096
ARM GAS  /tmp/cc39NdF4.s 			page 120


 4466 0024 1833     		adds	r3, r3, #24
 4467 0026 1A60     		str	r2, [r3]
2261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
 4468              		.loc 1 2264 18
 4469 0028 7B68     		ldr	r3, [r7, #4]
 4470 002a 1B68     		ldr	r3, [r3]
 4471              		.loc 1 2264 29
 4472 002c 03F58053 		add	r3, r3, #4096
 4473 0030 1833     		adds	r3, r3, #24
 4474 0032 1B68     		ldr	r3, [r3]
 4475              		.loc 1 2264 11
 4476 0034 FB60     		str	r3, [r7, #12]
2265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 4477              		.loc 1 2265 3
 4478 0036 0120     		movs	r0, #1
 4479 0038 FFF7FEFF 		bl	ETH_Delay
2266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 4480              		.loc 1 2266 8
 4481 003c 7B68     		ldr	r3, [r7, #4]
 4482 003e 1B68     		ldr	r3, [r3]
 4483              		.loc 1 2266 28
 4484 0040 FA68     		ldr	r2, [r7, #12]
 4485 0042 03F58053 		add	r3, r3, #4096
 4486 0046 1833     		adds	r3, r3, #24
 4487 0048 1A60     		str	r2, [r3]
2267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4488              		.loc 1 2267 1
 4489 004a 00BF     		nop
 4490 004c 1037     		adds	r7, r7, #16
 4491              	.LCFI169:
 4492              		.cfi_def_cfa_offset 8
 4493 004e BD46     		mov	sp, r7
 4494              	.LCFI170:
 4495              		.cfi_def_cfa_register 13
 4496              		@ sp needed
 4497 0050 80BD     		pop	{r7, pc}
 4498              		.cfi_endproc
 4499              	.LFE160:
 4501              		.section	.text.ETH_Delay,"ax",%progbits
 4502              		.align	1
 4503              		.syntax unified
 4504              		.thumb
 4505              		.thumb_func
 4506              		.fpu fpv4-sp-d16
 4508              	ETH_Delay:
 4509              	.LFB161:
2268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
2271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  mdelay specifies the delay time length, in milliseconds.
2272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_Delay(uint32_t mdelay)
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/cc39NdF4.s 			page 121


 4510              		.loc 1 2275 1
 4511              		.cfi_startproc
 4512              		@ args = 0, pretend = 0, frame = 16
 4513              		@ frame_needed = 1, uses_anonymous_args = 0
 4514              		@ link register save eliminated.
 4515 0000 80B4     		push	{r7}
 4516              	.LCFI171:
 4517              		.cfi_def_cfa_offset 4
 4518              		.cfi_offset 7, -4
 4519 0002 85B0     		sub	sp, sp, #20
 4520              	.LCFI172:
 4521              		.cfi_def_cfa_offset 24
 4522 0004 00AF     		add	r7, sp, #0
 4523              	.LCFI173:
 4524              		.cfi_def_cfa_register 7
 4525 0006 7860     		str	r0, [r7, #4]
2276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 4526              		.loc 1 2276 56
 4527 0008 0A4B     		ldr	r3, .L144
 4528 000a 1B68     		ldr	r3, [r3]
 4529 000c 0A4A     		ldr	r2, .L144+4
 4530 000e A2FB0323 		umull	r2, r3, r2, r3
 4531 0012 5B0A     		lsrs	r3, r3, #9
 4532              		.loc 1 2276 32
 4533 0014 7A68     		ldr	r2, [r7, #4]
 4534 0016 02FB03F3 		mul	r3, r2, r3
 4535              		.loc 1 2276 17
 4536 001a FB60     		str	r3, [r7, #12]
 4537              	.L143:
2277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   do 
2278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __NOP();
 4538              		.loc 1 2279 5 discriminator 1
 4539              		.syntax unified
 4540              	@ 2279 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c" 1
 4541 001c 00BF     		nop
 4542              	@ 0 "" 2
2280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   } 
2281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (Delay --);
 4543              		.loc 1 2281 16 discriminator 1
 4544              		.thumb
 4545              		.syntax unified
 4546 001e FB68     		ldr	r3, [r7, #12]
 4547 0020 5A1E     		subs	r2, r3, #1
 4548 0022 FA60     		str	r2, [r7, #12]
 4549              		.loc 1 2281 3 discriminator 1
 4550 0024 002B     		cmp	r3, #0
 4551 0026 F9D1     		bne	.L143
2282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4552              		.loc 1 2282 1
 4553 0028 00BF     		nop
 4554 002a 1437     		adds	r7, r7, #20
 4555              	.LCFI174:
 4556              		.cfi_def_cfa_offset 4
 4557 002c BD46     		mov	sp, r7
 4558              	.LCFI175:
 4559              		.cfi_def_cfa_register 13
ARM GAS  /tmp/cc39NdF4.s 			page 122


 4560              		@ sp needed
 4561 002e 5DF8047B 		ldr	r7, [sp], #4
 4562              	.LCFI176:
 4563              		.cfi_restore 7
 4564              		.cfi_def_cfa_offset 0
 4565 0032 7047     		bx	lr
 4566              	.L145:
 4567              		.align	2
 4568              	.L144:
 4569 0034 00000000 		.word	SystemCoreClock
 4570 0038 D34D6210 		.word	274877907
 4571              		.cfi_endproc
 4572              	.LFE161:
 4574              		.text
 4575              	.Letext0:
 4576              		.file 2 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/machine/_default_typ
 4577              		.file 3 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/_stdint.h"
 4578              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 4579              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 4580              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 4581              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 4582              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 4583              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_eth.h"
 4584              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc39NdF4.s 			page 123


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_eth.c
     /tmp/cc39NdF4.s:18     .text.HAL_ETH_Init:0000000000000000 $t
     /tmp/cc39NdF4.s:26     .text.HAL_ETH_Init:0000000000000000 HAL_ETH_Init
     /tmp/cc39NdF4.s:942    .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/cc39NdF4.s:2234   .text.HAL_ETH_WritePHYRegister:0000000000000000 HAL_ETH_WritePHYRegister
     /tmp/cc39NdF4.s:3221   .text.ETH_MACDMAConfig:0000000000000000 ETH_MACDMAConfig
     /tmp/cc39NdF4.s:2068   .text.HAL_ETH_ReadPHYRegister:0000000000000000 HAL_ETH_ReadPHYRegister
     /tmp/cc39NdF4.s:461    .text.HAL_ETH_Init:00000000000002bc $d
     /tmp/cc39NdF4.s:471    .text.HAL_ETH_Init:00000000000002dc $t
     /tmp/cc39NdF4.s:539    .text.HAL_ETH_DeInit:0000000000000000 $t
     /tmp/cc39NdF4.s:546    .text.HAL_ETH_DeInit:0000000000000000 HAL_ETH_DeInit
     /tmp/cc39NdF4.s:985    .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/cc39NdF4.s:595    .text.HAL_ETH_DMATxDescListInit:0000000000000000 $t
     /tmp/cc39NdF4.s:602    .text.HAL_ETH_DMATxDescListInit:0000000000000000 HAL_ETH_DMATxDescListInit
     /tmp/cc39NdF4.s:763    .text.HAL_ETH_DMARxDescListInit:0000000000000000 $t
     /tmp/cc39NdF4.s:770    .text.HAL_ETH_DMARxDescListInit:0000000000000000 HAL_ETH_DMARxDescListInit
     /tmp/cc39NdF4.s:935    .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/cc39NdF4.s:978    .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/cc39NdF4.s:1021   .text.HAL_ETH_TransmitFrame:0000000000000000 $t
     /tmp/cc39NdF4.s:1028   .text.HAL_ETH_TransmitFrame:0000000000000000 HAL_ETH_TransmitFrame
     /tmp/cc39NdF4.s:1351   .text.HAL_ETH_TransmitFrame:00000000000001cc $d
     /tmp/cc39NdF4.s:1357   .text.HAL_ETH_GetReceivedFrame:0000000000000000 $t
     /tmp/cc39NdF4.s:1364   .text.HAL_ETH_GetReceivedFrame:0000000000000000 HAL_ETH_GetReceivedFrame
     /tmp/cc39NdF4.s:1574   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 $t
     /tmp/cc39NdF4.s:1581   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 HAL_ETH_GetReceivedFrame_IT
     /tmp/cc39NdF4.s:1798   .text.HAL_ETH_IRQHandler:0000000000000000 $t
     /tmp/cc39NdF4.s:1805   .text.HAL_ETH_IRQHandler:0000000000000000 HAL_ETH_IRQHandler
     /tmp/cc39NdF4.s:1982   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/cc39NdF4.s:1939   .text.HAL_ETH_TxCpltCallback:0000000000000000 HAL_ETH_TxCpltCallback
     /tmp/cc39NdF4.s:2025   .text.HAL_ETH_ErrorCallback:0000000000000000 HAL_ETH_ErrorCallback
     /tmp/cc39NdF4.s:1932   .text.HAL_ETH_TxCpltCallback:0000000000000000 $t
     /tmp/cc39NdF4.s:1975   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/cc39NdF4.s:2018   .text.HAL_ETH_ErrorCallback:0000000000000000 $t
     /tmp/cc39NdF4.s:2061   .text.HAL_ETH_ReadPHYRegister:0000000000000000 $t
     /tmp/cc39NdF4.s:2227   .text.HAL_ETH_WritePHYRegister:0000000000000000 $t
     /tmp/cc39NdF4.s:2390   .text.HAL_ETH_Start:0000000000000000 $t
     /tmp/cc39NdF4.s:2397   .text.HAL_ETH_Start:0000000000000000 HAL_ETH_Start
     /tmp/cc39NdF4.s:3932   .text.ETH_MACTransmissionEnable:0000000000000000 ETH_MACTransmissionEnable
     /tmp/cc39NdF4.s:4068   .text.ETH_MACReceptionEnable:0000000000000000 ETH_MACReceptionEnable
     /tmp/cc39NdF4.s:4432   .text.ETH_FlushTransmitFIFO:0000000000000000 ETH_FlushTransmitFIFO
     /tmp/cc39NdF4.s:4204   .text.ETH_DMATransmissionEnable:0000000000000000 ETH_DMATransmissionEnable
     /tmp/cc39NdF4.s:4318   .text.ETH_DMAReceptionEnable:0000000000000000 ETH_DMAReceptionEnable
     /tmp/cc39NdF4.s:2472   .text.HAL_ETH_Stop:0000000000000000 $t
     /tmp/cc39NdF4.s:2479   .text.HAL_ETH_Stop:0000000000000000 HAL_ETH_Stop
     /tmp/cc39NdF4.s:4261   .text.ETH_DMATransmissionDisable:0000000000000000 ETH_DMATransmissionDisable
     /tmp/cc39NdF4.s:4375   .text.ETH_DMAReceptionDisable:0000000000000000 ETH_DMAReceptionDisable
     /tmp/cc39NdF4.s:4136   .text.ETH_MACReceptionDisable:0000000000000000 ETH_MACReceptionDisable
     /tmp/cc39NdF4.s:4000   .text.ETH_MACTransmissionDisable:0000000000000000 ETH_MACTransmissionDisable
     /tmp/cc39NdF4.s:2554   .text.HAL_ETH_ConfigMAC:0000000000000000 $t
     /tmp/cc39NdF4.s:2561   .text.HAL_ETH_ConfigMAC:0000000000000000 HAL_ETH_ConfigMAC
     /tmp/cc39NdF4.s:2941   .text.HAL_ETH_ConfigMAC:00000000000001f0 $d
     /tmp/cc39NdF4.s:2946   .text.HAL_ETH_ConfigDMA:0000000000000000 $t
     /tmp/cc39NdF4.s:2953   .text.HAL_ETH_ConfigDMA:0000000000000000 HAL_ETH_ConfigDMA
     /tmp/cc39NdF4.s:3163   .text.HAL_ETH_ConfigDMA:000000000000011c $d
     /tmp/cc39NdF4.s:3168   .text.HAL_ETH_GetState:0000000000000000 $t
     /tmp/cc39NdF4.s:3175   .text.HAL_ETH_GetState:0000000000000000 HAL_ETH_GetState
ARM GAS  /tmp/cc39NdF4.s 			page 124


     /tmp/cc39NdF4.s:3215   .text.ETH_MACDMAConfig:0000000000000000 $t
     /tmp/cc39NdF4.s:3824   .text.ETH_MACAddressConfig:0000000000000000 ETH_MACAddressConfig
     /tmp/cc39NdF4.s:3812   .text.ETH_MACDMAConfig:000000000000038c $d
     /tmp/cc39NdF4.s:3818   .text.ETH_MACAddressConfig:0000000000000000 $t
     /tmp/cc39NdF4.s:3920   .text.ETH_MACAddressConfig:0000000000000068 $d
     /tmp/cc39NdF4.s:3926   .text.ETH_MACTransmissionEnable:0000000000000000 $t
     /tmp/cc39NdF4.s:4508   .text.ETH_Delay:0000000000000000 ETH_Delay
     /tmp/cc39NdF4.s:3994   .text.ETH_MACTransmissionDisable:0000000000000000 $t
     /tmp/cc39NdF4.s:4062   .text.ETH_MACReceptionEnable:0000000000000000 $t
     /tmp/cc39NdF4.s:4130   .text.ETH_MACReceptionDisable:0000000000000000 $t
     /tmp/cc39NdF4.s:4198   .text.ETH_DMATransmissionEnable:0000000000000000 $t
     /tmp/cc39NdF4.s:4255   .text.ETH_DMATransmissionDisable:0000000000000000 $t
     /tmp/cc39NdF4.s:4312   .text.ETH_DMAReceptionEnable:0000000000000000 $t
     /tmp/cc39NdF4.s:4369   .text.ETH_DMAReceptionDisable:0000000000000000 $t
     /tmp/cc39NdF4.s:4426   .text.ETH_FlushTransmitFIFO:0000000000000000 $t
     /tmp/cc39NdF4.s:4502   .text.ETH_Delay:0000000000000000 $t
     /tmp/cc39NdF4.s:4569   .text.ETH_Delay:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetHCLKFreq
HAL_Delay
SystemCoreClock
