static void\r\nnv44_vm_fill(struct nvkm_gpuobj *pgt, dma_addr_t null,\r\ndma_addr_t *list, u32 pte, u32 cnt)\r\n{\r\nu32 base = (pte << 2) & ~0x0000000f;\r\nu32 tmp[4];\r\ntmp[0] = nv_ro32(pgt, base + 0x0);\r\ntmp[1] = nv_ro32(pgt, base + 0x4);\r\ntmp[2] = nv_ro32(pgt, base + 0x8);\r\ntmp[3] = nv_ro32(pgt, base + 0xc);\r\nwhile (cnt--) {\r\nu32 addr = list ? (*list++ >> 12) : (null >> 12);\r\nswitch (pte++ & 0x3) {\r\ncase 0:\r\ntmp[0] &= ~0x07ffffff;\r\ntmp[0] |= addr;\r\nbreak;\r\ncase 1:\r\ntmp[0] &= ~0xf8000000;\r\ntmp[0] |= addr << 27;\r\ntmp[1] &= ~0x003fffff;\r\ntmp[1] |= addr >> 5;\r\nbreak;\r\ncase 2:\r\ntmp[1] &= ~0xffc00000;\r\ntmp[1] |= addr << 22;\r\ntmp[2] &= ~0x0001ffff;\r\ntmp[2] |= addr >> 10;\r\nbreak;\r\ncase 3:\r\ntmp[2] &= ~0xfffe0000;\r\ntmp[2] |= addr << 17;\r\ntmp[3] &= ~0x00000fff;\r\ntmp[3] |= addr >> 15;\r\nbreak;\r\n}\r\n}\r\nnv_wo32(pgt, base + 0x0, tmp[0]);\r\nnv_wo32(pgt, base + 0x4, tmp[1]);\r\nnv_wo32(pgt, base + 0x8, tmp[2]);\r\nnv_wo32(pgt, base + 0xc, tmp[3] | 0x40000000);\r\n}\r\nstatic void\r\nnv44_vm_map_sg(struct nvkm_vma *vma, struct nvkm_gpuobj *pgt,\r\nstruct nvkm_mem *mem, u32 pte, u32 cnt, dma_addr_t *list)\r\n{\r\nstruct nv04_mmu_priv *priv = (void *)vma->vm->mmu;\r\nu32 tmp[4];\r\nint i;\r\nif (pte & 3) {\r\nu32 max = 4 - (pte & 3);\r\nu32 part = (cnt > max) ? max : cnt;\r\nnv44_vm_fill(pgt, priv->null, list, pte, part);\r\npte += part;\r\nlist += part;\r\ncnt -= part;\r\n}\r\nwhile (cnt >= 4) {\r\nfor (i = 0; i < 4; i++)\r\ntmp[i] = *list++ >> 12;\r\nnv_wo32(pgt, pte++ * 4, tmp[0] >> 0 | tmp[1] << 27);\r\nnv_wo32(pgt, pte++ * 4, tmp[1] >> 5 | tmp[2] << 22);\r\nnv_wo32(pgt, pte++ * 4, tmp[2] >> 10 | tmp[3] << 17);\r\nnv_wo32(pgt, pte++ * 4, tmp[3] >> 15 | 0x40000000);\r\ncnt -= 4;\r\n}\r\nif (cnt)\r\nnv44_vm_fill(pgt, priv->null, list, pte, cnt);\r\n}\r\nstatic void\r\nnv44_vm_unmap(struct nvkm_gpuobj *pgt, u32 pte, u32 cnt)\r\n{\r\nstruct nv04_mmu_priv *priv = (void *)nvkm_mmu(pgt);\r\nif (pte & 3) {\r\nu32 max = 4 - (pte & 3);\r\nu32 part = (cnt > max) ? max : cnt;\r\nnv44_vm_fill(pgt, priv->null, NULL, pte, part);\r\npte += part;\r\ncnt -= part;\r\n}\r\nwhile (cnt >= 4) {\r\nnv_wo32(pgt, pte++ * 4, 0x00000000);\r\nnv_wo32(pgt, pte++ * 4, 0x00000000);\r\nnv_wo32(pgt, pte++ * 4, 0x00000000);\r\nnv_wo32(pgt, pte++ * 4, 0x00000000);\r\ncnt -= 4;\r\n}\r\nif (cnt)\r\nnv44_vm_fill(pgt, priv->null, NULL, pte, cnt);\r\n}\r\nstatic void\r\nnv44_vm_flush(struct nvkm_vm *vm)\r\n{\r\nstruct nv04_mmu_priv *priv = (void *)vm->mmu;\r\nnv_wr32(priv, 0x100814, priv->base.limit - NV44_GART_PAGE);\r\nnv_wr32(priv, 0x100808, 0x00000020);\r\nif (!nv_wait(priv, 0x100808, 0x00000001, 0x00000001))\r\nnv_error(priv, "timeout: 0x%08x\n", nv_rd32(priv, 0x100808));\r\nnv_wr32(priv, 0x100808, 0x00000000);\r\n}\r\nstatic int\r\nnv44_mmu_ctor(struct nvkm_object *parent, struct nvkm_object *engine,\r\nstruct nvkm_oclass *oclass, void *data, u32 size,\r\nstruct nvkm_object **pobject)\r\n{\r\nstruct nvkm_device *device = nv_device(parent);\r\nstruct nv04_mmu_priv *priv;\r\nint ret;\r\nif (pci_find_capability(device->pdev, PCI_CAP_ID_AGP) ||\r\n!nvkm_boolopt(device->cfgopt, "NvPCIE", true)) {\r\nreturn nvkm_object_ctor(parent, engine, &nv04_mmu_oclass,\r\ndata, size, pobject);\r\n}\r\nret = nvkm_mmu_create(parent, engine, oclass, "PCIEGART",\r\n"pciegart", &priv);\r\n*pobject = nv_object(priv);\r\nif (ret)\r\nreturn ret;\r\npriv->base.create = nv04_vm_create;\r\npriv->base.limit = NV44_GART_SIZE;\r\npriv->base.dma_bits = 39;\r\npriv->base.pgt_bits = 32 - 12;\r\npriv->base.spg_shift = 12;\r\npriv->base.lpg_shift = 12;\r\npriv->base.map_sg = nv44_vm_map_sg;\r\npriv->base.unmap = nv44_vm_unmap;\r\npriv->base.flush = nv44_vm_flush;\r\npriv->nullp = pci_alloc_consistent(device->pdev, 16 * 1024, &priv->null);\r\nif (!priv->nullp) {\r\nnv_error(priv, "unable to allocate dummy pages\n");\r\nreturn -ENOMEM;\r\n}\r\nret = nvkm_vm_create(&priv->base, 0, NV44_GART_SIZE, 0, 4096,\r\n&priv->vm);\r\nif (ret)\r\nreturn ret;\r\nret = nvkm_gpuobj_new(nv_object(priv), NULL,\r\n(NV44_GART_SIZE / NV44_GART_PAGE) * 4,\r\n512 * 1024, NVOBJ_FLAG_ZERO_ALLOC,\r\n&priv->vm->pgt[0].obj[0]);\r\npriv->vm->pgt[0].refcount[0] = 1;\r\nif (ret)\r\nreturn ret;\r\nreturn 0;\r\n}\r\nstatic int\r\nnv44_mmu_init(struct nvkm_object *object)\r\n{\r\nstruct nv04_mmu_priv *priv = (void *)object;\r\nstruct nvkm_gpuobj *gart = priv->vm->pgt[0].obj[0];\r\nu32 addr;\r\nint ret;\r\nret = nvkm_mmu_init(&priv->base);\r\nif (ret)\r\nreturn ret;\r\naddr = nv_rd32(priv, 0x10020c);\r\naddr -= ((gart->addr >> 19) + 1) << 19;\r\nnv_wr32(priv, 0x100850, 0x80000000);\r\nnv_wr32(priv, 0x100818, priv->null);\r\nnv_wr32(priv, 0x100804, NV44_GART_SIZE);\r\nnv_wr32(priv, 0x100850, 0x00008000);\r\nnv_mask(priv, 0x10008c, 0x00000200, 0x00000200);\r\nnv_wr32(priv, 0x100820, 0x00000000);\r\nnv_wr32(priv, 0x10082c, 0x00000001);\r\nnv_wr32(priv, 0x100800, addr | 0x00000010);\r\nreturn 0;\r\n}
