Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 16:04:41 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (304)
5. checking no_input_delay (14)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button_debounce/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (304)
--------------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.978   -51759.621                   5362                 5576        0.077        0.000                      0                 5576        3.000        0.000                       0                  2728  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz_0   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  -7.328    -8230.922                   1284                 2749        0.159        0.000                      0                 2749        4.500        0.000                       0                  2698  
u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0        33.085        0.000                      0                   38        0.248        0.000                      0                   38       19.363        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0  sys_clk_pin              -12.978   -51759.621                   5362                 5362        0.077        0.000                      0                 5362  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1284  Failing Endpoints,  Worst Slack       -7.328ns,  Total Violation    -8230.922ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.328ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[222][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.072ns  (logic 6.313ns (36.978%)  route 10.759ns (63.022%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942    20.391    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.694 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.508    22.202    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X44Y15         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[222][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.442    14.783    U_sobel_heeju1/clk
    SLICE_X44Y15         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[222][2]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)       -0.062    14.874    U_sobel_heeju1/line_buffer_1_reg[222][2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -22.202    
  -------------------------------------------------------------------
                         slack                                 -7.328    

Slack (VIOLATED) :        -7.293ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[166][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 6.313ns (37.005%)  route 10.747ns (62.995%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974    20.423    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.726 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.464    22.190    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[166][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.446    14.787    U_sobel_heeju1/clk
    SLICE_X43Y41         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[166][2]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.043    14.897    U_sobel_heeju1/line_buffer_1_reg[166][2]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -22.190    
  -------------------------------------------------------------------
                         slack                                 -7.293    

Slack (VIOLATED) :        -7.235ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[164][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.994ns  (logic 6.313ns (37.149%)  route 10.681ns (62.851%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974    20.423    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.726 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.397    22.123    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[164][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.442    14.783    U_sobel_heeju1/clk
    SLICE_X44Y34         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[164][2]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)       -0.047    14.889    U_sobel_heeju1/line_buffer_1_reg[164][2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -22.123    
  -------------------------------------------------------------------
                         slack                                 -7.235    

Slack (VIOLATED) :        -7.201ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[231][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.944ns  (logic 6.313ns (37.259%)  route 10.631ns (62.741%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942    20.391    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.694 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.379    22.073    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X48Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[231][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.439    14.780    U_sobel_heeju1/clk
    SLICE_X48Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[231][2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X48Y21         FDRE (Setup_fdre_C_D)       -0.061    14.872    U_sobel_heeju1/line_buffer_1_reg[231][2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -22.073    
  -------------------------------------------------------------------
                         slack                                 -7.201    

Slack (VIOLATED) :        -7.201ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[232][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.944ns  (logic 6.313ns (37.259%)  route 10.631ns (62.741%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942    20.391    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.694 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.379    22.073    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[232][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.439    14.780    U_sobel_heeju1/clk
    SLICE_X49Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[232][2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)       -0.061    14.872    U_sobel_heeju1/line_buffer_1_reg[232][2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -22.073    
  -------------------------------------------------------------------
                         slack                                 -7.201    

Slack (VIOLATED) :        -7.193ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[210][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.966ns  (logic 6.313ns (37.209%)  route 10.653ns (62.791%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942    20.391    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.694 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.402    22.096    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[210][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.437    14.778    U_sobel_heeju1/clk
    SLICE_X46Y19         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[210][2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)       -0.028    14.903    U_sobel_heeju1/line_buffer_1_reg[210][2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -22.096    
  -------------------------------------------------------------------
                         slack                                 -7.193    

Slack (VIOLATED) :        -7.173ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[221][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.949ns  (logic 6.313ns (37.247%)  route 10.636ns (62.753%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942    20.391    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.694 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.384    22.079    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X46Y14         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[221][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.443    14.784    U_sobel_heeju1/clk
    SLICE_X46Y14         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[221][2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X46Y14         FDRE (Setup_fdre_C_D)       -0.031    14.906    U_sobel_heeju1/line_buffer_1_reg[221][2]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -22.079    
  -------------------------------------------------------------------
                         slack                                 -7.173    

Slack (VIOLATED) :        -7.170ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[184][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.918ns  (logic 6.313ns (37.315%)  route 10.605ns (62.685%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974    20.423    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.726 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.322    22.048    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[184][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.445    14.786    U_sobel_heeju1/clk
    SLICE_X43Y39         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[184][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.061    14.878    U_sobel_heeju1/line_buffer_1_reg[184][2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -22.048    
  -------------------------------------------------------------------
                         slack                                 -7.170    

Slack (VIOLATED) :        -7.168ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[214][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.912ns  (logic 6.313ns (37.328%)  route 10.599ns (62.672%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942    20.391    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.694 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.348    22.042    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[214][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.441    14.782    U_sobel_heeju1/clk
    SLICE_X47Y16         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[214][2]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)       -0.061    14.874    U_sobel_heeju1/line_buffer_1_reg[214][2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -22.042    
  -------------------------------------------------------------------
                         slack                                 -7.168    

Slack (VIOLATED) :        -7.163ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[186][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.929ns  (logic 6.313ns (37.291%)  route 10.616ns (62.709%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.609     5.130    U_Frame_Buffer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  U_Frame_Buffer/mem_reg_0_12/DOBDO[0]
                         net (fo=13, routed)          2.969    10.553    U_Frame_Buffer/rData[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.677 r  U_Frame_Buffer/gray1__0_carry_i_11/O
                         net (fo=1, routed)           0.395    11.072    U_Frame_Buffer/gray1__0_carry_i_11_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.196 r  U_Frame_Buffer/gray1__0_carry_i_9/O
                         net (fo=35, routed)          0.972    12.167    U_Frame_Buffer/gray1__0_carry_i_9_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.124    12.291 r  U_Frame_Buffer/gray1__0_carry__0_i_1_comp_1/O
                         net (fo=2, routed)           0.161    12.452    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_14_0[0]_repN_1_alias
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.576 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[1]_inst_i_2_comp/O
                         net (fo=2, routed)           0.635    13.211    U_Frame_Buffer/red_port13_out_repN_alias
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.335 r  U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_comp_1/O
                         net (fo=1, routed)           1.131    14.466    U_Frame_Buffer/red_port_OBUF[1]_inst_i_3_n_0_repN_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.590 r  U_Frame_Buffer/gray1__0_carry_i_6_comp_2/O
                         net (fo=1, routed)           0.000    14.590    U_grayscale/gray_carry_i_4_1[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.140 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.140    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           1.041    16.515    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.818 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.818    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.194 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009    17.203    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.422 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998    18.419    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295    18.714 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.714    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.115 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.115    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.449 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974    20.423    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303    20.726 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.332    22.059    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[186][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.445    14.786    U_sobel_heeju1/clk
    SLICE_X43Y40         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[186][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.043    14.896    U_sobel_heeju1/line_buffer_1_reg[186][2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 -7.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_sobel_heeju1/p23_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/p22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.567     1.450    U_sobel_heeju1/clk
    SLICE_X11Y2          FDRE                                         r  U_sobel_heeju1/p23_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U_sobel_heeju1/p23_reg[0]/Q
                         net (fo=3, routed)           0.126     1.717    U_sobel_heeju1/gx3[1]
    SLICE_X9Y2           FDRE                                         r  U_sobel_heeju1/p22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.837     1.964    U_sobel_heeju1/clk
    SLICE_X9Y2           FDRE                                         r  U_sobel_heeju1/p22_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.072     1.558    U_sobel_heeju1/p22_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_sobel_heeju1/p12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/p11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.894%)  route 0.147ns (51.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.594     1.477    U_sobel_heeju1/clk
    SLICE_X5Y2           FDRE                                         r  U_sobel_heeju1/p12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_sobel_heeju1/p12_reg[2]/Q
                         net (fo=4, routed)           0.147     1.766    U_sobel_heeju1/p12[2]
    SLICE_X5Y3           FDRE                                         r  U_sobel_heeju1/p11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.864     1.991    U_sobel_heeju1/clk
    SLICE_X5Y3           FDRE                                         r  U_sobel_heeju1/p11_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.070     1.562    U_sobel_heeju1/p11_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_sobel_heeju1/p22_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/p21_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.492%)  route 0.116ns (41.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.567     1.450    U_sobel_heeju1/clk
    SLICE_X8Y2           FDRE                                         r  U_sobel_heeju1/p22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  U_sobel_heeju1/p22_reg[3]/Q
                         net (fo=1, routed)           0.116     1.731    U_sobel_heeju1/p22[3]
    SLICE_X8Y2           FDRE                                         r  U_sobel_heeju1/p21_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.837     1.964    U_sobel_heeju1/clk
    SLICE_X8Y2           FDRE                                         r  U_sobel_heeju1/p21_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.075     1.525    U_sobel_heeju1/p21_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_sobel_heeju1/p22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/p21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.567     1.450    U_sobel_heeju1/clk
    SLICE_X9Y2           FDRE                                         r  U_sobel_heeju1/p22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U_sobel_heeju1/p22_reg[0]/Q
                         net (fo=1, routed)           0.145     1.736    U_sobel_heeju1/p22[0]
    SLICE_X9Y2           FDRE                                         r  U_sobel_heeju1/p21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.837     1.964    U_sobel_heeju1/clk
    SLICE_X9Y2           FDRE                                         r  U_sobel_heeju1/p21_reg[0]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.070     1.520    U_sobel_heeju1/p21_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.189%)  route 0.152ns (51.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.591     1.474    U_SCCB_intf/U_SCCB_controlUnit/clk
    SLICE_X4Y55          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.152     1.767    U_SCCB_intf/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y55          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.861     1.989    U_SCCB_intf/U_SCCB_controlUnit/clk
    SLICE_X4Y55          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.075     1.549    U_SCCB_intf/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_sobel_heeju1/gx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/mag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.250ns (63.708%)  route 0.142ns (36.292%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.594     1.477    U_sobel_heeju1/clk
    SLICE_X7Y1           FDRE                                         r  U_sobel_heeju1/gx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_sobel_heeju1/gx_reg[3]/Q
                         net (fo=2, routed)           0.142     1.761    U_sobel_heeju1/gx_reg_n_0_[3]
    SLICE_X2Y1           LUT5 (Prop_lut5_I2_O)        0.045     1.806 r  U_sobel_heeju1/mag[3]_i_5/O
                         net (fo=1, routed)           0.000     1.806    U_sobel_heeju1/mag[3]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  U_sobel_heeju1/mag_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    U_sobel_heeju1/p_0_in1_in[3]
    SLICE_X2Y1           FDRE                                         r  U_sobel_heeju1/mag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.867     1.994    U_sobel_heeju1/clk
    SLICE_X2Y1           FDRE                                         r  U_sobel_heeju1/mag_reg[3]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134     1.650    U_sobel_heeju1/mag_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.318%)  route 0.133ns (41.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.591     1.474    U_SCCB_intf/U_SCCB_controlUnit/clk
    SLICE_X4Y53          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg/Q
                         net (fo=3, routed)           0.133     1.748    U_SCCB_intf/U_SCCB_controlUnit/I2C_clk_en
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.861     1.989    U_SCCB_intf/U_SCCB_controlUnit/clk
    SLICE_X4Y53          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.092     1.566    U_SCCB_intf/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.591     1.474    U_SCCB_intf/U_SCCB_controlUnit/clk
    SLICE_X6Y55          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=8, routed)           0.105     1.727    U_SCCB_intf/U_SCCB_controlUnit/bitCount[0]
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.098     1.825 r  U_SCCB_intf/U_SCCB_controlUnit/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_SCCB_intf/U_SCCB_controlUnit/bitCount[1]_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.861     1.989    U_SCCB_intf/U_SCCB_controlUnit/clk
    SLICE_X6Y55          FDRE                                         r  U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120     1.594    U_SCCB_intf/U_SCCB_controlUnit/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_sobel_heeju1/gy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju1/mag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.308%)  route 0.152ns (37.692%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.594     1.477    U_sobel_heeju1/clk
    SLICE_X4Y1           FDRE                                         r  U_sobel_heeju1/gy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_sobel_heeju1/gy_reg[1]/Q
                         net (fo=2, routed)           0.152     1.771    U_sobel_heeju1/gy[1]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  U_sobel_heeju1/mag[3]_i_7/O
                         net (fo=1, routed)           0.000     1.816    U_sobel_heeju1/mag[3]_i_7_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.882 r  U_sobel_heeju1/mag_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.882    U_sobel_heeju1/p_0_in1_in[1]
    SLICE_X2Y1           FDRE                                         r  U_sobel_heeju1/mag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.867     1.994    U_sobel_heeju1/clk
    SLICE_X2Y1           FDRE                                         r  U_sobel_heeju1/mag_reg[1]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.134     1.650    U_sobel_heeju1/mag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_SCCB_intf/U_I2C_clk_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_intf/U_I2C_clk_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.596%)  route 0.170ns (47.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.565     1.448    U_SCCB_intf/U_I2C_clk_gen/clk
    SLICE_X9Y52          FDRE                                         r  U_SCCB_intf/U_I2C_clk_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  U_SCCB_intf/U_I2C_clk_gen/counter_reg[6]/Q
                         net (fo=5, routed)           0.170     1.760    U_SCCB_intf/U_I2C_clk_gen/counter[6]
    SLICE_X9Y53          LUT4 (Prop_lut4_I2_O)        0.048     1.808 r  U_SCCB_intf/U_I2C_clk_gen/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.808    U_SCCB_intf/U_I2C_clk_gen/counter_0[8]
    SLICE_X9Y53          FDRE                                         r  U_SCCB_intf/U_I2C_clk_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.833     1.961    U_SCCB_intf/U_I2C_clk_gen/clk
    SLICE_X9Y53          FDRE                                         r  U_SCCB_intf/U_I2C_clk_gen/counter_reg[8]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.107     1.570    U_SCCB_intf/U_I2C_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y13  U_sobel_heeju1/line_buffer_2_reg[171][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  U_sobel_heeju1/line_buffer_2_reg[29][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  U_sobel_heeju1/line_buffer_2_reg[172][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y14  U_sobel_heeju1/line_buffer_2_reg[172][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y14  U_sobel_heeju1/line_buffer_2_reg[172][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y15  U_sobel_heeju1/line_buffer_2_reg[174][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y15  U_sobel_heeju1/line_buffer_2_reg[174][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y15  U_sobel_heeju1/line_buffer_2_reg[174][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y16  U_sobel_heeju1/line_buffer_2_reg[175][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14  U_sobel_heeju1/line_buffer_2_reg[175][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y27  U_sobel_heeju1/line_buffer_1_reg[151][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y27  U_sobel_heeju1/line_buffer_1_reg[152][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y27  U_sobel_heeju1/line_buffer_1_reg[152][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y27  U_sobel_heeju1/line_buffer_1_reg[152][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y27  U_sobel_heeju1/line_buffer_1_reg[152][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y32  U_sobel_heeju1/line_buffer_1_reg[154][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y32  U_sobel_heeju1/line_buffer_1_reg[154][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y32  U_sobel_heeju1/line_buffer_1_reg[154][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y32  U_sobel_heeju1/line_buffer_1_reg[154][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y35  U_sobel_heeju1/line_buffer_1_reg[282][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_wiz/inst/clk_in1
  To Clock:  u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.085ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.828ns (12.907%)  route 5.587ns (87.093%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          1.308     6.622    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.746 r  U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_replica_2/O
                         net (fo=1, routed)           1.220     7.966    U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_n_0_repN_2
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433    41.158    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2/C
                         clock pessimism              0.118    41.276    
                         clock uncertainty           -0.164    41.113    
    SLICE_X37Y21         FDCE (Setup_fdce_C_D)       -0.061    41.052    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 33.085    

Slack (MET) :             33.386ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.828ns (13.345%)  route 5.377ns (86.655%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          2.318     7.632    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.756 r  U_VGA_Controller/U_Pixel_Counter/v_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.756    U_VGA_Controller/U_Pixel_Counter/v_counter[5]_i_1__0_n_0
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433    41.158    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.118    41.276    
                         clock uncertainty           -0.164    41.113    
    SLICE_X37Y21         FDCE (Setup_fdce_C_D)        0.029    41.142    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         41.142    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                 33.386    

Slack (MET) :             33.406ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 0.854ns (13.706%)  route 5.377ns (86.294%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          2.318     7.632    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.150     7.782 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     7.782    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433    41.158    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.118    41.276    
                         clock uncertainty           -0.164    41.113    
    SLICE_X37Y21         FDCE (Setup_fdce_C_D)        0.075    41.188    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         41.188    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 33.406    

Slack (MET) :             33.634ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.820ns (14.533%)  route 4.822ns (85.467%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.158 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          1.104     6.419    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.116     6.535 r  U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.659     7.194    U_VGA_Controller/U_Pixel_Counter/v_counter[7]_i_1__0_n_0
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433    41.158    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.118    41.276    
                         clock uncertainty           -0.164    41.113    
    SLICE_X37Y21         FDCE (Setup_fdce_C_D)       -0.285    40.828    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 33.634    

Slack (MET) :             33.918ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.828ns (14.881%)  route 4.736ns (85.119%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.160 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          0.729     6.044    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.168 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_replica/O
                         net (fo=1, routed)           0.948     7.115    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0_repN
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.435    41.160    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_replica/C
                         clock pessimism              0.095    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X39Y18         FDCE (Setup_fdce_C_D)       -0.058    41.034    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_replica
  -------------------------------------------------------------------
                         required time                         41.034    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 33.918    

Slack (MET) :             34.099ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.828ns (15.390%)  route 4.552ns (84.610%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.157 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          1.493     6.808    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.932 r  U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_replica_1/O
                         net (fo=1, routed)           0.000     6.932    U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_n_0_repN_1
    SLICE_X29Y26         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.432    41.157    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X29Y26         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1/C
                         clock pessimism              0.008    41.165    
                         clock uncertainty           -0.164    41.002    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.029    41.031    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         41.031    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 34.099    

Slack (MET) :             34.441ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.828ns (16.145%)  route 4.300ns (83.855%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.160 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          1.241     6.556    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.680 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.680    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1__0_n_0
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.435    41.160    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.095    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X39Y18         FDCE (Setup_fdce_C_D)        0.029    41.121    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         41.121    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 34.441    

Slack (MET) :             34.502ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.828ns (16.634%)  route 4.150ns (83.366%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.160 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          0.554     5.869    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.536     6.529    U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_n_0
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.435    41.160    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.095    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X39Y18         FDCE (Setup_fdce_C_D)       -0.061    41.031    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.031    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                 34.502    

Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.828ns (16.589%)  route 4.163ns (83.411%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.159 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          1.104     6.419    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.543 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.543    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1__0_n_0
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.434    41.159    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.095    41.254    
                         clock uncertainty           -0.164    41.091    
    SLICE_X38Y19         FDCE (Setup_fdce_C_D)        0.077    41.168    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_pixel_clk_wiz_0 rise@39.725ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.932%)  route 3.789ns (82.068%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.160 - 39.725 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575     1.575    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551     1.551    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          2.377     4.385    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     4.509 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2/O
                         net (fo=2, routed)           0.682     5.190    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3/O
                         net (fo=13, routed)          0.351     5.666    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.790 r  U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_replica/O
                         net (fo=1, routed)           0.379     6.169    U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1__0_n_0_repN
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457    41.182    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.053 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.634    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.725 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.435    41.160    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica/C
                         clock pessimism              0.095    41.255    
                         clock uncertainty           -0.164    41.092    
    SLICE_X39Y18         FDCE (Setup_fdce_C_D)       -0.081    41.011    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                 34.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.555     0.555    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     0.719 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=12, routed)          0.160     0.879    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.924 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.822     0.822    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.121     0.676    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.641%)  route 0.161ns (46.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.552     0.552    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y22         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=19, routed)          0.161     0.853    U_VGA_Controller/U_Pixel_Counter/Q[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.898 r  U_VGA_Controller/U_Pixel_Counter/h_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.898    U_VGA_Controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X35Y22         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.818     0.818    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y22         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.091     0.643    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.751%)  route 0.185ns (47.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.555     0.555    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=12, routed)          0.185     0.904    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.043     0.947 r  U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.947    U_VGA_Controller/U_Pixel_Counter/v_counter[3]_i_1__0_n_0
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.822     0.822    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.131     0.686    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.113%)  route 0.177ns (45.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.555     0.555    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=4, routed)           0.177     0.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[7]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.941 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.941    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.822     0.822    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.121     0.676    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.553     0.553    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          0.170     0.864    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.909 r  U_VGA_Controller/U_Pixel_Counter/v_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.909    U_VGA_Controller/U_Pixel_Counter/v_counter[5]_i_1__0_n_0
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.820     0.820    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X37Y21         FDCE (Hold_fdce_C_D)         0.091     0.644    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.178%)  route 0.192ns (50.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.552     0.552    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y22         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     0.693 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=44, routed)          0.192     0.885    U_VGA_Controller/U_Pixel_Counter/Q[2]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.930 r  U_VGA_Controller/U_Pixel_Counter/h_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.930    U_VGA_Controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.820     0.820    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.091     0.658    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.991%)  route 0.185ns (47.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.555     0.555    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=12, routed)          0.185     0.904    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.949 r  U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.949    U_VGA_Controller/U_Pixel_Counter/v_counter[2]_i_1__0_n_0
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.822     0.822    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.121     0.676    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.774%)  route 0.195ns (51.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.552     0.552    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y22         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.195     0.888    U_VGA_Controller/U_Pixel_Counter/h_counter[0]
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    U_VGA_Controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.820     0.820    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.092     0.659    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.181     0.877    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.922 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.922    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1__0_n_0
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.823     0.823    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X39Y18         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X39Y18         FDCE (Hold_fdce_C_D)         0.091     0.647    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.166%)  route 0.199ns (48.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.555     0.555    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=24, routed)          0.199     0.918    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[5]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.963 r  U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.963    U_VGA_Controller/U_Pixel_Counter/v_counter[6]_i_1__0_n_0
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.817     0.817    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.822     0.822    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X38Y19         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.120     0.675    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X39Y18     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X29Y26     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X37Y21     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X39Y18     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X39Y18     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X37Y21     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X37Y21     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X37Y21     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X37Y21     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y18     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X29Y26     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X29Y26     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X37Y21     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y18     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X38Y19     U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y20     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y20     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y20     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y20     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y20     U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :         5362  Failing Endpoints,  Worst Slack      -12.978ns,  Total Violation   -51759.620ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.978ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[222][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.771ns  (logic 3.905ns (24.760%)  route 11.866ns (75.240%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 7234.783 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.508  7247.289    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X44Y15         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[222][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.442  7234.783    U_sobel_heeju1/clk
    SLICE_X44Y15         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[222][2]/C
                         clock pessimism              0.000  7234.783    
                         clock uncertainty           -0.410  7234.373    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)       -0.062  7234.311    U_sobel_heeju1/line_buffer_1_reg[222][2]
  -------------------------------------------------------------------
                         required time                       7234.311    
                         arrival time                       -7247.289    
  -------------------------------------------------------------------
                         slack                                -12.978    

Slack (VIOLATED) :        -12.943ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[166][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.759ns  (logic 3.905ns (24.779%)  route 11.854ns (75.221%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 7234.788 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974  7245.510    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.813 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.464  7247.276    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[166][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.446  7234.787    U_sobel_heeju1/clk
    SLICE_X43Y41         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[166][2]/C
                         clock pessimism              0.000  7234.787    
                         clock uncertainty           -0.410  7234.376    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.043  7234.333    U_sobel_heeju1/line_buffer_1_reg[166][2]
  -------------------------------------------------------------------
                         required time                       7234.333    
                         arrival time                       -7247.277    
  -------------------------------------------------------------------
                         slack                                -12.943    

Slack (VIOLATED) :        -12.884ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[164][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.693ns  (logic 3.905ns (24.883%)  route 11.788ns (75.117%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 7234.783 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974  7245.510    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.813 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.397  7247.210    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[164][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.442  7234.783    U_sobel_heeju1/clk
    SLICE_X44Y34         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[164][2]/C
                         clock pessimism              0.000  7234.783    
                         clock uncertainty           -0.410  7234.373    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)       -0.047  7234.326    U_sobel_heeju1/line_buffer_1_reg[164][2]
  -------------------------------------------------------------------
                         required time                       7234.326    
                         arrival time                       -7247.210    
  -------------------------------------------------------------------
                         slack                                -12.884    

Slack (VIOLATED) :        -12.851ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[231][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.643ns  (logic 3.905ns (24.963%)  route 11.738ns (75.037%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 7234.780 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.379  7247.160    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X48Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[231][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.439  7234.780    U_sobel_heeju1/clk
    SLICE_X48Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[231][2]/C
                         clock pessimism              0.000  7234.780    
                         clock uncertainty           -0.410  7234.370    
    SLICE_X48Y21         FDRE (Setup_fdre_C_D)       -0.061  7234.309    U_sobel_heeju1/line_buffer_1_reg[231][2]
  -------------------------------------------------------------------
                         required time                       7234.309    
                         arrival time                       -7247.160    
  -------------------------------------------------------------------
                         slack                                -12.851    

Slack (VIOLATED) :        -12.851ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[232][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.643ns  (logic 3.905ns (24.963%)  route 11.738ns (75.037%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 7234.780 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.379  7247.160    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[232][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.439  7234.780    U_sobel_heeju1/clk
    SLICE_X49Y21         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[232][2]/C
                         clock pessimism              0.000  7234.780    
                         clock uncertainty           -0.410  7234.370    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)       -0.061  7234.309    U_sobel_heeju1/line_buffer_1_reg[232][2]
  -------------------------------------------------------------------
                         required time                       7234.309    
                         arrival time                       -7247.160    
  -------------------------------------------------------------------
                         slack                                -12.851    

Slack (VIOLATED) :        -12.843ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[210][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.666ns  (logic 3.905ns (24.927%)  route 11.761ns (75.073%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 7234.778 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.402  7247.183    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[210][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.437  7234.778    U_sobel_heeju1/clk
    SLICE_X46Y19         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[210][2]/C
                         clock pessimism              0.000  7234.778    
                         clock uncertainty           -0.410  7234.368    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)       -0.028  7234.340    U_sobel_heeju1/line_buffer_1_reg[210][2]
  -------------------------------------------------------------------
                         required time                       7234.340    
                         arrival time                       -7247.183    
  -------------------------------------------------------------------
                         slack                                -12.843    

Slack (VIOLATED) :        -12.840ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[209][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.623ns  (logic 3.905ns (24.995%)  route 11.718ns (75.005%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 7234.769 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.359  7247.140    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[209][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.427  7234.768    U_sobel_heeju1/clk
    SLICE_X35Y24         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[209][2]/C
                         clock pessimism              0.000  7234.768    
                         clock uncertainty           -0.410  7234.357    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)       -0.058  7234.299    U_sobel_heeju1/line_buffer_1_reg[209][2]
  -------------------------------------------------------------------
                         required time                       7234.300    
                         arrival time                       -7247.140    
  -------------------------------------------------------------------
                         slack                                -12.840    

Slack (VIOLATED) :        -12.823ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[221][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.648ns  (logic 3.905ns (24.955%)  route 11.743ns (75.045%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 7234.785 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.384  7247.165    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X46Y14         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[221][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.443  7234.784    U_sobel_heeju1/clk
    SLICE_X46Y14         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[221][2]/C
                         clock pessimism              0.000  7234.784    
                         clock uncertainty           -0.410  7234.374    
    SLICE_X46Y14         FDRE (Setup_fdre_C_D)       -0.031  7234.343    U_sobel_heeju1/line_buffer_1_reg[221][2]
  -------------------------------------------------------------------
                         required time                       7234.343    
                         arrival time                       -7247.166    
  -------------------------------------------------------------------
                         slack                                -12.823    

Slack (VIOLATED) :        -12.820ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[184][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.617ns  (logic 3.905ns (25.004%)  route 11.712ns (74.996%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 7234.787 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.974  7245.510    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.813 r  U_sobel_heeju1/line_buffer_1[128][2]_i_1/O
                         net (fo=64, routed)          1.322  7247.134    U_sobel_heeju1/line_buffer_1[128][2]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[184][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.445  7234.786    U_sobel_heeju1/clk
    SLICE_X43Y39         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[184][2]/C
                         clock pessimism              0.000  7234.786    
                         clock uncertainty           -0.410  7234.375    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.061  7234.314    U_sobel_heeju1/line_buffer_1_reg[184][2]
  -------------------------------------------------------------------
                         required time                       7234.315    
                         arrival time                       -7247.135    
  -------------------------------------------------------------------
                         slack                                -12.820    

Slack (VIOLATED) :        -12.818ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_1_reg[214][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - clk_pixel_clk_wiz_0 rise@7229.966ns)
  Data Path Delay:        15.612ns  (logic 3.905ns (25.014%)  route 11.707ns (74.986%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 7234.782 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 7231.517 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  7229.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.575  7231.541    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  7228.208 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  7229.870    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.966 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.551  7231.517    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X37Y21         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456  7231.973 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=24, routed)          1.924  7233.896    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]_1[4]
    SLICE_X41Y19         LUT4 (Prop_lut4_I3_O)        0.124  7234.021 f  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_2_replica/O
                         net (fo=17, routed)          1.828  7235.848    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]_0_repN
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124  7235.972 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_replica_1/O
                         net (fo=1, routed)           1.548  7237.520    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_23_n_0_repN_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124  7237.644 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_1/O
                         net (fo=45, routed)          0.881  7238.525    U_Frame_Buffer/d_en
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124  7238.649 r  U_Frame_Buffer/gray0__0_carry_i_1_comp/O
                         net (fo=1, routed)           1.199  7239.848    U_grayscale/gray_carry_0[2]
    SLICE_X42Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  7240.244 r  U_grayscale/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000  7240.244    U_grayscale/gray0__0_carry_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  7240.567 r  U_grayscale/gray0__0_carry__0/O[1]
                         net (fo=2, routed)           1.031  7241.598    U_grayscale/gray0[7]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.306  7241.904 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7241.904    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  7242.280 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.009  7242.289    U_grayscale/gray_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  7242.508 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.998  7243.506    U_grayscale/C[8]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.295  7243.801 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000  7243.801    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  7244.202 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7244.202    U_grayscale/gray__29_carry__0_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  7244.536 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=11, routed)          0.942  7245.478    U_sobel_heeju1/g_filter_blue[2]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.303  7245.781 r  U_sobel_heeju1/line_buffer_1[192][2]_i_1/O
                         net (fo=64, routed)          1.348  7247.128    U_sobel_heeju1/line_buffer_1[192][2]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[214][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    W5                                                0.000  7230.000 r  clk (IN)
                         net (fo=0)                   0.000  7230.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  7231.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  7233.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7233.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.441  7234.782    U_sobel_heeju1/clk
    SLICE_X47Y16         FDRE                                         r  U_sobel_heeju1/line_buffer_1_reg[214][2]/C
                         clock pessimism              0.000  7234.782    
                         clock uncertainty           -0.410  7234.372    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)       -0.061  7234.311    U_sobel_heeju1/line_buffer_1_reg[214][2]
  -------------------------------------------------------------------
                         required time                       7234.311    
                         arrival time                       -7247.129    
  -------------------------------------------------------------------
                         slack                                -12.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/line_buffer_2_reg[79][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.567ns (12.882%)  route 3.835ns (87.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457     1.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=40, routed)          1.867     3.667    U_VGA_Controller/U_Pixel_Counter/Q[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I3_O)        0.100     3.767 f  U_VGA_Controller/U_Pixel_Counter/line_buffer_1[128][3]_i_4/O
                         net (fo=94, routed)          1.967     5.735    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_62
    SLICE_X29Y17         LUT6 (Prop_lut6_I4_O)        0.100     5.835 r  U_VGA_Controller/U_Pixel_Counter/line_buffer_2[64][1]_i_1/O
                         net (fo=64, routed)          0.000     5.835    U_sobel_heeju1/line_buffer_2_reg[127][3]_0[1]
    SLICE_X29Y17         FDRE                                         r  U_sobel_heeju1/line_buffer_2_reg[79][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.557     5.078    U_sobel_heeju1/clk
    SLICE_X29Y17         FDRE                                         r  U_sobel_heeju1/line_buffer_2_reg[79][1]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.410     5.489    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.269     5.758    U_sobel_heeju1/line_buffer_2_reg[79][1]
  -------------------------------------------------------------------
                         required time                         -5.758    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.867ns (18.963%)  route 3.705ns (81.037%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457     1.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.337     1.770 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=5, routed)           1.316     3.086    U_VGA_Controller/U_Pixel_Counter/h_counter[3]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.262     3.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_39/O
                         net (fo=119, routed)         1.425     4.773    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.268     5.041 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_18/O
                         net (fo=12, routed)          0.964     6.005    U_Frame_Buffer/ADDRBWRADDR[2]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.594     5.115    U_Frame_Buffer/clk
    RAMB36_X0Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.410     5.525    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.360     5.885    U_Frame_Buffer/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.231ns (10.020%)  route 2.074ns (89.980%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.553     0.553    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.591     1.284    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.329 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_38/O
                         net (fo=123, routed)         0.760     2.089    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_17/O
                         net (fo=12, routed)          0.724     2.858    U_Frame_Buffer/ADDRBWRADDR[3]
    RAMB36_X0Y1          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.878     2.006    U_Frame_Buffer/clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.410     2.416    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.599    U_Frame_Buffer/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_sobel_heeju1/valid_pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.567ns (12.182%)  route 4.087ns (87.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457     1.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=40, routed)          1.990     3.790    U_VGA_Controller/U_Pixel_Counter/Q[1]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.890 r  U_VGA_Controller/U_Pixel_Counter/line_buffer_1[0][3]_i_7/O
                         net (fo=2, routed)           2.098     5.988    U_VGA_Controller/U_Pixel_Counter/line_buffer_1[0][3]_i_7_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I1_O)        0.100     6.088 r  U_VGA_Controller/U_Pixel_Counter/valid_pipeline[0]_i_1/O
                         net (fo=1, routed)           0.000     6.088    U_sobel_heeju1/valid_pipeline_reg[0]_0
    SLICE_X10Y13         FDRE                                         r  U_sobel_heeju1/valid_pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.564     5.085    U_sobel_heeju1/clk
    SLICE_X10Y13         FDRE                                         r  U_sobel_heeju1/valid_pipeline_reg[0]/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.410     5.496    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.330     5.826    U_sobel_heeju1/valid_pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.826    
                         arrival time                           6.088    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_15/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.567ns (11.999%)  route 4.158ns (88.001%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        3.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457     1.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=4, routed)           1.272     3.072    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.100     3.172 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_38/O
                         net (fo=123, routed)         1.547     4.719    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.100     4.819 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_17/O
                         net (fo=12, routed)          1.340     6.159    U_Frame_Buffer/ADDRBWRADDR[3]
    RAMB36_X1Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.602     5.123    U_Frame_Buffer/clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.410     5.533    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.893    U_Frame_Buffer/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         -5.893    
                         arrival time                           6.159    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_10/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.231ns (9.963%)  route 2.088ns (90.037%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.553     0.553    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=8, routed)           0.620     1.314    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_40/O
                         net (fo=4, routed)           0.625     1.984    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_19/O
                         net (fo=12, routed)          0.842     2.871    U_Frame_Buffer/ADDRBWRADDR[1]
    RAMB36_X1Y1          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.878     2.006    U_Frame_Buffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.410     2.416    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.599    U_Frame_Buffer/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.231ns (9.989%)  route 2.081ns (90.011%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.553     0.553    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=8, routed)           0.620     1.314    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_40/O
                         net (fo=4, routed)           0.625     1.984    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_19/O
                         net (fo=12, routed)          0.836     2.865    U_Frame_Buffer/ADDRBWRADDR[1]
    RAMB36_X0Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.869     1.997    U_Frame_Buffer/clk
    RAMB36_X0Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.410     2.407    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.590    U_Frame_Buffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_3/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.231ns (9.978%)  route 2.084ns (90.022%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.553     0.553    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=8, routed)           0.620     1.314    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_40/O
                         net (fo=4, routed)           0.625     1.984    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_19/O
                         net (fo=12, routed)          0.839     2.868    U_Frame_Buffer/ADDRBWRADDR[1]
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.866     1.994    U_Frame_Buffer/clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.410     2.404    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.587    U_Frame_Buffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.231ns (9.954%)  route 2.090ns (90.046%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.549     0.549    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.553     0.553    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=8, routed)           0.620     1.314    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_40/O
                         net (fo=4, routed)           0.625     1.984    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_0[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_19/O
                         net (fo=12, routed)          0.844     2.873    U_Frame_Buffer/ADDRBWRADDR[1]
    RAMB36_X0Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        0.866     1.994    U_Frame_Buffer/clk
    RAMB36_X0Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.410     2.404    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.587    U_Frame_Buffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U_Frame_Buffer/mem_reg_0_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.567ns (11.907%)  route 4.195ns (88.093%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        3.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.120ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.457     1.457    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_clk_wiz/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.433     1.433    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X35Y20         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=4, routed)           1.272     3.072    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.100     3.172 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_38/O
                         net (fo=123, routed)         1.547     4.719    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]_0
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.100     4.819 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_1_i_17/O
                         net (fo=12, routed)          1.377     6.195    U_Frame_Buffer/ADDRBWRADDR[3]
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2698, routed)        1.599     5.120    U_Frame_Buffer/clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000     5.120    
                         clock uncertainty            0.410     5.530    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.890    U_Frame_Buffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -5.890    
                         arrival time                           6.195    
  -------------------------------------------------------------------
                         slack                                  0.305    





