// generated by newgenasym  Thu Feb 12 15:00:51 2009


module dm9161aep (agnd_1, agnd_2, agnd_3, avddr_1, avddr_2, avddt, bgres,
        bgresg, \cablests/linksts , \col/rmii , \crs/phyad_4 ,
        \crs_dv/rxdv/testmode , dgnd_1, dgnd_2, dgnd_3, dismdix,
        dvdd_1, dvdd_2, dvdd_3, \fdx/colled#/op0 , ledmode,
        \link/actled#/op2 , mdc, \mdintr# , mdio, nc, pwrdwn, \reset# ,
        \rx+ , \rx- , \rx_er/rxd_4/prtr , \rxclk/10btser , \rxd_0/phyad_0 ,
        \rxd_1/phyad_1 , \rxd_2/phyad_2 , \rxd_3/phyad_3 ,
        \speedled#/op1 , \tx+ , \tx- , tx_en, \txclk/isolate , txd_0, txd_1,
        txd_2, txd_3, \txer/txd_4 , xt1, \xt2/ref_clk );
    input agnd_1;
    input agnd_2;
    input agnd_3;
    inout avddr_1;
    inout avddr_2;
    inout avddt;
    inout bgres;
    inout bgresg;
    inout \cablests/linksts ;
    output \col/rmii ;
    output \crs/phyad_4 ;
    output \crs_dv/rxdv/testmode ;
    input dgnd_1;
    input dgnd_2;
    input dgnd_3;
    inout dismdix;
    input dvdd_1;
    input dvdd_2;
    input dvdd_3;
    inout \fdx/colled#/op0 ;
    inout ledmode;
    inout \link/actled#/op2 ;
    input mdc;
    inout \mdintr# ;
    inout mdio;
    inout nc;
    inout pwrdwn;
    inout \reset# ;
    inout \rx+ ;
    inout \rx- ;
    output \rx_er/rxd_4/prtr ;
    output \rxclk/10btser ;
    output \rxd_0/phyad_0 ;
    output \rxd_1/phyad_1 ;
    output \rxd_2/phyad_2 ;
    output \rxd_3/phyad_3 ;
    inout \speedled#/op1 ;
    inout \tx+ ;
    inout \tx- ;
    input tx_en;
    output \txclk/isolate ;
    input txd_0;
    input txd_1;
    input txd_2;
    input txd_3;
    input \txer/txd_4 ;
    input xt1;
    inout \xt2/ref_clk ;


    initial
        begin
        end

endmodule
