
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	
Date:		Wed Jun  2 09:31:13 2021
Host:		portatil (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (1core*4cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (84 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 19.10 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
nominal_rc_corner
**WARN: (IMPLF-122):	The direction of the layer 'IA' is the same as
the previous routing layer. Make sure this is on purpose or correct
the direction of the layer. In most cases, the routing layers
alternate in direction between HORIZONTAL and VERTICAL.
**WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading view definition file from /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postCTS.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_ANTPROTGVFILLERSNPW8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
*** End library_loading (cpu=0.04min, real=0.03min, mem=34.0M, fe_cpu=0.39min, fe_real=1.35min, fe_mem=714.9M) ***
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'CORE12TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE12TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_92800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_95800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_3000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_186600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_80000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_125800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_95000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_110500' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_93800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_184600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_90800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREECO8T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREECO12T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE12T_NG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading preference file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postCTS.dat/gui.pref.tcl ...
swerv_wrapper
**WARN: (IMPSYC-2):	Timing information is not defined for cell IO_PMOSBIAS_EXT_1V8_NEG_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell IO_NMOSBIAS_EXT_1V8_POS_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Loading place ...
'set_default_switching_activity' finished successfully.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.11-s128_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> routeDesign
#% Begin routeDesign (date=06/02 09:34:14, mem=3000.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3000.44 (MB), peak = 3016.29 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**WARN: (IMPSP-362):	Site 'CORE12T' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Begin checking placement ... (start mem=3166.0M, init mem=7945.7M)
*info: Placed = 74224          (Fixed = 28)
*info: Unplaced = 0           
Placement Density:0.05%(104903/202297954)
Placement Density (including fixed std cells):0.05%(104903/202297954)
Finished checkPlace (total: cpu=0:00:14.1, real=0:00:14.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3223.0M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3223.0M) ***
#Start route 2 clock and analog nets...
% Begin globalDetailRoute (date=06/02 09:34:28, mem=3011.8M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 9
#setNanoRouteMode -routeUseAutoVia "true"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Jun  2 09:34:28 2021
#
#WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=130664
#need_extraction net=130664 (total=130666)
#WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Jun  2 09:34:47 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130660 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Restoring pin access data from file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postCTS.dat/swerv_wrapper.apa ...
#Done restoring pin access data
# M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
# M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:01:19, elapsed time = 00:01:19, memory = 3740.56 (MB), peak = 7955.46 (MB)
#Merging special wires: starts on Wed Jun  2 09:36:06 2021 with memory = 3748.61 (MB), peak = 7955.46 (MB)
#
#Merging special wires: cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:7.8 GB
#Start instance access analysis using 1 thread...
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#258 out of 77253(0.33%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#258 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 40.87 (MB)
#Total memory = 3795.39 (MB)
#Peak memory = 7955.46 (MB)
#
#Finished routing data preparation on Wed Jun  2 09:36:14 2021
#
#Cpu time = 00:01:27
#Elapsed time = 00:01:27
#Increased memory = 303.32 (MB)
#Total memory = 3795.39 (MB)
#Peak memory = 7955.46 (MB)
#
#
#Start global routing on Wed Jun  2 09:36:14 2021
#
#
#Start global routing initialization on Wed Jun  2 09:36:14 2021
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:28
#Elapsed time = 00:01:28
#Increased memory = 303.49 (MB)
#Total memory = 3795.47 (MB)
#Peak memory = 7955.46 (MB)
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 5726.14 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 5726.35 (MB), peak = 7955.46 (MB)
#   number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 5715.86 (MB), peak = 7955.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 0 um.
#Total half perimeter of net bounding box = 0 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER IA = 0 um.
#Total wire length on LAYER IB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 0
#Up-Via Summary (total 0):
#           
#-----------------------
#-----------------------
#                     0 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 1664.40 (MB)
#Total memory = 5459.87 (MB)
#Peak memory = 7955.46 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 1664.40 (MB)
#Total memory = 5459.87 (MB)
#Peak memory = 7955.46 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:07
#Elapsed time = 00:02:07
#Increased memory = 1612.93 (MB)
#Total memory = 4624.70 (MB)
#Peak memory = 7955.46 (MB)
#Number of warnings = 87
#Total number of warnings = 88
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun  2 09:36:35 2021
#
% End globalDetailRoute (date=06/02 09:36:35, total cpu=0:02:07, real=0:02:07, peak res=4624.7M, current mem=4624.7M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=06/02 09:36:35, mem=4624.8M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 9
#setNanoRouteMode -routeUseAutoVia "true"
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Jun  2 09:36:35 2021
#
#Generating timing data, please wait...
#103122 total nets, 0 already routed, 0 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3586.89 (MB), peak = 10529.61 (MB)
#Reporting timing...
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 108066
End delay calculation. (MEM=5181.84 CPU=0:00:17.8 REAL=0:00:17.0)
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   swerv/sb_axi_wdata[16] (^) checked with  leading edge of 'clk'
Beginpoint: swerv/sb_axi_arsize[2] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: nominal_analysis_view
Other End Arrival Time          0.000
- External Delay                2.500
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.350
= Required Time                -1.850
- Arrival Time                 33.905
= Slack Time                  -35.755
     Clock Rise Edge                      0.000
     + Input Delay                        5.500
     = Beginpoint Arrival Time            5.500
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |        Arc         |           Cell            | Delay | Arrival | Required | 
     |                                     |                    |                           |       |  Time   |   Time   | 
     |-------------------------------------+--------------------+---------------------------+-------+---------+----------| 
     | swerv                               | sb_axi_arsize[2] v | swerv                     |       |   5.500 |  -30.255 | 
     | swerv/FE_MDBC119_g61057             | A v -> Z v         | C12T28SOI_LR_CNBFX52_P0   | 0.337 |   5.837 |  -29.917 | 
     | swerv/FE_RC_1_0                     | A v -> Z v         | C12T28SOI_LR_CNBFX133_P0  | 0.064 |   5.901 |  -29.854 | 
     | swerv/FE_RC_7_0                     | A v -> Z v         | C12T28SOI_LR_CNBFX133_P0  | 0.142 |   6.043 |  -29.712 | 
     | swerv/FE_OCPC7618_FE_MDBN119        | A v -> Z ^         | C12T28SOI_LR_CNIVX70_P0   | 0.084 |   6.128 |  -29.627 | 
     | swerv/FE_OCPC7657_n                 | A ^ -> Z v         | C12T28SOI_LR_CNIVX47_P0   | 0.013 |   6.141 |  -29.614 | 
     | swerv/FE_RC_13_0                    | B v -> Z ^         | C12T28SOI_LR_NOR2AX55_P0  | 0.022 |   6.163 |  -29.592 | 
     | swerv/FE_OCPC7682_FE_RN_1_0         | A ^ -> Z v         | C12T28SOI_LR_CNIVX94_P0   | 0.026 |   6.189 |  -29.566 | 
     | swerv/FE_OCPC7680_FE_OFN5494_n_1571 | A v -> Z v         | C12T28SOI_LR_CNBFX133_P0  | 0.055 |   6.244 |  -29.511 | 
     | swerv/g61290                        | B v -> Z ^         | C12T28SOI_LRS_NOR2X55_P0  | 0.098 |   6.342 |  -29.413 | 
     | swerv/FE_RC_15_0                    | D ^ -> Z ^         | C12T28SOI_LR_AO22X33_P0   | 0.031 |   6.373 |  -29.381 | 
     | swerv/FE_RC_16_0                    | A ^ -> Z v         | C12T28SOI_LR_CNIVX31_P0   | 0.013 |   6.386 |  -29.369 | 
     | swerv/g60886                        | A v -> Z ^         | C12T28SOI_LRS_NAND2X54_P0 | 0.092 |   6.478 |  -29.277 | 
     | swerv                               | sb_axi_wdata[16] ^ | swerv                     |       |  33.905 |   -1.850 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

#Normalized TNS: -3611.84 -> -3611.84, r2r -3611.84 -> -3611.84, unit 1000.00, clk period 1.00
#Stage 1: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 3748.85 (MB), peak = 10529.61 (MB)
#Library Standard Delay: 8.00ps
#Slack threshold: 16.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3751.96 (MB), peak = 10529.61 (MB)
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3762.38 (MB), peak = 10529.61 (MB)
#Default setup view is reset to nominal_analysis_view.
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3809.23 (MB), peak = 10529.61 (MB)
#Current view: nominal_analysis_view 
#Current enabled view: nominal_analysis_view 
swerv_wrapper
#Generating timing data took: cpu time = 00:00:42, elapsed time = 00:00:42, memory = 3685.95 (MB), peak = 10529.61 (MB)
#Done generating timing data.
#WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=130666)
#WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Start routing data preparation on Wed Jun  2 09:39:46 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130660 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
# M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
# M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:02:58, elapsed time = 00:02:57, memory = 4027.38 (MB), peak = 10529.61 (MB)
#Start instance access analysis using 1 thread...
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#258 out of 77253(0.33%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#258 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 56.84 (MB)
#Total memory = 4084.42 (MB)
#Peak memory = 10529.61 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 19
#	(IA)19 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 18
#	net priority                  : 18
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        18 |
#| Preferred Layer Effort   |        19 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| IA (z=6)       |       19 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4084.46 (MB), peak = 10529.61 (MB)
#Merging special wires: starts on Wed Jun  2 09:42:50 2021 with memory = 4084.46 (MB), peak = 10529.61 (MB)
#
#Merging special wires: cpu:00:00:01, real:00:00:01, mem:4.0 GB, peak:10.3 GB
#
#Finished routing data preparation on Wed Jun  2 09:42:51 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.38 (MB)
#Total memory = 4088.84 (MB)
#Peak memory = 10529.61 (MB)
#
#
#Start global routing on Wed Jun  2 09:42:51 2021
#
#
#Start global routing initialization on Wed Jun  2 09:42:51 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Jun  2 09:42:51 2021
#
#Start routing resource analysis on Wed Jun  2 09:42:51 2021
#
#Routing resource analysis is done on Wed Jun  2 09:45:03 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V      103431        2904    92948881     2.96%
#  M2             H      140737        3878    92948881     2.82%
#  M3             V      140742        3873    92948881     2.67%
#  M4             H      140669        3946    92948881     2.70%
#  M5             V      140903        3712    92948881     2.56%
#  M6             H      140891        3724    92948881     2.57%
#  IA             H       17593         484    92948881     2.68%
#  IB             V       17559         518    92948881     2.85%
#  LB             H        1438           8    92948881    85.08%
#  --------------------------------------------------------------
#  Total                 843965       2.45%   836539929    11.88%
#
#  2 nets (0.00%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Jun  2 09:45:10 2021
#
#cpu time = 00:02:19, elapsed time = 00:02:19, memory = 14851.71 (MB), peak = 14983.95 (MB)
#
#
#Global routing initialization is done on Wed Jun  2 09:45:51 2021
#
#cpu time = 00:03:00, elapsed time = 00:03:00, memory = 16865.50 (MB), peak = 16866.87 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:39, elapsed time = 00:00:36, memory = 17577.75 (MB), peak = 17578.59 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 2...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 17577.82 (MB), peak = 17578.59 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 17577.82 (MB), peak = 17578.59 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 17577.82 (MB), peak = 17578.59 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17577.84 (MB), peak = 17578.59 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17577.84 (MB), peak = 17578.59 (MB)
#
#start global routing iteration 7...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 17577.84 (MB), peak = 17578.59 (MB)
#
#start global routing iteration 8...
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 17565.43 (MB), peak = 17578.62 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 9...
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 17575.80 (MB), peak = 17578.62 (MB)
#
#start global routing iteration 10...
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 17575.80 (MB), peak = 17578.62 (MB)
#
#start global routing iteration 11...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 17575.80 (MB), peak = 17578.62 (MB)
#
#start global routing iteration 12...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 17575.80 (MB), peak = 17578.62 (MB)
#
#start global routing iteration 13...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 17575.83 (MB), peak = 17578.62 (MB)
#
#start global routing iteration 14...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 17575.71 (MB), peak = 17578.62 (MB)
#
#start global routing iteration 15...
#cpu time = 00:03:03, elapsed time = 00:03:03, memory = 18825.39 (MB), peak = 18863.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 53201 (skipped).
#Total number of routable nets = 77465.
#Total number of nets in the design = 130666.
#
#77465 routable nets have only global wires.
#19 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           19                18           77446  
#------------------------------------------------------------
#        Total           19                18           77446  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           19                18           77446  
#------------------------------------------------------------
#        Total           19                18           77446  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           48(0.00%)      9(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#  M3           10(0.00%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  IA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  IB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     58(0.00%)     10(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(V)   |       2316.23 |       4823.24 |
[hotspot] |    M2(H)   |       2427.49 |       4744.07 |
[hotspot] |    M3(V)   |          0.00 |          0.00 |
[hotspot] |    M4(H)   |          0.00 |          0.00 |
[hotspot] |    M5(V)   |          0.00 |          0.00 |
[hotspot] |    M6(H)   |          0.00 |          0.00 |
[hotspot] |    IA(H)   |          0.00 |          0.00 |
[hotspot] |    IB(V)   |          0.00 |          0.00 |
[hotspot] |    LB(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)  2427.49 | (M1)  4823.24 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13328524 um.
#Total half perimeter of net bounding box = 13145425 um.
#Total wire length on LAYER M1 = 1679968 um.
#Total wire length on LAYER M2 = 4155536 um.
#Total wire length on LAYER M3 = 4010289 um.
#Total wire length on LAYER M4 = 1653993 um.
#Total wire length on LAYER M5 = 1103764 um.
#Total wire length on LAYER M6 = 692412 um.
#Total wire length on LAYER IA = 10197 um.
#Total wire length on LAYER IB = 22365 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 703950
#Up-Via Summary (total 703950):
#           
#-----------------------
# M1             301437
# M2             236124
# M3             108605
# M4              41801
# M5              15486
# M6                351
# IA                146
#-----------------------
#                703950 
#
#Total number of involved regular nets 24249
#Maximum src to sink distance  12667.6
#Average of max src_to_sink distance  110.0
#Average of ave src_to_sink distance  80.6
#Total number of involved priority nets 18
#Maximum src to sink distance for priority net 3219.5
#Average of max src_to_sink distance for priority net 1602.6
#Average of ave src_to_sink distance for priority net 1574.9
#Max overcon = 4 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:11:19
#Elapsed time = 00:11:16
#Increased memory = 15957.98 (MB)
#Total memory = 20046.85 (MB)
#Peak memory = 20853.00 (MB)
#
#Finished global routing on Wed Jun  2 09:54:07 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5835.63 (MB), peak = 20853.00 (MB)
#Start Track Assignment.
#Done with 192048 horizontal wires in 76 hboxes and 184766 vertical wires in 76 hboxes.
#Done with 58032 horizontal wires in 76 hboxes and 29721 vertical wires in 76 hboxes.
#Done with 76 horizontal wires in 76 hboxes and 76 vertical wires in 76 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1       1680581.88 	  0.01%  	  0.00% 	  0.01%
# M2       4153614.31 	  0.01%  	  0.00% 	  0.00%
# M3       4010945.44 	  0.07%  	  0.00% 	  0.06%
# M4       1652976.14 	  0.01%  	  0.00% 	  0.00%
# M5       1103452.50 	  0.00%  	  0.00% 	  0.00%
# M6        692280.20 	  0.00%  	  0.00% 	  0.00%
# IA         10256.30 	  0.00%  	  0.00% 	  0.00%
# IB         22389.70 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     13326496.48  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13390287 um.
#Total half perimeter of net bounding box = 13145425 um.
#Total wire length on LAYER M1 = 1723785 um.
#Total wire length on LAYER M2 = 4166137 um.
#Total wire length on LAYER M3 = 4011958 um.
#Total wire length on LAYER M4 = 1658174 um.
#Total wire length on LAYER M5 = 1104402 um.
#Total wire length on LAYER M6 = 693214 um.
#Total wire length on LAYER IA = 10245 um.
#Total wire length on LAYER IB = 22371 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 703950
#Up-Via Summary (total 703950):
#           
#-----------------------
# M1             301437
# M2             236124
# M3             108605
# M4              41801
# M5              15486
# M6                351
# IA                146
#-----------------------
#                703950 
#
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 5994.02 (MB), peak = 20853.00 (MB)
#
#number of short segments in preferred routing layers
#	IA        IB        Total 
#	6         4         10        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#IA -> IA (7)
#IB -> IB (8)
#LB -> LB (9)
#SADV_On
# Corner(s) : 
#nominal_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 0.900000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=165 [9, 450]
#Generating the tQuantus model file automatically.
#num_tile=11988 avg_aspect_ratio=1.997998 
#Vertical num_row 41 per_row= 288 halo= 20000 
#hor_num_col = 50 final aspect_ratio= 3.185241
#Build RC corners: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 6043.89 (MB), peak = 20853.00 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 57287 horizontal wires in 76 hboxes and 58170 vertical wires in 76 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -43975036
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#323x323 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#363/1000 hboxes pruned.
#750/2000 hboxes pruned.
#1024/3000 hboxes pruned.
#1262/4000 hboxes pruned.
#1420/5000 hboxes pruned.
#1569/6000 hboxes pruned.
#1703/7000 hboxes pruned.
#1883/8000 hboxes pruned.
#2070/9000 hboxes pruned.
#2328/10000 hboxes pruned.
#2590/11000 hboxes pruned.
#2874/12000 hboxes pruned.
#3135/13000 hboxes pruned.
#3530/14000 hboxes pruned.
#3907/15000 hboxes pruned.
#3990/16000 hboxes pruned.
#4296/17000 hboxes pruned.
#4796/18000 hboxes pruned.
#5295/19000 hboxes pruned.
#5624/20000 hboxes pruned.
#5829/21000 hboxes pruned.
#6203/22000 hboxes pruned.
#6583/23000 hboxes pruned.
#7123/24000 hboxes pruned.
#7515/25000 hboxes pruned.
#7844/26000 hboxes pruned.
#8126/27000 hboxes pruned.
#8496/28000 hboxes pruned.
#8769/29000 hboxes pruned.
#9017/30000 hboxes pruned.
#9196/31000 hboxes pruned.
#9339/32000 hboxes pruned.
#9485/33000 hboxes pruned.
#9611/34000 hboxes pruned.
#9801/35000 hboxes pruned.
#10025/36000 hboxes pruned.
#10292/37000 hboxes pruned.
#10577/38000 hboxes pruned.
#10819/39000 hboxes pruned.
#11159/40000 hboxes pruned.
#11481/41000 hboxes pruned.
#11681/42000 hboxes pruned.
#12001/43000 hboxes pruned.
#12460/44000 hboxes pruned.
#12936/45000 hboxes pruned.
#13351/46000 hboxes pruned.
#13706/47000 hboxes pruned.
#14101/48000 hboxes pruned.
#14490/49000 hboxes pruned.
#15057/50000 hboxes pruned.
#15458/51000 hboxes pruned.
#15949/52000 hboxes pruned.
#16186/53000 hboxes pruned.
#16497/54000 hboxes pruned.
#16753/55000 hboxes pruned.
#16960/56000 hboxes pruned.
#17074/57000 hboxes pruned.
#17190/58000 hboxes pruned.
#17294/59000 hboxes pruned.
#17470/60000 hboxes pruned.
#17651/61000 hboxes pruned.
#17886/62000 hboxes pruned.
#18129/63000 hboxes pruned.
#18356/64000 hboxes pruned.
#18604/65000 hboxes pruned.
#19024/66000 hboxes pruned.
#19343/67000 hboxes pruned.
#19429/68000 hboxes pruned.
#19808/69000 hboxes pruned.
#20319/70000 hboxes pruned.
#20760/71000 hboxes pruned.
#21120/72000 hboxes pruned.
#21275/73000 hboxes pruned.
#21649/74000 hboxes pruned.
#22051/75000 hboxes pruned.
#22579/76000 hboxes pruned.
#22920/77000 hboxes pruned.
#23217/78000 hboxes pruned.
#23506/79000 hboxes pruned.
#23815/80000 hboxes pruned.
#24055/81000 hboxes pruned.
#24261/82000 hboxes pruned.
#24399/83000 hboxes pruned.
#24513/84000 hboxes pruned.
#24617/85000 hboxes pruned.
#24733/86000 hboxes pruned.
#24933/87000 hboxes pruned.
#25130/88000 hboxes pruned.
#25381/89000 hboxes pruned.
#25616/90000 hboxes pruned.
#25842/91000 hboxes pruned.
#26236/92000 hboxes pruned.
#26497/93000 hboxes pruned.
#26707/94000 hboxes pruned.
#27076/95000 hboxes pruned.
#27556/96000 hboxes pruned.
#28043/97000 hboxes pruned.
#28388/98000 hboxes pruned.
#28713/99000 hboxes pruned.
#29081/100000 hboxes pruned.
#29526/101000 hboxes pruned.
#30049/102000 hboxes pruned.
#30391/103000 hboxes pruned.
#Complete generating extraction boxes.
#Extract 73003 hboxes with single thread on machine with  Core_i7 3.60GHz 8192KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 77465 nets were built. 571663 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:35:18, elapsed time = 00:35:16 .
#   Increased memory =   279.31 (MB), total memory = 12597.68 (MB), peak memory = 20853.00 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12574.32 (MB), peak = 20853.00 (MB)
#RC Statistics: 1036261 Res, 891415 Ground Cap, 250083 XCap (Edge to Edge)
#RC V/H edge ratio: 0.91, Avg V/H Edge Length: 14029.82 (874798), Avg L-Edge Length: 10971.34 (116078)
#Start writing rcdb into /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d
#Finish writing rcdb with 1191766 nodes, 1114301 edges, and 596298 xcaps
#571663 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 14342.738M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell swerv_wrapper has rcdb /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d specified
Cell swerv_wrapper, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:01.0 mem: 14230.238M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = -295190966
#
#Complete tQuantus RC extraction.
#Cpu time = 00:36:18
#Elapsed time = 00:36:15
#Increased memory = 6435.88 (MB)
#Total memory = 12433.14 (MB)
#Peak memory = 20853.00 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
Reading RCDB with compressed RC data.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total number of fetched objects 108066
AAE_INFO-618: Total number of nets in the design is 130666,  79.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=14390.4 CPU=0:00:31.6 REAL=0:00:32.0)
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108066. 
Total number of fetched objects 108066
AAE_INFO-618: Total number of nets in the design is 130666,  19.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=14581.9 CPU=0:00:31.1 REAL=0:00:31.0)
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   swerv/sb_axi_wdata[19] (^) checked with  leading edge of 'clk'
Beginpoint: swerv/sb_axi_arsize[1] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: nominal_analysis_view
Other End Arrival Time          0.000
- External Delay                2.500
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.350
= Required Time                -1.850
- Arrival Time                 71.767
= Slack Time                  -73.617
     Clock Rise Edge                      0.000
     + Input Delay                        5.500
     = Beginpoint Arrival Time            5.500
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |           Cell           | Delay | Arrival | Required | 
     |                                           |                    |                          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+--------------------------+-------+---------+----------| 
     | swerv                                     | sb_axi_arsize[1] ^ | swerv                    |       |   5.500 |  -68.117 | 
     | swerv/FE_MDBC118_g61460                   | A ^ -> Z ^         | C12T28SOI_LR_CNBFX133_P0 | 0.065 |   5.566 |  -68.051 | 
     | swerv/FE_OCPC7655_FE_MDBN118              | A ^ -> Z v         | C12T28SOI_LR_CNIVX70_P0  | 0.083 |   5.649 |  -67.968 | 
     | swerv/FE_OCPC7656_FE_MDBN118              | A v -> Z ^         | C12T28SOI_LR_CNIVX31_P0  | 0.088 |   5.737 |  -67.879 | 
     | swerv/FE_OFC7241_FE_MDBN118               | A ^ -> Z v         | C12T28SOI_LR_CNIVX70_P0  | 0.014 |   5.751 |  -67.866 | 
     | swerv/FE_OFC7242_FE_MDBN118               | A v -> Z ^         | C12T28SOI_LR_CNIVX70_P0  | 0.556 |   6.308 |  -67.309 | 
     | swerv/FE_OCPC7624_FE_OFN139950_FE_MDBN118 | A ^ -> Z v         | C12T28SOI_LR_CNIVX31_P0  | 0.050 |   6.358 |  -67.259 | 
     | swerv/FE_OCPC7625_FE_OFN139950_FE_MDBN118 | A v -> Z ^         | C12T28SOI_LR_IVX134_P0   | 0.050 |   6.408 |  -67.209 | 
     | swerv/FE_RC_13_0                          | A ^ -> Z ^         | C12T28SOI_LR_NOR2AX55_P0 | 0.055 |   6.463 |  -67.153 | 
     | swerv/FE_OCPC7682_FE_RN_1_0               | A ^ -> Z v         | C12T28SOI_LR_CNIVX94_P0  | 0.023 |   6.487 |  -67.130 | 
     | swerv/FE_OCPC7680_FE_OFN5494_n_1571       | A v -> Z v         | C12T28SOI_LR_CNBFX133_P0 | 0.042 |   6.528 |  -67.089 | 
     | swerv/g61290                              | B v -> Z ^         | C12T28SOI_LRS_NOR2X55_P0 | 0.076 |   6.604 |  -67.013 | 
     | swerv/FE_OCPC7976_n_1673                  | A ^ -> Z ^         | C12T28SOI_LR_CNBFX7_P0   | 0.025 |   6.629 |  -66.988 | 
     | swerv/FE_OCPC7661_n_1673                  | A ^ -> Z ^         | C12T28SOI_LR_CNBFX15_P0  | 0.022 |   6.650 |  -66.966 | 
     | swerv/FE_OCPC7676_n_1673                  | A ^ -> Z ^         | C12T28SOI_LR_CNBFX59_P0  | 0.024 |   6.674 |  -66.942 | 
     | swerv/g61017                              | D ^ -> Z v         | C12T28SOI_LR_AOI22X10_P0 | 0.024 |   6.698 |  -66.918 | 
     | swerv/g60885                              | A v -> Z ^         | C12T28SOI_LR_NAND2X67_P0 | 0.056 |   6.755 |  -66.862 | 
     | swerv                                     | sb_axi_wdata[19] ^ | swerv                    |       |  71.767 |   -1.850 | 
     +------------------------------------------------------------------------------------------------------------------------+ 

#Normalized TNS: -4945.62 -> -4945.62, r2r -4945.62 -> -4945.62, unit 1000.00, clk period 1.00
#Stage 1: cpu time = 00:01:13, elapsed time = 00:01:13, memory = 12825.62 (MB), peak = 20853.00 (MB)
#Library Standard Delay: 8.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 12825.62 (MB), peak = 20853.00 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12825.62 (MB), peak = 20853.00 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = -39.938400 (late)
*** writeDesignTiming (0:00:03.2) ***
#Stage 4: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 12827.40 (MB), peak = 20853.00 (MB)
Un-suppress "**WARN ..." messages.
swerv_wrapper
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 77465
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        18 |
#| Preferred Layer Effort   |        19 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| IA (z=6)       |       19 |
#+----------------+----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12490.64 (MB), peak = 20853.00 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 77465
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 12134 horizontal wires in 76 hboxes and 7256 vertical wires in 76 hboxes.
#Done with 5255 horizontal wires in 76 hboxes and 3317 vertical wires in 76 hboxes.
#Done with 76 horizontal wires in 76 hboxes and 76 vertical wires in 76 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1       1680581.18 	  0.01%  	  0.00% 	  0.01%
# M2       4153461.79 	  0.01%  	  0.00% 	  0.00%
# M3       4010817.04 	  0.07%  	  0.00% 	  0.06%
# M4       1652952.28 	  0.00%  	  0.00% 	  0.00%
# M5       1103441.90 	  0.00%  	  0.00% 	  0.00%
# M6        692277.50 	  0.00%  	  0.00% 	  0.00%
# IA         10256.30 	  0.00%  	  0.00% 	  0.00%
# IB         22389.70 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     13326177.69  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13388228 um.
#Total half perimeter of net bounding box = 13145425 um.
#Total wire length on LAYER M1 = 1725002 um.
#Total wire length on LAYER M2 = 4166064 um.
#Total wire length on LAYER M3 = 4010849 um.
#Total wire length on LAYER M4 = 1656665 um.
#Total wire length on LAYER M5 = 1103975 um.
#Total wire length on LAYER M6 = 693058 um.
#Total wire length on LAYER IA = 10244 um.
#Total wire length on LAYER IB = 22371 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 703950
#Up-Via Summary (total 703950):
#           
#-----------------------
# M1             301437
# M2             236124
# M3             108605
# M4              41801
# M5              15486
# M6                351
# IA                146
#-----------------------
#                703950 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 12691.07 (MB), peak = 20853.00 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:53:03
#Elapsed time = 00:52:57
#Increased memory = 4065.14 (MB)
#Total memory = 7848.51 (MB)
#Peak memory = 20853.00 (MB)
#Start reading timing information from file .timing_file_30822.tif.gz ...
#Read in timing information for 1417 ports, 75652 instances from timing file .timing_file_30822.tif.gz.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#    completing 10% with 1211 violations
#    cpu time = 00:08:50, elapsed time = 00:08:49, memory = 6883.71 (MB), peak = 20853.00 (MB)
#    completing 20% with 1937 violations
#    cpu time = 00:17:36, elapsed time = 00:17:35, memory = 6874.70 (MB), peak = 20853.00 (MB)
#    completing 30% with 2423 violations
#    cpu time = 00:26:03, elapsed time = 00:26:02, memory = 6883.13 (MB), peak = 20853.00 (MB)
#    completing 40% with 2983 violations
#    cpu time = 00:33:16, elapsed time = 00:33:14, memory = 7190.31 (MB), peak = 20853.00 (MB)
#    completing 50% with 3250 violations
#    cpu time = 00:39:56, elapsed time = 00:39:53, memory = 7175.71 (MB), peak = 20853.00 (MB)
#    completing 60% with 3629 violations
#    cpu time = 00:48:24, elapsed time = 00:48:21, memory = 7342.65 (MB), peak = 20853.00 (MB)
#    completing 70% with 3780 violations
#    cpu time = 00:56:43, elapsed time = 00:56:40, memory = 7367.53 (MB), peak = 20853.00 (MB)
#    completing 80% with 4072 violations
#    cpu time = 01:05:26, elapsed time = 01:05:23, memory = 7345.79 (MB), peak = 20853.00 (MB)
#    completing 90% with 4107 violations
#    cpu time = 01:13:51, elapsed time = 01:13:47, memory = 7376.53 (MB), peak = 20853.00 (MB)
#    completing 100% with 4058 violations
#    cpu time = 01:22:15, elapsed time = 01:22:10, memory = 7370.47 (MB), peak = 20853.00 (MB)
#   number of violations = 4058
#
#    By Layer and Type :
#	         EOLSpc    Notch    Short   CutInr   AdjCut   EolOpp   Others   Totals
#	M1            0       97        2      101        6        7       39      252
#	M2          148      524       73       16      204      800      222     1987
#	M3           22      218       45        5       46      934       52     1322
#	M4            1       22        7        2        8      366        2      408
#	M5            0       10        3        0        0       27        3       43
#	M6            0        1        8        0        0        8        8       25
#	IA            0        0        0        0        0        0       21       21
#	Totals      171      872      138      124      264     2142      347     4058
#cpu time = 01:22:16, elapsed time = 01:22:11, memory = 7370.61 (MB), peak = 20853.00 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 441
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Notch      Enc   EolOpp   EolExt   Others   Totals
#	M1            0        0       30        1        3        0        1       35
#	M2            2        4       16        8      112        3        4      149
#	M3            4       11        4        6      156        8        0      189
#	M4            0        2        1        1       42        1        2       49
#	M5            0        0        0        0       11        0        1       12
#	M6            1        0        0        0        1        0        0        2
#	IA            5        0        0        0        0        0        0        5
#	Totals       12       17       51       16      325       12        8      441
#    number of process antenna violations = 1468
#cpu time = 00:06:19, elapsed time = 00:06:19, memory = 7632.46 (MB), peak = 20853.00 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 28
#
#    By Layer and Type :
#	         EOLSpc    Notch   EolOpp   EolExt   Totals
#	M1            0        5        0        0        5
#	M2            1        1        3        1        6
#	M3            0        1        9        0       10
#	M4            0        0        6        0        6
#	M5            0        0        1        0        1
#	Totals        1        7       19        1       28
#    number of process antenna violations = 1468
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 7641.86 (MB), peak = 20853.00 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 3
#
#    By Layer and Type :
#	         EolOpp   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	M5            1        1
#	Totals        3        3
#    number of process antenna violations = 1473
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 7699.11 (MB), peak = 20853.00 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#    number of process antenna violations = 1473
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 7639.37 (MB), peak = 20853.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13417551 um.
#Total half perimeter of net bounding box = 13145425 um.
#Total wire length on LAYER M1 = 1694663 um.
#Total wire length on LAYER M2 = 4176089 um.
#Total wire length on LAYER M3 = 4005940 um.
#Total wire length on LAYER M4 = 1659091 um.
#Total wire length on LAYER M5 = 1148254 um.
#Total wire length on LAYER M6 = 700539 um.
#Total wire length on LAYER IA = 10596 um.
#Total wire length on LAYER IB = 22378 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 876340
#Total number of multi-cut vias = 381830 ( 43.6%)
#Total number of single cut vias = 494510 ( 56.4%)
#Up-Via Summary (total 876340):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            168662 ( 55.0%)    138205 ( 45.0%)     306867
# M2            165828 ( 54.5%)    138523 ( 45.5%)     304351
# M3             98680 ( 61.1%)     62742 ( 38.9%)     161422
# M4             47265 ( 60.9%)     30370 ( 39.1%)      77635
# M5             13726 ( 53.7%)     11826 ( 46.3%)      25552
# M6               252 ( 75.7%)        81 ( 24.3%)        333
# IA                97 ( 53.9%)        83 ( 46.1%)        180
#-----------------------------------------------------------
#               494510 ( 56.4%)    381830 ( 43.6%)     876340 
#
#Total number of DRC violations = 0
#Cpu time = 01:29:49
#Elapsed time = 01:29:44
#Increased memory = -1338.51 (MB)
#Total memory = 6510.00 (MB)
#Peak memory = 20853.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 6932.48 (MB), peak = 20853.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13417626 um.
#Total half perimeter of net bounding box = 13145425 um.
#Total wire length on LAYER M1 = 1694663 um.
#Total wire length on LAYER M2 = 4175437 um.
#Total wire length on LAYER M3 = 4005396 um.
#Total wire length on LAYER M4 = 1659654 um.
#Total wire length on LAYER M5 = 1148809 um.
#Total wire length on LAYER M6 = 700643 um.
#Total wire length on LAYER IA = 10641 um.
#Total wire length on LAYER IB = 22382 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878524
#Total number of multi-cut vias = 381830 ( 43.5%)
#Total number of single cut vias = 496694 ( 56.5%)
#Up-Via Summary (total 878524):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            168662 ( 55.0%)    138205 ( 45.0%)     306867
# M2            166330 ( 54.6%)    138523 ( 45.4%)     304853
# M3             99548 ( 61.3%)     62742 ( 38.7%)     162290
# M4             47719 ( 61.1%)     30370 ( 38.9%)      78089
# M5             14018 ( 54.2%)     11826 ( 45.8%)      25844
# M6               308 ( 79.2%)        81 ( 20.8%)        389
# IA               109 ( 56.8%)        83 ( 43.2%)        192
#-----------------------------------------------------------
#               496694 ( 56.5%)    381830 ( 43.5%)     878524 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 15
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
Estimated cell power/ground rail width = 0.150 um
# ** Added 18 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 4.373 microns
#    Mean (X+Y): 0.786 microns
#
# 18 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:05:59, elapsed time = 00:05:59, memory = 7245.17 (MB), peak = 20853.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13417661 um.
#Total half perimeter of net bounding box = 13145442 um.
#Total wire length on LAYER M1 = 1694669 um.
#Total wire length on LAYER M2 = 4175446 um.
#Total wire length on LAYER M3 = 4005408 um.
#Total wire length on LAYER M4 = 1659658 um.
#Total wire length on LAYER M5 = 1148810 um.
#Total wire length on LAYER M6 = 700644 um.
#Total wire length on LAYER IA = 10641 um.
#Total wire length on LAYER IB = 22384 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878559
#Total number of multi-cut vias = 381833 ( 43.5%)
#Total number of single cut vias = 496726 ( 56.5%)
#Up-Via Summary (total 878559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            168674 ( 55.0%)    138208 ( 45.0%)     306882
# M2            166341 ( 54.6%)    138522 ( 45.4%)     304863
# M3             99553 ( 61.3%)     62742 ( 38.7%)     162295
# M4             47721 ( 61.1%)     30370 ( 38.9%)      78091
# M5             14019 ( 54.2%)     11826 ( 45.8%)      25845
# M6               309 ( 79.2%)        81 ( 20.8%)        390
# IA               109 ( 56.5%)        84 ( 43.5%)        193
#-----------------------------------------------------------
#               496726 ( 56.5%)    381833 ( 43.5%)     878559 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13417661 um.
#Total half perimeter of net bounding box = 13145442 um.
#Total wire length on LAYER M1 = 1694669 um.
#Total wire length on LAYER M2 = 4175446 um.
#Total wire length on LAYER M3 = 4005408 um.
#Total wire length on LAYER M4 = 1659658 um.
#Total wire length on LAYER M5 = 1148810 um.
#Total wire length on LAYER M6 = 700644 um.
#Total wire length on LAYER IA = 10641 um.
#Total wire length on LAYER IB = 22384 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878559
#Total number of multi-cut vias = 381833 ( 43.5%)
#Total number of single cut vias = 496726 ( 56.5%)
#Up-Via Summary (total 878559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            168674 ( 55.0%)    138208 ( 45.0%)     306882
# M2            166341 ( 54.6%)    138522 ( 45.4%)     304863
# M3             99553 ( 61.3%)     62742 ( 38.7%)     162295
# M4             47721 ( 61.1%)     30370 ( 38.9%)      78091
# M5             14019 ( 54.2%)     11826 ( 45.8%)      25845
# M6               309 ( 79.2%)        81 ( 20.8%)        390
# IA               109 ( 56.5%)        84 ( 43.5%)        193
#-----------------------------------------------------------
#               496726 ( 56.5%)    381833 ( 43.5%)     878559 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#1.12% of area are rerouted by ECO routing.
#deterministic_schedule_search_repair_queue1
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:07:45, elapsed time = 00:07:45, memory = 8352.48 (MB), peak = 20853.00 (MB)
#CELL_VIEW swerv_wrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 13417661 um.
#Total half perimeter of net bounding box = 13145442 um.
#Total wire length on LAYER M1 = 1694669 um.
#Total wire length on LAYER M2 = 4175446 um.
#Total wire length on LAYER M3 = 4005408 um.
#Total wire length on LAYER M4 = 1659658 um.
#Total wire length on LAYER M5 = 1148810 um.
#Total wire length on LAYER M6 = 700644 um.
#Total wire length on LAYER IA = 10641 um.
#Total wire length on LAYER IB = 22384 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878559
#Total number of multi-cut vias = 798399 ( 90.9%)
#Total number of single cut vias = 80160 (  9.1%)
#Up-Via Summary (total 878559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45646 ( 14.9%)    261236 ( 85.1%)     306882
# M2             23681 (  7.8%)    281182 ( 92.2%)     304863
# M3              7806 (  4.8%)    154489 ( 95.2%)     162295
# M4              2399 (  3.1%)     75692 ( 96.9%)      78091
# M5               448 (  1.7%)     25397 ( 98.3%)      25845
# M6               178 ( 45.6%)       212 ( 54.4%)        390
# IA                 2 (  1.0%)       191 ( 99.0%)        193
#-----------------------------------------------------------
#                80160 (  9.1%)    798399 ( 90.9%)     878559 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 3
#
#    By Layer and Type :
#	           Loop      Enc   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            2        1        3
#	Totals        2        1        3
#cpu time = 00:35:40, elapsed time = 00:35:38, memory = 7584.67 (MB), peak = 20853.00 (MB)
#CELL_VIEW swerv_wrapper,init has 3 DRC violations
#Total number of DRC violations = 3
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER IA = 0
#Total number of violations on LAYER IB = 0
#Total number of violations on LAYER LB = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun  2 12:52:19 2021
#
#
#Start Post Route Wire Spread.
#Done with 39480 horizontal wires in 603 hboxes and 31911 vertical wires in 603 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 13433123 um.
#Total half perimeter of net bounding box = 13145442 um.
#Total wire length on LAYER M1 = 1695024 um.
#Total wire length on LAYER M2 = 4177467 um.
#Total wire length on LAYER M3 = 4008656 um.
#Total wire length on LAYER M4 = 1664431 um.
#Total wire length on LAYER M5 = 1152193 um.
#Total wire length on LAYER M6 = 702267 um.
#Total wire length on LAYER IA = 10675 um.
#Total wire length on LAYER IB = 22409 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878559
#Total number of multi-cut vias = 798399 ( 90.9%)
#Total number of single cut vias = 80160 (  9.1%)
#Up-Via Summary (total 878559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45646 ( 14.9%)    261236 ( 85.1%)     306882
# M2             23681 (  7.8%)    281182 ( 92.2%)     304863
# M3              7806 (  4.8%)    154489 ( 95.2%)     162295
# M4              2399 (  3.1%)     75692 ( 96.9%)      78091
# M5               448 (  1.7%)     25397 ( 98.3%)      25845
# M6               178 ( 45.6%)       212 ( 54.4%)        390
# IA                 2 (  1.0%)       191 ( 99.0%)        193
#-----------------------------------------------------------
#                80160 (  9.1%)    798399 ( 90.9%)     878559 
#
#
#Start DRC checking..
#   number of violations = 3
#
#    By Layer and Type :
#	           Loop      Enc   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            2        1        3
#	Totals        2        1        3
#cpu time = 00:36:19, elapsed time = 00:36:16, memory = 7659.95 (MB), peak = 20853.00 (MB)
#CELL_VIEW swerv_wrapper,init has 3 DRC violations
#Total number of DRC violations = 3
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER IA = 0
#Total number of violations on LAYER IB = 0
#Total number of violations on LAYER LB = 0
#   number of violations = 3
#
#    By Layer and Type :
#	           Loop      Enc   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            2        1        3
#	Totals        2        1        3
#cpu time = 00:36:58, elapsed time = 00:36:56, memory = 7331.24 (MB), peak = 20853.00 (MB)
#CELL_VIEW swerv_wrapper,init has 3 DRC violations
#Total number of DRC violations = 3
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER IA = 0
#Total number of violations on LAYER IB = 0
#Total number of violations on LAYER LB = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 13433123 um.
#Total half perimeter of net bounding box = 13145442 um.
#Total wire length on LAYER M1 = 1695024 um.
#Total wire length on LAYER M2 = 4177467 um.
#Total wire length on LAYER M3 = 4008656 um.
#Total wire length on LAYER M4 = 1664431 um.
#Total wire length on LAYER M5 = 1152193 um.
#Total wire length on LAYER M6 = 702267 um.
#Total wire length on LAYER IA = 10675 um.
#Total wire length on LAYER IB = 22409 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878559
#Total number of multi-cut vias = 798399 ( 90.9%)
#Total number of single cut vias = 80160 (  9.1%)
#Up-Via Summary (total 878559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45646 ( 14.9%)    261236 ( 85.1%)     306882
# M2             23681 (  7.8%)    281182 ( 92.2%)     304863
# M3              7806 (  4.8%)    154489 ( 95.2%)     162295
# M4              2399 (  3.1%)     75692 ( 96.9%)      78091
# M5               448 (  1.7%)     25397 ( 98.3%)      25845
# M6               178 ( 45.6%)       212 ( 54.4%)        390
# IA                 2 (  1.0%)       191 ( 99.0%)        193
#-----------------------------------------------------------
#                80160 (  9.1%)    798399 ( 90.9%)     878559 
#
#detailRoute Statistics:
#Cpu time = 02:56:43
#Elapsed time = 02:56:33
#Increased memory = -532.48 (MB)
#Total memory = 7316.03 (MB)
#Peak memory = 20853.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 03:53:01
#Elapsed time = 03:52:45
#Increased memory = 1023.19 (MB)
#Total memory = 5647.95 (MB)
#Peak memory = 20853.00 (MB)
#Number of warnings = 86
#Total number of warnings = 175
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun  2 13:29:20 2021
#
% End globalDetailRoute (date=06/02 13:29:20, total cpu=3:53:01, real=3:52:45, peak res=20853.0M, current mem=5643.4M)
#Default setup view is reset to nominal_analysis_view.
#routeDesign: cpu time = 03:55:24, elapsed time = 03:55:07, memory = 5513.82 (MB), peak = 20853.00 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      6722  Net %s, driver %s voltage %g does not ma...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3095      27395  Net: '%s' has no receivers. SI analysis ...
WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 34122 warning(s), 0 error(s)

#% End routeDesign (date=06/02 13:29:21, total cpu=3:55:24, real=3:55:07, peak res=20853.0M, current mem=5513.8M)
<CMD> setDrawView place
<CMD> saveDesign swerv_wrapper_postRouting
#% Begin save design ... (date=06/02 14:08:21, mem=5525.2M)
% Begin Save ccopt configuration ... (date=06/02 14:08:21, mem=5525.2M)
% End Save ccopt configuration ... (date=06/02 14:08:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=5525.2M, current mem=5519.9M)
% Begin Save netlist data ... (date=06/02 14:08:21, mem=5519.9M)
Writing Binary DB to swerv_wrapper_postRouting.dat/swerv_wrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/02 14:08:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=5520.4M, current mem=5520.4M)
Saving congestion map file swerv_wrapper_postRouting.dat/swerv_wrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 14:08:26, mem=5522.2M)
Saving AAE Data ...
AAE DB initialization (MEM=9405.17 CPU=0:00:00.2 REAL=0:00:00.0) 
% End Save AAE data ... (date=06/02 14:08:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=5533.0M, current mem=5533.0M)
% Begin Save clock tree data ... (date=06/02 14:08:26, mem=5549.4M)
% End Save clock tree data ... (date=06/02 14:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=5549.4M, current mem=5549.4M)
Saving preference file swerv_wrapper_postRouting.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/02 14:08:26, mem=5549.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/02 14:08:27, total cpu=0:00:00.4, real=0:00:00.0, peak res=5550.2M, current mem=5550.2M)
Saving PG file swerv_wrapper_postRouting.dat/swerv_wrapper.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=9420.2M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/02 14:08:27, mem=5550.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=06/02 14:08:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=5550.3M, current mem=5550.3M)
% Begin Save routing data ... (date=06/02 14:08:27, mem=5550.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=9418.2M) ***
% End Save routing data ... (date=06/02 14:08:28, total cpu=0:00:01.1, real=0:00:01.0, peak res=5550.3M, current mem=5550.3M)
Saving property file swerv_wrapper_postRouting.dat/swerv_wrapper.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=9421.2M) ***
#Saving pin access data to file swerv_wrapper_postRouting.dat/swerv_wrapper.apa ...
#
Saving preRoute extracted patterns in file 'swerv_wrapper_postRouting.dat/swerv_wrapper.techData.gz' ...
Saving preRoute extraction data in directory 'swerv_wrapper_postRouting.dat/extraction/' ...
% Begin Save power constraints data ... (date=06/02 14:08:31, mem=5552.5M)
% End Save power constraints data ... (date=06/02 14:08:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=5552.6M, current mem=5552.6M)
nominal_rc_corner
nominal_rc_corner
nominal_rc_corner
Generated self-contained design swerv_wrapper_postRouting.dat
#% End save design ... (date=06/02 14:08:32, total cpu=0:00:07.6, real=0:00:11.0, peak res=5555.6M, current mem=5555.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 5555.7M, totSessionCpu=4:00:49 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell C12T28SOIDV_LRBR0P6_NAND3X18_P0, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X15_P0, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X15_P10, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X15_P16, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X15_P4, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X30_P0, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X30_P10, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X30_P16, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNGFMUX21X30_P4, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X17_P0, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X17_P10, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X17_P16, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X17_P4, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X27_P0, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X27_P10, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X27_P16, site CORE12T_DV.
	Cell C12T28SOIDV_LR_CNMUX41X27_P4, site CORE12T_DV.
	Cell GNDCORE_EXT_3V3SF_CL_LIN, site SITE_IO_106300.
	Cell GNDCORE_EXT_CSF_CL_LIN, site SITE_IO_106300.
	Cell IO_NMOSBIAS_EXT_1V8_NEG_CSF_CL_LIN, site SITE_IO_106300.
	...
	Reporting only the 20 first cells found...
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell C12T28SOI_LRPHP_CNHLSX29_P0 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 10338.3M, totSessionCpu=4:01:14 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=14207.1M, init mem=14207.1M)
*info: Placed = 74242          (Fixed = 28)
*info: Unplaced = 0           
Placement Density:0.05%(104912/202297954)
Placement Density (including fixed std cells):0.05%(104912/202297954)
Finished checkPlace (total: cpu=0:00:07.3, real=0:00:07.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=9470.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
#WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=130666)
#WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start routing data preparation on Wed Jun  2 14:09:47 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130660 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
# M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
# M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 10652.49 (MB), peak = 20853.00 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#IA -> IA (7)
#IB -> IB (8)
#LB -> LB (9)
#SADV_On
# Corner(s) : 
#nominal_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 0.900000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
#found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10684.61 (MB), peak = 20853.00 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#IA -> IA (7)
#IB -> IB (8)
#LB -> LB (9)
#SADV_On
# Corner(s) : 
#nominal_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 0.900000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
#found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10689.95 (MB), peak = 20853.00 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Jun  2 14:09:56 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130660 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10683.60 (MB), peak = 20853.00 (MB)
#Start routing data preparation on Wed Jun  2 14:10:00 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130660 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10688.66 (MB), peak = 20853.00 (MB)
#Init Design Signature = 1210497809
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#323x323 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#363/1000 hboxes pruned.
#750/2000 hboxes pruned.
#1024/3000 hboxes pruned.
#1262/4000 hboxes pruned.
#1420/5000 hboxes pruned.
#1569/6000 hboxes pruned.
#1703/7000 hboxes pruned.
#1883/8000 hboxes pruned.
#2070/9000 hboxes pruned.
#2328/10000 hboxes pruned.
#2590/11000 hboxes pruned.
#2874/12000 hboxes pruned.
#3135/13000 hboxes pruned.
#3530/14000 hboxes pruned.
#3907/15000 hboxes pruned.
#3990/16000 hboxes pruned.
#4296/17000 hboxes pruned.
#4796/18000 hboxes pruned.
#5295/19000 hboxes pruned.
#5624/20000 hboxes pruned.
#5829/21000 hboxes pruned.
#6203/22000 hboxes pruned.
#6583/23000 hboxes pruned.
#7123/24000 hboxes pruned.
#7515/25000 hboxes pruned.
#7844/26000 hboxes pruned.
#8126/27000 hboxes pruned.
#8496/28000 hboxes pruned.
#8769/29000 hboxes pruned.
#9017/30000 hboxes pruned.
#9196/31000 hboxes pruned.
#9339/32000 hboxes pruned.
#9485/33000 hboxes pruned.
#9611/34000 hboxes pruned.
#9801/35000 hboxes pruned.
#10025/36000 hboxes pruned.
#10292/37000 hboxes pruned.
#10577/38000 hboxes pruned.
#10819/39000 hboxes pruned.
#11159/40000 hboxes pruned.
#11481/41000 hboxes pruned.
#11681/42000 hboxes pruned.
#12001/43000 hboxes pruned.
#12460/44000 hboxes pruned.
#12936/45000 hboxes pruned.
#13351/46000 hboxes pruned.
#13706/47000 hboxes pruned.
#14101/48000 hboxes pruned.
#14490/49000 hboxes pruned.
#15057/50000 hboxes pruned.
#15458/51000 hboxes pruned.
#15949/52000 hboxes pruned.
#16186/53000 hboxes pruned.
#16497/54000 hboxes pruned.
#16753/55000 hboxes pruned.
#16960/56000 hboxes pruned.
#17074/57000 hboxes pruned.
#17190/58000 hboxes pruned.
#17294/59000 hboxes pruned.
#17469/60000 hboxes pruned.
#17650/61000 hboxes pruned.
#17885/62000 hboxes pruned.
#18128/63000 hboxes pruned.
#18355/64000 hboxes pruned.
#18603/65000 hboxes pruned.
#19023/66000 hboxes pruned.
#19342/67000 hboxes pruned.
#19428/68000 hboxes pruned.
#19807/69000 hboxes pruned.
#20318/70000 hboxes pruned.
#20759/71000 hboxes pruned.
#21119/72000 hboxes pruned.
#21274/73000 hboxes pruned.
#21648/74000 hboxes pruned.
#22050/75000 hboxes pruned.
#22578/76000 hboxes pruned.
#22919/77000 hboxes pruned.
#23216/78000 hboxes pruned.
#23505/79000 hboxes pruned.
#23814/80000 hboxes pruned.
#24054/81000 hboxes pruned.
#24260/82000 hboxes pruned.
#24398/83000 hboxes pruned.
#24512/84000 hboxes pruned.
#24616/85000 hboxes pruned.
#24732/86000 hboxes pruned.
#24932/87000 hboxes pruned.
#25129/88000 hboxes pruned.
#25380/89000 hboxes pruned.
#25615/90000 hboxes pruned.
#25841/91000 hboxes pruned.
#26235/92000 hboxes pruned.
#26496/93000 hboxes pruned.
#26706/94000 hboxes pruned.
#27075/95000 hboxes pruned.
#27555/96000 hboxes pruned.
#28042/97000 hboxes pruned.
#28387/98000 hboxes pruned.
#28712/99000 hboxes pruned.
#29080/100000 hboxes pruned.
#29525/101000 hboxes pruned.
#30048/102000 hboxes pruned.
#30390/103000 hboxes pruned.
#Complete generating extraction boxes.
#Extract 73004 hboxes with single thread on machine with  Core_i7 3.60GHz 8192KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 77465 nets were built. 560842 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:36:36, elapsed time = 00:36:35 .
#   Increased memory =   438.19 (MB), total memory = 11229.48 (MB), peak memory = 20853.00 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11207.24 (MB), peak = 20853.00 (MB)
#RC Statistics: 1172165 Res, 950267 Ground Cap, 610248 XCap (Edge to Edge)
#RC V/H edge ratio: 0.91, Avg V/H Edge Length: 13507.74 (919748), Avg L-Edge Length: 5363.01 (239330)
#Start writing rcdb into /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d
#Finish writing rcdb with 1250636 nodes, 1173171 edges, and 1362916 xcaps
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 11236.67 (MB), peak = 20853.00 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 14463.223M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell swerv_wrapper has rcdb /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d specified
Cell swerv_wrapper, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:01.0 mem: 14431.223M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:37:03
#Elapsed time = 00:37:01
#Increased memory = 534.18 (MB)
#Total memory = 11186.87 (MB)
#Peak memory = 20853.00 (MB)
#
#560842 inserted nodes are removed
#Final Design Signature = 1210497809
Reading RCDB with compressed RC data.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: swerv_wrapper
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=11.8516)
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 108066
End delay calculation. (MEM=0 CPU=0:00:16.0 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.5 REAL=0:00:18.0)
*** Done Building Timing Graph (cpu=0:00:19.2 real=0:00:19.0 totSessionCpu=0:00:21.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=0:00:21.6 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] : cpu/real = 0:00:22.4/0:00:22.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: swerv_wrapper
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=14256.9)
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
Total number of fetched objects 108066
AAE_INFO-618: Total number of nets in the design is 130666,  79.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=14346.9 CPU=0:00:37.5 REAL=0:00:37.0)
End delay calculation (fullDC). (MEM=14319.8 CPU=0:00:39.1 REAL=0:00:39.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14319.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 14319.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=14259)
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108066. 
Total number of fetched objects 108066
AAE_INFO-618: Total number of nets in the design is 130666,  25.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=15125.3 CPU=0:01:11 REAL=0:01:11)
End delay calculation (fullDC). (MEM=15125.3 CPU=0:01:12 REAL=0:01:11)
*** Done Building Timing Graph (cpu=0:01:57 real=0:01:56 totSessionCpu=4:41:19 mem=15125.3M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.691 |   N/A   |   N/A   | -56.691 |
|           TNS (ns):| -4414.6 |   N/A   |   N/A   | -4414.6 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    412 (412)     |
|   max_tran     |      2 (2)       |   -0.120   |     34 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 66
------------------------------------------------------------
**optDesign ... cpu = 0:40:46, real = 0:40:45, mem = 10505.3M, totSessionCpu=4:41:34 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 130664 (unrouted=53199, trialRouted=0, noStatus=0, routed=77465, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
**WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (0 routed out of 2 total).
ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
**INFO: Start fixing DRV (Mem = 14251.15M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1416 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:41:36.5/5:18:22.2 (0.9), mem = 14251.1M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    66|    72|   -56.69| -3870.69|       0|       0|       0|   0.05|          |         |
|    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    44|    45|   -56.69| -3870.72|      31|       0|       3|   0.05| 0:00:27.0| 36182.7M|
|    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    40|    40|   -56.69| -3870.74|       9|       0|       0|   0.05| 0:00:02.0| 36182.7M|
|    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    36|    36|   -56.69| -3870.74|       5|       0|       0|   0.05| 0:00:01.0| 36182.7M|
|    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    35|    35|   -56.69| -3870.74|       1|       0|       0|   0.05| 0:00:01.0| 36182.7M|
|    34|    34|    -7.36|   412|   412|    -1.36|     1|     1|     0|     0|    35|    35|   -56.69| -3870.74|       0|       0|       0|   0.05| 0:00:00.0| 36182.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 2 constrained nets 
Layer 7 has 19 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 459 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   419 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:34.5 real=0:00:34.0 mem=36182.7M) ***

*** DrvOpt [finish] : cpu/real = 0:03:55.7/0:03:55.4 (1.0), totSession cpu/real = 4:45:32.2/5:22:17.5 (0.9), mem = 19227.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:45:38 mem=19227.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 19232.7MB
Summary Report:
Instances move: 0 (out of 74260 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 19232.7MB
*** Finished refinePlace (4:45:46 mem=19232.7M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:44:59, real = 0:44:58, mem = 15073.6M, totSessionCpu=4:45:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:04:11, Mem = 19191.70M).

------------------------------------------------------------
     SI Timing Summary (cpu=4.19min real=4.18min mem=19191.7M)                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.691 |   N/A   |   N/A   | -56.691 |
|           TNS (ns):| -4414.6 |   N/A   |   N/A   | -4414.6 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    412 (412)     |
|   max_tran     |      2 (2)       |   -0.120   |     34 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 35
------------------------------------------------------------
**optDesign ... cpu = 0:45:13, real = 0:45:12, mem = 15056.4M, totSessionCpu=4:46:02 **
*** Timing NOT met, worst failing slack is -56.691
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1416 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:46:03.3/5:22:48.6 (0.9), mem = 19182.2M
*info: 1416 io nets excluded
*info: 2 clock nets excluded
*info: 6 special nets excluded.
*info: 1311 multi-driver nets excluded.
*info: 27543 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -56.691 TNS Slack -3870.736 Density 0.05
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -56.691 TNS -3870.736; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.691 TNS -3870.736
Active Path Group: default 
+--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
| -56.691|  -56.691|-3870.736|-3870.736|     0.05%|   0:00:00.0|35930.8M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.673|  -56.673|-3869.828|-3869.828|     0.05%|   0:00:00.0|35970.0M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.665|  -56.665|-3869.140|-3869.140|     0.05%|   0:00:03.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.656|  -56.656|-3868.819|-3868.819|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.652|  -56.652|-3868.664|-3868.664|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.643|  -56.643|-3870.125|-3870.125|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.630|  -56.630|-3869.521|-3869.521|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.625|  -56.625|-3869.505|-3869.505|     0.05%|   0:00:01.0|36025.7M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.619|  -56.619|-3869.475|-3869.475|     0.05%|   0:00:00.0|36025.7M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.618|  -56.618|-3869.461|-3869.461|     0.05%|   0:00:01.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.616|  -56.616|-3869.445|-3869.445|     0.05%|   0:00:02.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.611|  -56.611|-3869.363|-3869.363|     0.05%|   0:00:00.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.608|  -56.608|-3869.360|-3869.360|     0.05%|   0:00:00.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.604|  -56.604|-3869.284|-3869.284|     0.05%|   0:00:02.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.598|  -56.598|-3869.216|-3869.216|     0.05%|   0:00:01.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.596|  -56.596|-3869.650|-3869.650|     0.05%|   0:00:00.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.596|  -56.596|-3869.650|-3869.650|     0.05%|   0:00:00.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
+--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.3 real=0:00:10.0 mem=36174.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:11.0 mem=36174.3M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS -56.596 TNS -3869.650; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.596 TNS -3869.650
** GigaOpt Optimizer WNS Slack -56.596 TNS Slack -3869.650 Density 0.05
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 1 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 2 constrained nets 
Layer 7 has 17 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:12.2 real=0:00:13.0 mem=36174.3M) ***
*** SetupOpt [finish] : cpu/real = 0:03:29.7/0:03:29.3 (1.0), totSession cpu/real = 4:49:33.0/5:26:17.9 (0.9), mem = 22193.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:49:39 mem=22193.2M) ***
Move report: Detail placement moves 2 insts, mean move: 1.21 um, max move: 1.34 um
	Max move on inst (swerv/FE_OFC5933_n): (9524.98, 7073.80) --> (9525.12, 7075.00)
	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 22193.2MB
Summary Report:
Instances move: 2 (out of 74257 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 1.34 um (Instance: swerv/FE_OFC5933_n) (9524.98, 7073.8) -> (9525.12, 7075)
	Length: 3 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_BFX8_P0
Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 22193.2MB
*** Finished refinePlace (4:49:47 mem=22193.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 1416 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:49:48.7/5:26:33.6 (0.9), mem = 19333.2M
*info: 1416 io nets excluded
*info: 2 clock nets excluded
*info: 6 special nets excluded.
*info: 1311 multi-driver nets excluded.
*info: 27543 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -56.596 TNS Slack -3869.650 Density 0.05
OptDebug: Start of Optimizer TNS Pass: default* WNS -56.596 TNS -3869.650; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.596 TNS -3869.650
Active Path Group: default 
+--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
| -56.596|  -56.596|-3869.650|-3869.650|     0.05%|   0:00:00.0|35930.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
| -56.566|  -56.566|-3869.469|-3869.469|     0.05%|   0:00:12.0|36298.8M|nominal_analysis_view|  default| swerv/g60867/Z                                     |
| -56.566|  -56.566|-3869.333|-3869.333|     0.05%|   0:00:01.0|36298.8M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
| -56.566|  -56.566|-3869.042|-3869.042|     0.05%|   0:00:00.0|36298.8M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
| -56.566|  -56.566|-3869.042|-3869.042|     0.05%|   0:00:02.0|36298.8M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
| -56.565|  -56.565|-3868.631|-3868.631|     0.05%|   0:00:00.0|36298.8M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
| -56.565|  -56.565|-3868.527|-3868.527|     0.05%|   0:00:00.0|36298.8M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
| -56.565|  -56.565|-3868.203|-3868.203|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
| -56.565|  -56.565|-3868.174|-3868.174|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
| -56.565|  -56.565|-3868.149|-3868.149|     0.05%|   0:00:01.0|36260.8M|nominal_analysis_view|  default| swerv/g60834/Z                                     |
| -56.565|  -56.565|-3868.101|-3868.101|     0.05%|   0:00:03.0|36260.8M|nominal_analysis_view|  default| swerv/g60834/Z                                     |
| -56.565|  -56.565|-3868.101|-3868.101|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
| -56.565|  -56.565|-3868.101|-3868.101|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60846/Z                                     |
| -56.565|  -56.565|-3868.022|-3868.022|     0.05%|   0:00:01.0|36260.8M|nominal_analysis_view|  default| swerv/g60620/Z                                     |
| -56.565|  -56.565|-3868.022|-3868.022|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60618/Z                                     |
| -56.565|  -56.565|-3868.022|-3868.022|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60624/Z                                     |
| -56.565|  -56.565|-3867.987|-3867.987|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
| -56.565|  -56.565|-3867.985|-3867.985|     0.05%|   0:00:02.0|36203.8M|nominal_analysis_view|  default| swerv/g60842/Z                                     |
| -56.565|  -56.565|-3867.980|-3867.980|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
| -56.565|  -56.565|-3867.978|-3867.978|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
| -56.565|  -56.565|-3867.978|-3867.978|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60625/Z                                     |
| -56.565|  -56.565|-3867.898|-3867.898|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
| -56.565|  -56.565|-3867.893|-3867.893|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
| -56.565|  -56.565|-3867.816|-3867.816|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g61058/Z                                     |
| -56.565|  -56.565|-3865.254|-3865.254|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
| -56.565|  -56.565|-3865.246|-3865.246|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
| -56.565|  -56.565|-3865.223|-3865.223|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
| -56.565|  -56.565|-3865.216|-3865.216|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
| -56.565|  -56.565|-3865.216|-3865.216|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
| -56.565|  -56.565|-3865.206|-3865.206|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| mem/g76777__2398/Z                                 |
| -56.565|  -56.565|-3865.195|-3865.195|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| mem/g76800__2346/Z                                 |
| -56.565|  -56.565|-3865.236|-3865.236|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| mem/g76953__1617/Z                                 |
| -56.565|  -56.565|-3865.236|-3865.236|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
| -56.565|  -56.565|-3865.236|-3865.236|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
+--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.7 real=0:00:29.0 mem=36203.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.8 real=0:00:29.0 mem=36203.8M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS -56.565 TNS -3865.236; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.565 TNS -3865.236
** GigaOpt Optimizer WNS Slack -56.565 TNS Slack -3865.236 Density 0.05
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 5 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 2 constrained nets 
Layer 7 has 17 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:31.7 real=0:00:31.0 mem=36203.8M) ***
*** SetupOpt [finish] : cpu/real = 0:03:43.8/0:03:43.3 (1.0), totSession cpu/real = 4:53:32.5/5:30:16.9 (0.9), mem = 20965.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:53:38 mem=20965.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 20965.7MB
Summary Report:
Instances move: 0 (out of 74246 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 20965.7MB
*** Finished refinePlace (4:53:46 mem=20965.7M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:53:00, real = 0:52:58, mem = 15033.6M, totSessionCpu=4:53:48 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=19427.75M, totSessionCpu=4:53:49).
**optDesign ... cpu = 0:53:01, real = 0:52:59, mem = 15033.7M, totSessionCpu=4:53:49 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (21.6).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -56.565 ns
Total 0 nets layer assigned (27.1).
GigaOpt: setting up router preferences
GigaOpt: 5 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 318 (0.2%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.565 |   N/A   |   N/A   | -56.565 |
|           TNS (ns):| -4409.1 |   N/A   |   N/A   | -4409.1 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    411 (411)     |
|   max_tran     |      2 (2)       |   -0.120   |     34 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 34
------------------------------------------------------------
**optDesign ... cpu = 0:54:06, real = 0:54:04, mem = 10685.7M, totSessionCpu=4:54:54 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 115
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 115

globalDetailRoute

#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeTopRoutingLayer 9
#setNanoRouteMode -routeUseAutoVia "true"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithLithoDriven true
#Start globalDetailRoute on Wed Jun  2 15:02:53 2021
#
#WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=130698)
#WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Processed 140 dirty instances, 541 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(86 insts marked dirty, reset pre-exisiting dirty flag on 89 insts, 200 nets marked need extraction)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Jun  2 15:03:01 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130692 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
# M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
# M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:02:52, elapsed time = 00:02:52, memory = 10465.62 (MB), peak = 35097.04 (MB)
#Merging special wires: starts on Wed Jun  2 15:05:53 2021 with memory = 10473.51 (MB), peak = 35097.04 (MB)
#
#Merging special wires: cpu:00:00:01, real:00:00:01, mem:10.2 GB, peak:34.3 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8875.38800 8295.91000 ) on M1 for NET mem/n_1006. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 8876.06800 8295.91000 ) on M1 for NET mem/n_2484. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8195.78800 8318.79100 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_190608. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 8891.57200 8076.49000 ) on M1 for NET mem/n_1129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9533.81600 7070.78800 ) on M1 for NET swerv/n_1823. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8890.89200 8076.49000 ) on M1 for NET mem/FE_OFN138653_n_2335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 9524.88600 7074.27700 ) on M1 for NET swerv/FE_OFN138693_n_1824. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8887.34500 8064.49000 ) on M1 for NET mem/FE_OFN138498_n_2507. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9532.24700 7075.64400 ) on M1 for NET swerv/n_1672. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8204.42800 8293.55000 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_131687. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 9523.98900 7074.31300 ) on M1 for NET swerv/FE_OCPN7976_n_1673. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9521.27800 7074.41100 ) on M1 for NET swerv/FE_OCPN7976_n_1673. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 9525.01400 7074.13500 ) on M1 for NET swerv/FE_OCPN7698_n_1823. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 9534.43500 7070.79700 ) on M1 for NET swerv/FE_OCPN7698_n_1823. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D0 at ( 8197.79400 8323.45800 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_131695. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D0 at ( 8197.93000 8322.54100 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_131695. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 8204.01600 8293.55400 ) on M1 for NET swerv/lsu/bus_intf/FE_MDBN80_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D1 at ( 8198.18400 8323.60000 ) on M1 for NET swerv/lsu/bus_intf/FE_OCPN7787_FE_MDBN86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D1 at ( 8198.32000 8322.40000 ) on M1 for NET swerv/lsu/bus_intf/FE_OCPN7787_FE_MDBN86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 10622.52800 4609.40100 ) on M1 for NET swerv/FE_OCPN140249_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#198 routed nets are extracted.
#    166 (0.13%) extracted nets are partially routed.
#77299 routed net(s) are imported.
#53201 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 130698.
#
#Start instance access analysis using 1 thread...
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#258 out of 77303(0.33%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#258 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 57.91 (MB)
#Total memory = 10537.30 (MB)
#Peak memory = 35097.04 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jun  2 15:06:01 2021
#
#Cpu time = 00:03:00
#Elapsed time = 00:03:00
#Increased memory = 309.55 (MB)
#Total memory = 10537.30 (MB)
#Peak memory = 35097.04 (MB)
#
#
#Start global routing on Wed Jun  2 15:06:01 2021
#
#
#Start global routing initialization on Wed Jun  2 15:06:01 2021
#
#Number of eco nets is 178
#
#Start global routing data preparation on Wed Jun  2 15:06:01 2021
#
#Start routing resource analysis on Wed Jun  2 15:06:01 2021
#
#Routing resource analysis is done on Wed Jun  2 15:08:17 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V      103431        2904    92948881     2.96%
#  M2             H      140737        3878    92948881     2.82%
#  M3             V      140742        3873    92948881     2.67%
#  M4             H      140669        3946    92948881     2.70%
#  M5             V      140903        3712    92948881     2.56%
#  M6             H      140891        3724    92948881     2.57%
#  IA             H       17593         484    92948881     2.68%
#  IB             V       17559         518    92948881     2.85%
#  LB             H        1438           8    92948881    85.08%
#  --------------------------------------------------------------
#  Total                 843965       2.45%   836539929    11.88%
#
#  130 nets (0.10%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Jun  2 15:08:23 2021
#
#cpu time = 00:02:22, elapsed time = 00:02:22, memory = 21257.27 (MB), peak = 35097.04 (MB)
#
#
#Global routing initialization is done on Wed Jun  2 15:08:37 2021
#
#cpu time = 00:02:36, elapsed time = 00:02:36, memory = 23219.42 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 23230.39 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 23233.86 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23233.99 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23234.05 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23255.51 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 23316.59 (MB), peak = 35097.04 (MB)
#
#start global routing iteration 7...
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 23384.48 (MB), peak = 35097.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 53201 (skipped).
#Total number of routable nets = 77497.
#Total number of nets in the design = 130698.
#
#178 routable nets have only global wires.
#77319 routable nets have only detail routed wires.
#98 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#47 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 92            6                 5              80  
#-------------------------------------------------------------------------------
#        Total                 92            6                 5              80  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                128           17                16           77352  
#-------------------------------------------------------------------------------
#        Total                128           17                16           77352  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            4(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  IA            0(0.00%)   (0.00%)
#  IB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 13433213 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695024 um.
#Total wire length on LAYER M2 = 4177475 um.
#Total wire length on LAYER M3 = 4008661 um.
#Total wire length on LAYER M4 = 1664448 um.
#Total wire length on LAYER M5 = 1152255 um.
#Total wire length on LAYER M6 = 702267 um.
#Total wire length on LAYER IA = 10674 um.
#Total wire length on LAYER IB = 22409 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878787
#Total number of multi-cut vias = 798307 ( 90.8%)
#Total number of single cut vias = 80480 (  9.2%)
#Up-Via Summary (total 878787):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45773 ( 14.9%)    261181 ( 85.1%)     306954
# M2             23805 (  7.8%)    281155 ( 92.2%)     304960
# M3              7846 (  4.8%)    154486 ( 95.2%)     162332
# M4              2416 (  3.1%)     75689 ( 96.9%)      78105
# M5               460 (  1.8%)     25395 ( 98.2%)      25855
# M6               178 ( 45.9%)       210 ( 54.1%)        388
# IA                 2 (  1.0%)       191 ( 99.0%)        193
#-----------------------------------------------------------
#                80480 (  9.2%)    798307 ( 90.8%)     878787 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:05:11
#Elapsed time = 00:05:10
#Increased memory = 12757.70 (MB)
#Total memory = 23294.99 (MB)
#Peak memory = 35097.04 (MB)
#
#Finished global routing on Wed Jun  2 15:11:11 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10718.48 (MB), peak = 35097.04 (MB)
#Start Track Assignment.
#Done with 29 horizontal wires in 76 hboxes and 23 vertical wires in 76 hboxes.
#Done with 0 horizontal wires in 76 hboxes and 6 vertical wires in 76 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 13433339 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695040 um.
#Total wire length on LAYER M2 = 4177513 um.
#Total wire length on LAYER M3 = 4008712 um.
#Total wire length on LAYER M4 = 1664460 um.
#Total wire length on LAYER M5 = 1152258 um.
#Total wire length on LAYER M6 = 702271 um.
#Total wire length on LAYER IA = 10676 um.
#Total wire length on LAYER IB = 22409 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878787
#Total number of multi-cut vias = 798307 ( 90.8%)
#Total number of single cut vias = 80480 (  9.2%)
#Up-Via Summary (total 878787):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45773 ( 14.9%)    261181 ( 85.1%)     306954
# M2             23805 (  7.8%)    281155 ( 92.2%)     304960
# M3              7846 (  4.8%)    154486 ( 95.2%)     162332
# M4              2416 (  3.1%)     75689 ( 96.9%)      78105
# M5               460 (  1.8%)     25395 ( 98.2%)      25855
# M6               178 ( 45.9%)       210 ( 54.1%)        388
# IA                 2 (  1.0%)       191 ( 99.0%)        193
#-----------------------------------------------------------
#                80480 (  9.2%)    798307 ( 90.8%)     878787 
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 11139.62 (MB), peak = 35097.04 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:08:27
#Elapsed time = 00:08:27
#Increased memory = 914.70 (MB)
#Total memory = 11142.45 (MB)
#Peak memory = 35097.04 (MB)
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#    completing 10% with 9 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 11569.04 (MB), peak = 35097.04 (MB)
#    completing 20% with 12 violations
#    cpu time = 00:00:07, elapsed time = 00:00:06, memory = 11577.20 (MB), peak = 35097.04 (MB)
#    completing 30% with 7 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 11583.45 (MB), peak = 35097.04 (MB)
#    completing 40% with 7 violations
#    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 11591.99 (MB), peak = 35097.04 (MB)
#    completing 50% with 9 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 11604.38 (MB), peak = 35097.04 (MB)
#    completing 60% with 18 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 11611.12 (MB), peak = 35097.04 (MB)
#    completing 70% with 12 violations
#    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 11611.93 (MB), peak = 35097.04 (MB)
#    completing 80% with 15 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 11618.82 (MB), peak = 35097.04 (MB)
#    completing 90% with 15 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 11624.74 (MB), peak = 35097.04 (MB)
#    completing 100% with 13 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 11632.66 (MB), peak = 35097.04 (MB)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 13
#
#    By Layer and Type :
#	          Short     Loop      Enc   EolOpp   EolExt   Totals
#	M1            2        0        5        1        1        9
#	M2            0        0        0        1        0        1
#	M3            0        2        1        0        0        3
#	Totals        2        2        6        2        1       13
#86 out of 77302 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 13
#
#    By Layer and Type :
#	          Short     Loop      Enc   EolOpp   EolExt   Totals
#	M1            2        0        5        1        1        9
#	M2            0        0        0        1        0        1
#	M3            0        2        1        0        0        3
#	Totals        2        2        6        2        1       13
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 12369.94 (MB), peak = 35097.04 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#    number of process antenna violations = 55
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 13346.05 (MB), peak = 35097.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 13433274 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695025 um.
#Total wire length on LAYER M2 = 4177509 um.
#Total wire length on LAYER M3 = 4008685 um.
#Total wire length on LAYER M4 = 1664445 um.
#Total wire length on LAYER M5 = 1152258 um.
#Total wire length on LAYER M6 = 702268 um.
#Total wire length on LAYER IA = 10673 um.
#Total wire length on LAYER IB = 22410 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878814
#Total number of multi-cut vias = 798322 ( 90.8%)
#Total number of single cut vias = 80492 (  9.2%)
#Up-Via Summary (total 878814):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
# M2             23819 (  7.8%)    281159 ( 92.2%)     304978
# M3              7859 (  4.8%)    154478 ( 95.2%)     162337
# M4              2413 (  3.1%)     75694 ( 96.9%)      78107
# M5               456 (  1.8%)     25397 ( 98.2%)      25853
# M6               179 ( 46.4%)       207 ( 53.6%)        386
# IA                 3 (  1.6%)       186 ( 98.4%)        189
#-----------------------------------------------------------
#                80492 (  9.2%)    798322 ( 90.8%)     878814 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 20.64 (MB)
#Total memory = 11163.25 (MB)
#Peak memory = 35097.04 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 11595.77 (MB), peak = 35097.04 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 13433274 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695025 um.
#Total wire length on LAYER M2 = 4177507 um.
#Total wire length on LAYER M3 = 4008654 um.
#Total wire length on LAYER M4 = 1664448 um.
#Total wire length on LAYER M5 = 1152290 um.
#Total wire length on LAYER M6 = 702268 um.
#Total wire length on LAYER IA = 10673 um.
#Total wire length on LAYER IB = 22410 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878862
#Total number of multi-cut vias = 798322 ( 90.8%)
#Total number of single cut vias = 80540 (  9.2%)
#Up-Via Summary (total 878862):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
# M2             23821 (  7.8%)    281159 ( 92.2%)     304980
# M3              7883 (  4.9%)    154478 ( 95.1%)     162361
# M4              2435 (  3.1%)     75694 ( 96.9%)      78129
# M5               456 (  1.8%)     25397 ( 98.2%)      25853
# M6               179 ( 46.4%)       207 ( 53.6%)        386
# IA                 3 (  1.6%)       186 ( 98.4%)        189
#-----------------------------------------------------------
#                80540 (  9.2%)    798322 ( 90.8%)     878862 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list1'.
#
# ** Added 1 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 1.112 microns
#    Mean (X+Y): 1.112 microns
#
# 1 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:05:31, elapsed time = 00:05:30, memory = 11927.90 (MB), peak = 35097.04 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 13433274 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695026 um.
#Total wire length on LAYER M2 = 4177506 um.
#Total wire length on LAYER M3 = 4008654 um.
#Total wire length on LAYER M4 = 1664448 um.
#Total wire length on LAYER M5 = 1152290 um.
#Total wire length on LAYER M6 = 702268 um.
#Total wire length on LAYER IA = 10673 um.
#Total wire length on LAYER IB = 22410 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878862
#Total number of multi-cut vias = 798319 ( 90.8%)
#Total number of single cut vias = 80543 (  9.2%)
#Up-Via Summary (total 878862):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
# M2             23822 (  7.8%)    281158 ( 92.2%)     304980
# M3              7884 (  4.9%)    154477 ( 95.1%)     162361
# M4              2436 (  3.1%)     75693 ( 96.9%)      78129
# M5               456 (  1.8%)     25397 ( 98.2%)      25853
# M6               179 ( 46.4%)       207 ( 53.6%)        386
# IA                 3 (  1.6%)       186 ( 98.4%)        189
#-----------------------------------------------------------
#                80543 (  9.2%)    798319 ( 90.8%)     878862 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 131
#Total wire length = 13433274 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695026 um.
#Total wire length on LAYER M2 = 4177506 um.
#Total wire length on LAYER M3 = 4008654 um.
#Total wire length on LAYER M4 = 1664448 um.
#Total wire length on LAYER M5 = 1152290 um.
#Total wire length on LAYER M6 = 702268 um.
#Total wire length on LAYER IA = 10673 um.
#Total wire length on LAYER IB = 22410 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878862
#Total number of multi-cut vias = 798319 ( 90.8%)
#Total number of single cut vias = 80543 (  9.2%)
#Up-Via Summary (total 878862):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
# M2             23822 (  7.8%)    281158 ( 92.2%)     304980
# M3              7884 (  4.9%)    154477 ( 95.1%)     162361
# M4              2436 (  3.1%)     75693 ( 96.9%)      78129
# M5               456 (  1.8%)     25397 ( 98.2%)      25853
# M6               179 ( 46.4%)       207 ( 53.6%)        386
# IA                 3 (  1.6%)       186 ( 98.4%)        189
#-----------------------------------------------------------
#                80543 (  9.2%)    798319 ( 90.8%)     878862 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jun  2 15:18:03 2021
#
#
#Start Post Route Wire Spread.
#Done with 2687 horizontal wires in 603 hboxes and 1935 vertical wires in 603 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 130
#Total wire length = 13434055 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695048 um.
#Total wire length on LAYER M2 = 4177563 um.
#Total wire length on LAYER M3 = 4008779 um.
#Total wire length on LAYER M4 = 1664687 um.
#Total wire length on LAYER M5 = 1152495 um.
#Total wire length on LAYER M6 = 702398 um.
#Total wire length on LAYER IA = 10675 um.
#Total wire length on LAYER IB = 22411 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878862
#Total number of multi-cut vias = 798319 ( 90.8%)
#Total number of single cut vias = 80543 (  9.2%)
#Up-Via Summary (total 878862):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
# M2             23822 (  7.8%)    281158 ( 92.2%)     304980
# M3              7884 (  4.9%)    154477 ( 95.1%)     162361
# M4              2436 (  3.1%)     75693 ( 96.9%)      78129
# M5               456 (  1.8%)     25397 ( 98.2%)      25853
# M6               179 ( 46.4%)       207 ( 53.6%)        386
# IA                 3 (  1.6%)       186 ( 98.4%)        189
#-----------------------------------------------------------
#                80543 (  9.2%)    798319 ( 90.8%)     878862 
#
#   number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 12170.34 (MB), peak = 35097.04 (MB)
#CELL_VIEW swerv_wrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 130
#Total wire length = 13434055 um.
#Total half perimeter of net bounding box = 13145557 um.
#Total wire length on LAYER M1 = 1695048 um.
#Total wire length on LAYER M2 = 4177563 um.
#Total wire length on LAYER M3 = 4008779 um.
#Total wire length on LAYER M4 = 1664687 um.
#Total wire length on LAYER M5 = 1152495 um.
#Total wire length on LAYER M6 = 702398 um.
#Total wire length on LAYER IA = 10675 um.
#Total wire length on LAYER IB = 22411 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 878862
#Total number of multi-cut vias = 798319 ( 90.8%)
#Total number of single cut vias = 80543 (  9.2%)
#Up-Via Summary (total 878862):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
# M2             23822 (  7.8%)    281158 ( 92.2%)     304980
# M3              7884 (  4.9%)    154477 ( 95.1%)     162361
# M4              2436 (  3.1%)     75693 ( 96.9%)      78129
# M5               456 (  1.8%)     25397 ( 98.2%)      25853
# M6               179 ( 46.4%)       207 ( 53.6%)        386
# IA                 3 (  1.6%)       186 ( 98.4%)        189
#-----------------------------------------------------------
#                80543 (  9.2%)    798319 ( 90.8%)     878862 
#
#detailRoute Statistics:
#Cpu time = 00:07:12
#Elapsed time = 00:07:12
#Increased memory = 737.73 (MB)
#Total memory = 11880.34 (MB)
#Peak memory = 35097.04 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:15:52
#Elapsed time = 00:15:50
#Increased memory = -455.89 (MB)
#Total memory = 10229.82 (MB)
#Peak memory = 35097.04 (MB)
#Number of warnings = 106
#Total number of warnings = 345
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jun  2 15:18:43 2021
#
**optDesign ... cpu = 1:09:58, real = 1:09:54, mem = 10181.1M, totSessionCpu=5:10:46 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=130698)
#WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start routing data preparation on Wed Jun  2 15:18:49 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130692 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
# M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
# M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
# IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 10482.84 (MB), peak = 35097.04 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#IA -> IA (7)
#IB -> IB (8)
#LB -> LB (9)
#SADV_On
# Corner(s) : 
#nominal_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 0.900000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
#found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10515.17 (MB), peak = 35097.04 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#IA -> IA (7)
#IB -> IB (8)
#LB -> LB (9)
#SADV_On
# Corner(s) : 
#nominal_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 0.900000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
#found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10520.36 (MB), peak = 35097.04 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Jun  2 15:18:58 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130692 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10513.96 (MB), peak = 35097.04 (MB)
#Start routing data preparation on Wed Jun  2 15:19:02 2021
#
#Found 1 nets which trigger voltage spacing rules.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.000] has 130692 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [1.000 - 1.000] has 2 nets.
#Voltage range [1.800 - 1.800] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10518.78 (MB), peak = 35097.04 (MB)
#Init Design Signature = 1303738433
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#323x323 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#363/1000 hboxes pruned.
#750/2000 hboxes pruned.
#1024/3000 hboxes pruned.
#1262/4000 hboxes pruned.
#1420/5000 hboxes pruned.
#1569/6000 hboxes pruned.
#1703/7000 hboxes pruned.
#1883/8000 hboxes pruned.
#2070/9000 hboxes pruned.
#2328/10000 hboxes pruned.
#2590/11000 hboxes pruned.
#2874/12000 hboxes pruned.
#3135/13000 hboxes pruned.
#3530/14000 hboxes pruned.
#3907/15000 hboxes pruned.
#3990/16000 hboxes pruned.
#4296/17000 hboxes pruned.
#4796/18000 hboxes pruned.
#5295/19000 hboxes pruned.
#5624/20000 hboxes pruned.
#5829/21000 hboxes pruned.
#6203/22000 hboxes pruned.
#6583/23000 hboxes pruned.
#7123/24000 hboxes pruned.
#7515/25000 hboxes pruned.
#7844/26000 hboxes pruned.
#8126/27000 hboxes pruned.
#8496/28000 hboxes pruned.
#8769/29000 hboxes pruned.
#9017/30000 hboxes pruned.
#9196/31000 hboxes pruned.
#9339/32000 hboxes pruned.
#9485/33000 hboxes pruned.
#9611/34000 hboxes pruned.
#9801/35000 hboxes pruned.
#10025/36000 hboxes pruned.
#10292/37000 hboxes pruned.
#10577/38000 hboxes pruned.
#10819/39000 hboxes pruned.
#11159/40000 hboxes pruned.
#11481/41000 hboxes pruned.
#11681/42000 hboxes pruned.
#12001/43000 hboxes pruned.
#12460/44000 hboxes pruned.
#12936/45000 hboxes pruned.
#13351/46000 hboxes pruned.
#13706/47000 hboxes pruned.
#14101/48000 hboxes pruned.
#14490/49000 hboxes pruned.
#15057/50000 hboxes pruned.
#15458/51000 hboxes pruned.
#15949/52000 hboxes pruned.
#16186/53000 hboxes pruned.
#16497/54000 hboxes pruned.
#16753/55000 hboxes pruned.
#16960/56000 hboxes pruned.
#17074/57000 hboxes pruned.
#17190/58000 hboxes pruned.
#17294/59000 hboxes pruned.
#17469/60000 hboxes pruned.
#17650/61000 hboxes pruned.
#17885/62000 hboxes pruned.
#18128/63000 hboxes pruned.
#18355/64000 hboxes pruned.
#18603/65000 hboxes pruned.
#19023/66000 hboxes pruned.
#19342/67000 hboxes pruned.
#19428/68000 hboxes pruned.
#19807/69000 hboxes pruned.
#20318/70000 hboxes pruned.
#20759/71000 hboxes pruned.
#21119/72000 hboxes pruned.
#21274/73000 hboxes pruned.
#21648/74000 hboxes pruned.
#22050/75000 hboxes pruned.
#22578/76000 hboxes pruned.
#22919/77000 hboxes pruned.
#23216/78000 hboxes pruned.
#23505/79000 hboxes pruned.
#23814/80000 hboxes pruned.
#24054/81000 hboxes pruned.
#24260/82000 hboxes pruned.
#24398/83000 hboxes pruned.
#24512/84000 hboxes pruned.
#24616/85000 hboxes pruned.
#24732/86000 hboxes pruned.
#24932/87000 hboxes pruned.
#25129/88000 hboxes pruned.
#25380/89000 hboxes pruned.
#25615/90000 hboxes pruned.
#25841/91000 hboxes pruned.
#26235/92000 hboxes pruned.
#26496/93000 hboxes pruned.
#26706/94000 hboxes pruned.
#27075/95000 hboxes pruned.
#27555/96000 hboxes pruned.
#28042/97000 hboxes pruned.
#28387/98000 hboxes pruned.
#28712/99000 hboxes pruned.
#29080/100000 hboxes pruned.
#29525/101000 hboxes pruned.
#30048/102000 hboxes pruned.
#30390/103000 hboxes pruned.
#Complete generating extraction boxes.
#Extract 73004 hboxes with single thread on machine with  Core_i7 3.60GHz 8192KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 77497 nets were built. 560450 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:37:35, elapsed time = 00:37:33 .
#   Increased memory =   445.26 (MB), total memory = 11066.80 (MB), peak memory = 35097.04 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11044.43 (MB), peak = 35097.04 (MB)
#RC Statistics: 1173806 Res, 951878 Ground Cap, 611547 XCap (Edge to Edge)
#RC V/H edge ratio: 0.91, Avg V/H Edge Length: 13490.02 (920627), Avg L-Edge Length: 5381.13 (239871)
#Start writing rcdb into /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d
#Finish writing rcdb with 1252312 nodes, 1174815 edges, and 1365398 xcaps
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 11074.32 (MB), peak = 35097.04 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 15044.578M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell swerv_wrapper has rcdb /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d specified
Cell swerv_wrapper, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:01.0 mem: 15013.578M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:38:02
#Elapsed time = 00:37:59
#Increased memory = 533.01 (MB)
#Total memory = 11016.08 (MB)
#Peak memory = 35097.04 (MB)
#
#560450 inserted nodes are removed
#Final Design Signature = -1994016962
**optDesign ... cpu = 1:48:17, real = 1:48:11, mem = 10196.9M, totSessionCpu=5:49:05 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: swerv_wrapper
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=14798.2)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
Total number of fetched objects 108098
AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=14882.2 CPU=0:00:36.9 REAL=0:00:37.0)
End delay calculation (fullDC). (MEM=14882.2 CPU=0:00:45.2 REAL=0:00:45.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14882.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 14882.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=14818.3)
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108098. 
Total number of fetched objects 108098
AAE_INFO-618: Total number of nets in the design is 130698,  25.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=15779.2 CPU=0:01:11 REAL=0:01:10)
End delay calculation (fullDC). (MEM=15779.2 CPU=0:01:11 REAL=0:01:11)
*** Done Building Timing Graph (cpu=0:02:04 real=0:02:04 totSessionCpu=5:51:09 mem=15779.2M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.561 |   N/A   |   N/A   | -56.561 |
|           TNS (ns):| -4409.3 |   N/A   |   N/A   | -4409.3 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    411 (411)     |
|   max_tran     |      1 (1)       |   -0.120   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 34
------------------------------------------------------------
**optDesign ... cpu = 1:50:35, real = 1:50:29, mem = 10828.9M, totSessionCpu=5:51:24 **
**optDesign ... cpu = 1:50:35, real = 1:50:29, mem = 10828.9M, totSessionCpu=5:51:24 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -56.561
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 1416 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:51:24.4/6:28:04.5 (0.9), mem = 14799.5M
*info: 1416 io nets excluded
*info: 2 clock nets excluded
*info: 6 special nets excluded.
*info: 1311 multi-driver nets excluded.
*info: 27543 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -56.561 TNS Slack -3865.354 Density 0.05
OptDebug: Start of Optimizer TNS Pass: default* WNS -56.561 TNS -3865.354; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.561 TNS -3865.354
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=36172.0M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS -56.561 TNS -3865.354; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.561 TNS -3865.354
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 2 constrained nets 
Layer 7 has 17 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=36172.0M) ***
*** SetupOpt [finish] : cpu/real = 0:03:18.4/0:03:18.1 (1.0), totSession cpu/real = 5:54:42.7/6:31:22.6 (0.9), mem = 22352.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 1:53:54, real = 1:53:48, mem = 15244.7M, totSessionCpu=5:54:43 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=19024.95M, totSessionCpu=5:54:44).
**optDesign ... cpu = 1:53:56, real = 1:53:49, mem = 15245.2M, totSessionCpu=5:54:44 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:53:57, real = 1:53:51, mem = 15229.0M, totSessionCpu=5:54:46 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.561 |   N/A   |   N/A   | -56.561 |
|           TNS (ns):| -4409.3 |   N/A   |   N/A   | -4409.3 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    411 (411)     |
|   max_tran     |      1 (1)       |   -0.120   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 46
------------------------------------------------------------
**optDesign ... cpu = 1:54:13, real = 1:54:07, mem = 15215.7M, totSessionCpu=5:55:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign swerv_wrapper_post_postRouting
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/02 17:04:16, mem=6362.8M)
% Begin Save ccopt configuration ... (date=06/02 17:04:16, mem=6362.8M)
% End Save ccopt configuration ... (date=06/02 17:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=6362.8M, current mem=6362.5M)
% Begin Save netlist data ... (date=06/02 17:04:16, mem=6362.5M)
Writing Binary DB to swerv_wrapper_post_postRouting.dat/swerv_wrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/02 17:04:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=6362.5M, current mem=6362.5M)
Saving congestion map file swerv_wrapper_post_postRouting.dat/swerv_wrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 17:04:20, mem=6364.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 17:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=6364.3M, current mem=6364.3M)
% Begin Save clock tree data ... (date=06/02 17:04:21, mem=6368.7M)
% End Save clock tree data ... (date=06/02 17:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=6368.7M, current mem=6368.7M)
Saving preference file swerv_wrapper_post_postRouting.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/02 17:04:21, mem=6368.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/02 17:04:21, total cpu=0:00:00.4, real=0:00:00.0, peak res=6368.9M, current mem=6368.9M)
Saving PG file swerv_wrapper_post_postRouting.dat/swerv_wrapper.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=9883.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/02 17:04:21, mem=6368.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=06/02 17:04:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=6368.9M, current mem=6368.9M)
% Begin Save routing data ... (date=06/02 17:04:22, mem=6368.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=9881.3M) ***
% End Save routing data ... (date=06/02 17:04:23, total cpu=0:00:01.1, real=0:00:01.0, peak res=6368.9M, current mem=6368.9M)
Saving property file swerv_wrapper_post_postRouting.dat/swerv_wrapper.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=9884.3M) ***
Saving preRoute extracted patterns in file 'swerv_wrapper_post_postRouting.dat/swerv_wrapper.techData.gz' ...
Saving preRoute extraction data in directory 'swerv_wrapper_post_postRouting.dat/extraction/' ...
% Begin Save power constraints data ... (date=06/02 17:04:26, mem=6367.6M)
% End Save power constraints data ... (date=06/02 17:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=6367.6M, current mem=6367.6M)
nominal_rc_corner
nominal_rc_corner
nominal_rc_corner
Generated self-contained design swerv_wrapper_post_postRouting.dat
#% End save design ... (date=06/02 17:04:27, total cpu=0:00:07.5, real=0:00:11.0, peak res=6368.9M, current mem=6367.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -cell {C12T28SOI_LR_FILLERCELL1 C12T28SOI_LR_FILLERPFOP2  C12T28SOI_LR_FILLERPFOP4 C12T28SOI_LR_FILLERPFOP8 C12T28SOI_LR_FILLERPFOP16 C12T28SOI_LR_FILLERPFOP32} -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 38702636 filler insts (cell C12T28SOI_LR_FILLERPFOP32 / prefix FILLER).
*INFO:   Added 11307 filler insts (cell C12T28SOI_LR_FILLERPFOP16 / prefix FILLER).
*INFO:   Added 13835 filler insts (cell C12T28SOI_LR_FILLERPFOP8 / prefix FILLER).
*INFO:   Added 23365 filler insts (cell C12T28SOI_LR_FILLERPFOP4 / prefix FILLER).
*INFO:   Added 18857 filler insts (cell C12T28SOI_LR_FILLERPFOP2 / prefix FILLER).
*INFO:   Added 20720 filler insts (cell C12T28SOI_LR_FILLERCELL1 / prefix FILLER).
*INFO: Total 38790720 filler insts added - prefix FILLER (CPU: 0:19:47).
For 38790720 new insts, *** Applied 4 GNC rules (cpu = 0:00:11.1)
<CMD> saveDesign swerv_wrapper_postFillers
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/02 19:25:28, mem=25152.9M)
% Begin Save ccopt configuration ... (date=06/02 19:25:31, mem=25152.9M)
% End Save ccopt configuration ... (date=06/02 19:25:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=25152.9M, current mem=25142.7M)
% Begin Save netlist data ... (date=06/02 19:25:31, mem=25142.7M)
Writing Binary DB to swerv_wrapper_postFillers.dat/swerv_wrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/02 19:25:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=25142.7M, current mem=25142.7M)
Saving congestion map file swerv_wrapper_postFillers.dat/swerv_wrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 19:25:47, mem=25163.5M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 19:25:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=25163.5M, current mem=25163.5M)
% Begin Save clock tree data ... (date=06/02 19:25:47, mem=25168.2M)
% End Save clock tree data ... (date=06/02 19:25:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=25168.2M, current mem=25168.2M)
Saving preference file swerv_wrapper_postFillers.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/02 19:25:48, mem=25168.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/02 19:25:53, total cpu=0:00:05.5, real=0:00:05.0, peak res=25168.4M, current mem=25168.4M)
Saving PG file swerv_wrapper_postFillers.dat/swerv_wrapper.pg.gz
*** Completed savePGFile (cpu=0:00:20.4 real=0:00:21.0 mem=33973.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/02 19:26:14, mem=25158.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=06/02 19:26:21, total cpu=0:00:07.3, real=0:00:07.0, peak res=25161.2M, current mem=25158.9M)
% Begin Save routing data ... (date=06/02 19:26:21, mem=25158.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=33378.6M) ***
% End Save routing data ... (date=06/02 19:26:23, total cpu=0:00:01.3, real=0:00:02.0, peak res=25158.9M, current mem=25158.9M)
Saving property file swerv_wrapper_postFillers.dat/swerv_wrapper.prop
*** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=33381.6M) ***
Saving preRoute extracted patterns in file 'swerv_wrapper_postFillers.dat/swerv_wrapper.techData.gz' ...
Saving preRoute extraction data in directory 'swerv_wrapper_postFillers.dat/extraction/' ...
% Begin Save power constraints data ... (date=06/02 19:26:46, mem=25159.2M)
% End Save power constraints data ... (date=06/02 19:26:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=25159.2M, current mem=25159.2M)
nominal_rc_corner
nominal_rc_corner
nominal_rc_corner
Generated self-contained design swerv_wrapper_postFillers.dat
#% End save design ... (date=06/02 19:26:48, total cpu=0:01:16, real=0:01:20, peak res=25187.0M, current mem=25034.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign swerv_wrapper_postFillers
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/02 19:26:48, mem=25034.4M)
% Begin Save ccopt configuration ... (date=06/02 19:26:50, mem=25034.4M)
% End Save ccopt configuration ... (date=06/02 19:26:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=25034.8M, current mem=25034.8M)
% Begin Save netlist data ... (date=06/02 19:26:50, mem=25034.8M)
Writing Binary DB to swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/02 19:26:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=25034.8M, current mem=25034.8M)
Saving congestion map file swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 19:27:06, mem=25158.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 19:27:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=25158.7M, current mem=25158.7M)
% Begin Save clock tree data ... (date=06/02 19:27:07, mem=25158.8M)
% End Save clock tree data ... (date=06/02 19:27:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=25158.8M, current mem=25158.8M)
Saving preference file swerv_wrapper_postFillers.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/02 19:27:07, mem=25158.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/02 19:27:12, total cpu=0:00:05.6, real=0:00:05.0, peak res=25159.0M, current mem=25159.0M)
Saving PG file swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.pg.gz
*** Completed savePGFile (cpu=0:00:20.4 real=0:00:21.0 mem=33381.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/02 19:27:33, mem=25158.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=06/02 19:27:40, total cpu=0:00:07.2, real=0:00:07.0, peak res=25158.0M, current mem=25158.0M)
% Begin Save routing data ... (date=06/02 19:27:40, mem=25158.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=33379.5M) ***
% End Save routing data ... (date=06/02 19:27:42, total cpu=0:00:01.2, real=0:00:02.0, peak res=25158.0M, current mem=25158.0M)
Saving property file swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.prop
*** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=33382.5M) ***
Saving preRoute extracted patterns in file 'swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.techData.gz' ...
Saving preRoute extraction data in directory 'swerv_wrapper_postFillers.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=06/02 19:28:04, mem=25158.1M)
% End Save power constraints data ... (date=06/02 19:28:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=25158.1M, current mem=25158.1M)
nominal_rc_corner
nominal_rc_corner
nominal_rc_corner
Generated self-contained design swerv_wrapper_postFillers.dat.tmp
#% End save design ... (date=06/02 19:28:07, total cpu=0:01:15, real=0:01:19, peak res=25754.9M, current mem=25029.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> selectWire 115.0080 1968.8960 14346.5920 1969.1040 2 gnd
<CMD> ecoRoute -target
#% Begin globalDetailRoute (date=06/02 19:30:31, mem=25029.6M)

globalDetailRoute -target

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeTopRoutingLayer 9
#setNanoRouteMode -routeUseAutoVia "true"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithLithoDriven true
#Start globalDetailRoute on Wed Jun  2 19:30:31 2021
#
#WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
