
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EZEKIEL
Date:        Tue Jan 02 13:40:14 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro fsm_tri_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "fsm_tri_syn.tcl"
New HDL Analyst: enabled
log file: "C:\EDA\fsm_tri\synthesis\fsm_tri.srr"
Running: synthesis in foreground

Running fsm_tri_syn|synthesis

Running: compile (Compile) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:18 2024

Running: compile_flow (Compile Process) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:18 2024

Running: compiler (Compile Input) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:18 2024
Copied C:\EDA\fsm_tri\synthesis\synwork\fsm_tri_comp.srs to C:\EDA\fsm_tri\synthesis\fsm_tri.srs

compiler completed
# Tue Jan 02 13:40:23 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:23 2024

multi_srs_gen completed
# Tue Jan 02 13:40:23 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\EDA\fsm_tri\synthesis\synwork\fsm_tri_mult.srs to C:\EDA\fsm_tri\synthesis\fsm_tri.srs
Complete: Compile Process on fsm_tri_syn|synthesis

Running: premap (Pre-mapping) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:23 2024

premap completed with warnings
# Tue Jan 02 13:40:25 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on fsm_tri_syn|synthesis

Running: map (Map) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:25 2024

Running: fpga_mapper (Map & Optimize) on fsm_tri_syn|synthesis
# Tue Jan 02 13:40:25 2024
Copied C:\EDA\fsm_tri\synthesis\synwork\fsm_tri_m.srm to C:\EDA\fsm_tri\synthesis\fsm_tri.srm

fpga_mapper completed with warnings
# Tue Jan 02 13:40:25 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on fsm_tri_syn|synthesis
Complete: Logic Synthesis on fsm_tri_syn|synthesis
Note: Opening local project RTL file 'C:\EDA\fsm_tri\synthesis\fsm_tri.srs'
exit status=0
License checkin: synplifypro_actel
