{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1574399732596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pc_aes EP3C40F780I7 " "Selected device EP3C40F780I7 for design \"pc_aes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574399732605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574399732692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574399732693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574399732693 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574399732829 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574399732846 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780C7 " "Device EP3C120F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574399733319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574399733319 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574399733329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574399733329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574399733329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574399733329 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574399733329 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574399733329 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574399733334 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0 " "Pin R0 not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { R0 } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 11 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1 " "Pin R1 not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { R1 } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 12 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2 " "Pin R2 not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { R2 } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 13 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3 " "Pin R3 not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { R3 } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 14 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4 " "Pin R4 not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { R4 } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 15 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5 " "Pin R5 not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { R5 } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 16 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { R5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rchave " "Pin Rchave not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { Rchave } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 17 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Rchave } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lr " "Pin Lr not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { Lr } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 18 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMux " "Pin selMux not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { selMux } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 19 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { selMux } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 8 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { reset } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 10 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Pin input\[3\] not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { input[3] } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 9 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Pin input\[1\] not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { input[1] } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 9 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Pin input\[2\] not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { input[2] } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 9 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Pin input\[0\] not assigned to an exact location on the device" {  } { { "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/marina/altera/13.1/quartus/linux/pin_planner.ppl" { input[0] } } } { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 9 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 4 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574399735533 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1574399735533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pc_aes.sdc " "Synopsys Design Constraints File file not found: 'pc_aes.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574399735791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574399735792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574399735795 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574399735795 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574399735796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574399735828 ""}  } { { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 8 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574399735828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574399735828 ""}  } { { "pc_aes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/pc_aes/pc_aes.vhd" 10 0 0 } } { "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/marina/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574399735828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574399736026 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574399736026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574399736027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574399736028 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574399736028 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574399736029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574399736029 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574399736029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574399736226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574399736227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574399736227 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 4 9 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 4 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574399736230 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574399736230 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574399736230 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 55 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 67 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574399736234 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1574399736234 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574399736234 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574399736282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574399738694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574399738830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574399738843 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574399739856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574399739856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574399740231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/marina/Documentos/projeto_aes/pc_aes/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574399741845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574399741845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574399742591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574399742591 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574399742591 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574399742606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574399742658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574399743155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574399743194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574399743666 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574399744149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/marina/Documentos/projeto_aes/pc_aes/output_files/pc_aes.fit.smsg " "Generated suppressed messages file /home/marina/Documentos/projeto_aes/pc_aes/output_files/pc_aes.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574399746210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574399746545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 02:15:46 2019 " "Processing ended: Fri Nov 22 02:15:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574399746545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574399746545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574399746545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574399746545 ""}
