Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May  4 01:23:58 2019
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BIKE_1_top_timing_summary_routed.rpt -pb BIKE_1_top_timing_summary_routed.pb -rpx BIKE_1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BIKE_1_top
| Device       : xa7a75t-csg324
| Speed File   : -1I  PRODUCTION 1.15 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                 2279        0.043        0.000                      0                 2279        2.145        0.000                       0                  1186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.190        0.000                      0                 2279        0.043        0.000                      0                 2279        2.145        0.000                       0                  1186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 h1_ctrl/psbram_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1_ctrl/entry_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.128ns (39.029%)  route 3.324ns (60.971%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 10.729 - 6.250 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.799     4.859    h1_ctrl/clk_IBUF_BUFG
    SLICE_X67Y13         FDRE                                         r  h1_ctrl/psbram_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.456     5.315 r  h1_ctrl/psbram_11/Q
                         net (fo=2, routed)           0.978     6.293    h1_ctrl/doutb[2]
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.417 r  h1_ctrl/done4_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    h1_ctrl/done4_carry_i_4__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.949 r  h1_ctrl/done4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    h1_ctrl/done4_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 f  h1_ctrl/done4_carry__0/CO[0]
                         net (fo=1, routed)           0.862     8.082    h1_ctrl/done4
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.373     8.455 f  h1_ctrl/h_chk_done[0]_i_3__0/O
                         net (fo=9, routed)           0.494     8.950    h1_ctrl/h_chk_done[0]_i_3__0_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.074 f  h1_ctrl/h_addra[5]_i_2__0/O
                         net (fo=26, routed)          0.395     9.468    h1_ctrl/h_addra[5]_i_2__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.592 f  h1_ctrl/h_douta[13]_i_1__0/O
                         net (fo=1, routed)           0.264     9.857    h1_ctrl/h_douta[13]_i_1__0_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.981 r  h1_ctrl/entry_num[6]_i_1__0/O
                         net (fo=5, routed)           0.330    10.311    h1_ctrl/entry_num[6]_i_1__0_n_0
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.663    10.729    h1_ctrl/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[0]/C
                         clock pessimism              0.331    11.061    
                         clock uncertainty           -0.035    11.025    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    10.501    h1_ctrl/entry_num_reg[0]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 h1_ctrl/psbram_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1_ctrl/entry_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.128ns (39.029%)  route 3.324ns (60.971%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 10.729 - 6.250 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.799     4.859    h1_ctrl/clk_IBUF_BUFG
    SLICE_X67Y13         FDRE                                         r  h1_ctrl/psbram_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.456     5.315 r  h1_ctrl/psbram_11/Q
                         net (fo=2, routed)           0.978     6.293    h1_ctrl/doutb[2]
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.417 r  h1_ctrl/done4_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    h1_ctrl/done4_carry_i_4__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.949 r  h1_ctrl/done4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    h1_ctrl/done4_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 f  h1_ctrl/done4_carry__0/CO[0]
                         net (fo=1, routed)           0.862     8.082    h1_ctrl/done4
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.373     8.455 f  h1_ctrl/h_chk_done[0]_i_3__0/O
                         net (fo=9, routed)           0.494     8.950    h1_ctrl/h_chk_done[0]_i_3__0_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.074 f  h1_ctrl/h_addra[5]_i_2__0/O
                         net (fo=26, routed)          0.395     9.468    h1_ctrl/h_addra[5]_i_2__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.592 f  h1_ctrl/h_douta[13]_i_1__0/O
                         net (fo=1, routed)           0.264     9.857    h1_ctrl/h_douta[13]_i_1__0_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.981 r  h1_ctrl/entry_num[6]_i_1__0/O
                         net (fo=5, routed)           0.330    10.311    h1_ctrl/entry_num[6]_i_1__0_n_0
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.663    10.729    h1_ctrl/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[1]/C
                         clock pessimism              0.331    11.061    
                         clock uncertainty           -0.035    11.025    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    10.501    h1_ctrl/entry_num_reg[1]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 h1_ctrl/psbram_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1_ctrl/entry_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.128ns (39.029%)  route 3.324ns (60.971%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 10.729 - 6.250 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.799     4.859    h1_ctrl/clk_IBUF_BUFG
    SLICE_X67Y13         FDRE                                         r  h1_ctrl/psbram_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.456     5.315 r  h1_ctrl/psbram_11/Q
                         net (fo=2, routed)           0.978     6.293    h1_ctrl/doutb[2]
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.417 r  h1_ctrl/done4_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    h1_ctrl/done4_carry_i_4__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.949 r  h1_ctrl/done4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    h1_ctrl/done4_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 f  h1_ctrl/done4_carry__0/CO[0]
                         net (fo=1, routed)           0.862     8.082    h1_ctrl/done4
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.373     8.455 f  h1_ctrl/h_chk_done[0]_i_3__0/O
                         net (fo=9, routed)           0.494     8.950    h1_ctrl/h_chk_done[0]_i_3__0_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.074 f  h1_ctrl/h_addra[5]_i_2__0/O
                         net (fo=26, routed)          0.395     9.468    h1_ctrl/h_addra[5]_i_2__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.592 f  h1_ctrl/h_douta[13]_i_1__0/O
                         net (fo=1, routed)           0.264     9.857    h1_ctrl/h_douta[13]_i_1__0_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.981 r  h1_ctrl/entry_num[6]_i_1__0/O
                         net (fo=5, routed)           0.330    10.311    h1_ctrl/entry_num[6]_i_1__0_n_0
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.663    10.729    h1_ctrl/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[4]/C
                         clock pessimism              0.331    11.061    
                         clock uncertainty           -0.035    11.025    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    10.501    h1_ctrl/entry_num_reg[4]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 h1_ctrl/psbram_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1_ctrl/entry_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.128ns (39.029%)  route 3.324ns (60.971%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 10.729 - 6.250 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.799     4.859    h1_ctrl/clk_IBUF_BUFG
    SLICE_X67Y13         FDRE                                         r  h1_ctrl/psbram_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.456     5.315 r  h1_ctrl/psbram_11/Q
                         net (fo=2, routed)           0.978     6.293    h1_ctrl/doutb[2]
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.417 r  h1_ctrl/done4_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    h1_ctrl/done4_carry_i_4__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.949 r  h1_ctrl/done4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    h1_ctrl/done4_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 f  h1_ctrl/done4_carry__0/CO[0]
                         net (fo=1, routed)           0.862     8.082    h1_ctrl/done4
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.373     8.455 f  h1_ctrl/h_chk_done[0]_i_3__0/O
                         net (fo=9, routed)           0.494     8.950    h1_ctrl/h_chk_done[0]_i_3__0_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.074 f  h1_ctrl/h_addra[5]_i_2__0/O
                         net (fo=26, routed)          0.395     9.468    h1_ctrl/h_addra[5]_i_2__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.592 f  h1_ctrl/h_douta[13]_i_1__0/O
                         net (fo=1, routed)           0.264     9.857    h1_ctrl/h_douta[13]_i_1__0_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.981 r  h1_ctrl/entry_num[6]_i_1__0/O
                         net (fo=5, routed)           0.330    10.311    h1_ctrl/entry_num[6]_i_1__0_n_0
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.663    10.729    h1_ctrl/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[5]/C
                         clock pessimism              0.331    11.061    
                         clock uncertainty           -0.035    11.025    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    10.501    h1_ctrl/entry_num_reg[5]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 h1_ctrl/psbram_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1_ctrl/entry_num_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.128ns (39.029%)  route 3.324ns (60.971%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 10.729 - 6.250 ) 
    Source Clock Delay      (SCD):    4.859ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.799     4.859    h1_ctrl/clk_IBUF_BUFG
    SLICE_X67Y13         FDRE                                         r  h1_ctrl/psbram_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y13         FDRE (Prop_fdre_C_Q)         0.456     5.315 r  h1_ctrl/psbram_11/Q
                         net (fo=2, routed)           0.978     6.293    h1_ctrl/doutb[2]
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124     6.417 r  h1_ctrl/done4_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.417    h1_ctrl/done4_carry_i_4__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.949 r  h1_ctrl/done4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    h1_ctrl/done4_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 f  h1_ctrl/done4_carry__0/CO[0]
                         net (fo=1, routed)           0.862     8.082    h1_ctrl/done4
    SLICE_X61Y16         LUT5 (Prop_lut5_I1_O)        0.373     8.455 f  h1_ctrl/h_chk_done[0]_i_3__0/O
                         net (fo=9, routed)           0.494     8.950    h1_ctrl/h_chk_done[0]_i_3__0_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.074 f  h1_ctrl/h_addra[5]_i_2__0/O
                         net (fo=26, routed)          0.395     9.468    h1_ctrl/h_addra[5]_i_2__0_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.592 f  h1_ctrl/h_douta[13]_i_1__0/O
                         net (fo=1, routed)           0.264     9.857    h1_ctrl/h_douta[13]_i_1__0_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.981 r  h1_ctrl/entry_num[6]_i_1__0/O
                         net (fo=5, routed)           0.330    10.311    h1_ctrl/entry_num[6]_i_1__0_n_0
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.663    10.729    h1_ctrl/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  h1_ctrl/entry_num_reg[6]/C
                         clock pessimism              0.331    11.061    
                         clock uncertainty           -0.035    11.025    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    10.501    h1_ctrl/entry_num_reg[6]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 mul1_ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mul1_ctrl/rotate_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.014ns (17.921%)  route 4.644ns (82.079%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 10.726 - 6.250 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.785     4.845    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  mul1_ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518     5.363 f  mul1_ctrl/cnt_reg[1]/Q
                         net (fo=45, routed)          1.033     6.395    mul1_ctrl/cnt_reg_n_0_[1]
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.519 f  mul1_ctrl/rotate[127]_i_11__0/O
                         net (fo=88, routed)          0.886     7.405    mul1_ctrl/rotate[127]_i_11__0_n_0
    SLICE_X52Y23         LUT3 (Prop_lut3_I1_O)        0.124     7.529 r  mul1_ctrl/rotate[127]_i_5__0/O
                         net (fo=69, routed)          0.788     8.316    mul1_ctrl/rotate[127]_i_5__0_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.440 r  mul1_ctrl/rotate[127]_i_3__0/O
                         net (fo=2, routed)           1.102     9.542    mul1_ctrl/rotate[127]_i_3__0_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.666 r  mul1_ctrl/rotate[12]_i_1__0/O
                         net (fo=13, routed)          0.836    10.503    mul1_ctrl/rotate[12]_i_1__0_n_0
    SLICE_X61Y19         FDRE                                         r  mul1_ctrl/rotate_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.660    10.726    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  mul1_ctrl/rotate_reg[6]/C
                         clock pessimism              0.259    10.986    
                         clock uncertainty           -0.035    10.950    
    SLICE_X61Y19         FDRE (Setup_fdre_C_CE)      -0.205    10.745    mul1_ctrl/rotate_reg[6]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_doutb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.066ns (37.504%)  route 3.443ns (62.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 10.826 - 6.250 ) 
    Source Clock Delay      (SCD):    4.947ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.887     4.947    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X6Y17          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     5.465 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=3, routed)           1.158     6.623    h0_ctrl/dout[2]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  h0_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.747    h0_ctrl/i__carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.279 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.279    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.550 r  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.706     8.256    h0_ctrl/done60_out
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.373     8.629 r  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.452     9.080    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.124     9.204 f  h0_ctrl/h_addrb[6]_i_2__0/O
                         net (fo=7, routed)           0.338     9.542    h0_ctrl/h_addrb[6]_i_2__0_n_0
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.124     9.666 r  h0_ctrl/h_doutb[13]_i_1/O
                         net (fo=10, routed)          0.789    10.455    h0_ctrl/h_doutb[13]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  h0_ctrl/h_doutb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.760    10.826    h0_ctrl/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  h0_ctrl/h_doutb_reg[10]/C
                         clock pessimism              0.347    11.174    
                         clock uncertainty           -0.035    11.138    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    10.709    h0_ctrl/h_doutb_reg[10]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_doutb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.066ns (37.504%)  route 3.443ns (62.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 10.826 - 6.250 ) 
    Source Clock Delay      (SCD):    4.947ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.887     4.947    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X6Y17          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     5.465 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=3, routed)           1.158     6.623    h0_ctrl/dout[2]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  h0_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.747    h0_ctrl/i__carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.279 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.279    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.550 r  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.706     8.256    h0_ctrl/done60_out
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.373     8.629 r  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.452     9.080    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.124     9.204 f  h0_ctrl/h_addrb[6]_i_2__0/O
                         net (fo=7, routed)           0.338     9.542    h0_ctrl/h_addrb[6]_i_2__0_n_0
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.124     9.666 r  h0_ctrl/h_doutb[13]_i_1/O
                         net (fo=10, routed)          0.789    10.455    h0_ctrl/h_doutb[13]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  h0_ctrl/h_doutb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.760    10.826    h0_ctrl/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  h0_ctrl/h_doutb_reg[11]/C
                         clock pessimism              0.347    11.174    
                         clock uncertainty           -0.035    11.138    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    10.709    h0_ctrl/h_doutb_reg[11]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_doutb_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.066ns (37.504%)  route 3.443ns (62.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 10.826 - 6.250 ) 
    Source Clock Delay      (SCD):    4.947ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.887     4.947    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X6Y17          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     5.465 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=3, routed)           1.158     6.623    h0_ctrl/dout[2]
    SLICE_X7Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  h0_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.747    h0_ctrl/i__carry_i_4_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.279 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.279    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.550 r  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.706     8.256    h0_ctrl/done60_out
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.373     8.629 r  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.452     9.080    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.124     9.204 f  h0_ctrl/h_addrb[6]_i_2__0/O
                         net (fo=7, routed)           0.338     9.542    h0_ctrl/h_addrb[6]_i_2__0_n_0
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.124     9.666 r  h0_ctrl/h_doutb[13]_i_1/O
                         net (fo=10, routed)          0.789    10.455    h0_ctrl/h_doutb[13]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  h0_ctrl/h_doutb_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.760    10.826    h0_ctrl/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  h0_ctrl/h_doutb_reg[12]/C
                         clock pessimism              0.347    11.174    
                         clock uncertainty           -0.035    11.138    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    10.709    h0_ctrl/h_doutb_reg[12]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 mul1_ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mul1_ctrl/rotate_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.014ns (18.039%)  route 4.607ns (81.961%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 10.732 - 6.250 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.785     4.845    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  mul1_ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518     5.363 f  mul1_ctrl/cnt_reg[1]/Q
                         net (fo=45, routed)          1.033     6.395    mul1_ctrl/cnt_reg_n_0_[1]
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.519 f  mul1_ctrl/rotate[127]_i_11__0/O
                         net (fo=88, routed)          0.886     7.405    mul1_ctrl/rotate[127]_i_11__0_n_0
    SLICE_X52Y23         LUT3 (Prop_lut3_I1_O)        0.124     7.529 r  mul1_ctrl/rotate[127]_i_5__0/O
                         net (fo=69, routed)          0.788     8.316    mul1_ctrl/rotate[127]_i_5__0_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.440 r  mul1_ctrl/rotate[127]_i_3__0/O
                         net (fo=2, routed)           1.009     9.450    mul1_ctrl/rotate[127]_i_3__0_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     9.574 r  mul1_ctrl/rotate[127]_i_1__0/O
                         net (fo=87, routed)          0.892    10.466    mul1_ctrl/rotate[127]_i_1__0_n_0
    SLICE_X68Y17         FDRE                                         r  mul1_ctrl/rotate_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    N15                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.064 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.975    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.066 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.666    10.732    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X68Y17         FDRE                                         r  mul1_ctrl/rotate_reg[34]/C
                         clock pessimism              0.259    10.992    
                         clock uncertainty           -0.035    10.956    
    SLICE_X68Y17         FDRE (Setup_fdre_C_CE)      -0.205    10.751    mul1_ctrl/rotate_reg[34]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 h1_dinb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.321%)  route 0.234ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.628     1.471    clk_IBUF_BUFG
    SLICE_X69Y15         FDRE                                         r  h1_dinb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  h1_dinb_reg[4]/Q
                         net (fo=1, routed)           0.234     1.833    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB18_X1Y6          RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.942     2.031    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y6          RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484     1.547    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.790    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 g_dina_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.350%)  route 0.233ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.630     1.473    clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  g_dina_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  g_dina_reg[56]/Q
                         net (fo=2, routed)           0.233     1.870    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[20]
    RAMB36_X0Y5          RAMB36E1                                     r  g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.944     2.033    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.528    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     1.824    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 g_dina_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.514%)  route 0.241ns (59.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.630     1.473    clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  g_dina_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  g_dina_reg[47]/Q
                         net (fo=2, routed)           0.241     1.878    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[11]
    RAMB36_X0Y5          RAMB36E1                                     r  g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.944     2.033    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.528    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.824    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 f0_dina_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.290%)  route 0.296ns (67.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.635     1.478    clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  f0_dina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  f0_dina_reg[1]/Q
                         net (fo=1, routed)           0.296     1.915    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.556    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.852    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 h1_dinb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.585%)  route 0.253ns (66.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.628     1.471    clk_IBUF_BUFG
    SLICE_X69Y15         FDRE                                         r  h1_dinb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  h1_dinb_reg[10]/Q
                         net (fo=1, routed)           0.253     1.852    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB18_X1Y6          RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.942     2.031    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X1Y6          RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484     1.547    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.242     1.789    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 h0_dinb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.043%)  route 0.241ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.635     1.478    clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  h0_dinb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  h0_dinb_reg[7]/Q
                         net (fo=1, routed)           0.241     1.867    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB18_X0Y6          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.949     2.038    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y6          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484     1.554    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.797    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 f0_dina_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.601%)  route 0.226ns (60.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.636     1.479    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  f0_dina_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.148     1.627 r  f0_dina_reg[10]/Q
                         net (fo=1, routed)           0.226     1.853    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.535    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.778    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 f1_dina_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.623%)  route 0.226ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.630     1.473    clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  f1_dina_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  f1_dina_reg[32]/Q
                         net (fo=1, routed)           0.226     1.846    f1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[32]
    RAMB36_X1Y2          RAMB36E1                                     r  f1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.944     2.033    f1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  f1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.528    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.243     1.771    f1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 f0_dina_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.576%)  route 0.261ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.663     1.506    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  f0_dina_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  f0_dina_reg[14]/Q
                         net (fo=1, routed)           0.261     1.931    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.556    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.852    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 g_dina_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.166%)  route 0.311ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.629     1.472    clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  g_dina_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  g_dina_reg[25]/Q
                         net (fo=2, routed)           0.311     1.924    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB36_X0Y4          RAMB36E1                                     r  g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.941     2.030    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.546    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.842    g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X1Y6   h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X1Y6   h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y5   g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y5   g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y4   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y4   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y5   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y5   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y2   f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y2   f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y28  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[11].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[12].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[13].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[14].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[15].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X12Y28  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X12Y28  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[17].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X12Y28  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[18].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y20   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[9].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[11].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[12].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[13].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[14].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X14Y29  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[15].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X62Y17  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X62Y17  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[17].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X62Y17  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[18].gv4.srl16/CLK



