// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fast_accel_xFfast7x7_0_1080_1440_0_1_1_1_1_1443_7_49_3_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data1_dout,
        imgInput_data1_num_data_valid,
        imgInput_data1_fifo_cap,
        imgInput_data1_empty_n,
        imgInput_data1_read,
        p_dst_data1_din,
        p_dst_data1_num_data_valid,
        p_dst_data1_fifo_cap,
        p_dst_data1_full_n,
        p_dst_data1_write,
        op2_assign,
        buf_V_8_address0,
        buf_V_8_ce0,
        buf_V_8_q0,
        buf_V_8_address1,
        buf_V_8_ce1,
        buf_V_8_we1,
        buf_V_8_d1,
        buf_V_address0,
        buf_V_ce0,
        buf_V_q0,
        buf_V_address1,
        buf_V_ce1,
        buf_V_we1,
        buf_V_d1,
        buf_V_3_address0,
        buf_V_3_ce0,
        buf_V_3_q0,
        buf_V_3_address1,
        buf_V_3_ce1,
        buf_V_3_we1,
        buf_V_3_d1,
        buf_V_4_address0,
        buf_V_4_ce0,
        buf_V_4_q0,
        buf_V_4_address1,
        buf_V_4_ce1,
        buf_V_4_we1,
        buf_V_4_d1,
        buf_V_5_address0,
        buf_V_5_ce0,
        buf_V_5_q0,
        buf_V_5_address1,
        buf_V_5_ce1,
        buf_V_5_we1,
        buf_V_5_d1,
        buf_V_6_address0,
        buf_V_6_ce0,
        buf_V_6_q0,
        buf_V_6_address1,
        buf_V_6_ce1,
        buf_V_6_we1,
        buf_V_6_d1,
        buf_V_7_address0,
        buf_V_7_ce0,
        buf_V_7_q0,
        buf_V_7_address1,
        buf_V_7_ce1,
        buf_V_7_we1,
        buf_V_7_d1,
        row_ind_V_24,
        row_ind_V_25,
        row_ind_V_26,
        row_ind_V_27,
        row_ind_V_28,
        row_ind_V_29,
        row_ind_V_30,
        sub_i273_i_cast,
        row_ind_V_24_cast,
        spec_select484,
        row_ind_V_25_cast,
        spec_select488,
        row_ind_V_26_cast,
        spec_select492,
        row_ind_V_27_cast,
        spec_select496,
        row_ind_V_28_cast,
        spec_select500,
        row_ind_V_29_cast,
        spec_select504,
        row_ind_V_30_cast,
        spec_select508,
        cmp_i_i73_i_not,
        p_threshold_cast,
        b0,
        p_threshold,
        xor_ln435_1,
        img_width,
        cmp_i_i49_i,
        cmp_i_i381_i,
        p_0_0_01084242_out_i,
        p_0_0_01084242_out_o,
        p_0_0_01084242_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] imgInput_data1_dout;
input  [1:0] imgInput_data1_num_data_valid;
input  [1:0] imgInput_data1_fifo_cap;
input   imgInput_data1_empty_n;
output   imgInput_data1_read;
output  [7:0] p_dst_data1_din;
input  [1:0] p_dst_data1_num_data_valid;
input  [1:0] p_dst_data1_fifo_cap;
input   p_dst_data1_full_n;
output   p_dst_data1_write;
input  [13:0] op2_assign;
output  [10:0] buf_V_8_address0;
output   buf_V_8_ce0;
input  [7:0] buf_V_8_q0;
output  [10:0] buf_V_8_address1;
output   buf_V_8_ce1;
output   buf_V_8_we1;
output  [7:0] buf_V_8_d1;
output  [10:0] buf_V_address0;
output   buf_V_ce0;
input  [7:0] buf_V_q0;
output  [10:0] buf_V_address1;
output   buf_V_ce1;
output   buf_V_we1;
output  [7:0] buf_V_d1;
output  [10:0] buf_V_3_address0;
output   buf_V_3_ce0;
input  [7:0] buf_V_3_q0;
output  [10:0] buf_V_3_address1;
output   buf_V_3_ce1;
output   buf_V_3_we1;
output  [7:0] buf_V_3_d1;
output  [10:0] buf_V_4_address0;
output   buf_V_4_ce0;
input  [7:0] buf_V_4_q0;
output  [10:0] buf_V_4_address1;
output   buf_V_4_ce1;
output   buf_V_4_we1;
output  [7:0] buf_V_4_d1;
output  [10:0] buf_V_5_address0;
output   buf_V_5_ce0;
input  [7:0] buf_V_5_q0;
output  [10:0] buf_V_5_address1;
output   buf_V_5_ce1;
output   buf_V_5_we1;
output  [7:0] buf_V_5_d1;
output  [10:0] buf_V_6_address0;
output   buf_V_6_ce0;
input  [7:0] buf_V_6_q0;
output  [10:0] buf_V_6_address1;
output   buf_V_6_ce1;
output   buf_V_6_we1;
output  [7:0] buf_V_6_d1;
output  [10:0] buf_V_7_address0;
output   buf_V_7_ce0;
input  [7:0] buf_V_7_q0;
output  [10:0] buf_V_7_address1;
output   buf_V_7_ce1;
output   buf_V_7_we1;
output  [7:0] buf_V_7_d1;
input  [12:0] row_ind_V_24;
input  [12:0] row_ind_V_25;
input  [12:0] row_ind_V_26;
input  [12:0] row_ind_V_27;
input  [12:0] row_ind_V_28;
input  [12:0] row_ind_V_29;
input  [12:0] row_ind_V_30;
input  [2:0] sub_i273_i_cast;
input  [2:0] row_ind_V_24_cast;
input  [0:0] spec_select484;
input  [2:0] row_ind_V_25_cast;
input  [0:0] spec_select488;
input  [2:0] row_ind_V_26_cast;
input  [0:0] spec_select492;
input  [2:0] row_ind_V_27_cast;
input  [0:0] spec_select496;
input  [2:0] row_ind_V_28_cast;
input  [0:0] spec_select500;
input  [2:0] row_ind_V_29_cast;
input  [0:0] spec_select504;
input  [2:0] row_ind_V_30_cast;
input  [0:0] spec_select508;
input  [0:0] cmp_i_i73_i_not;
input  [7:0] p_threshold_cast;
input  [8:0] b0;
input  [7:0] p_threshold;
input  [0:0] xor_ln435_1;
input  [15:0] img_width;
input  [0:0] cmp_i_i49_i;
input  [0:0] cmp_i_i381_i;
input  [7:0] p_0_0_01084242_out_i;
output  [7:0] p_0_0_01084242_out_o;
output   p_0_0_01084242_out_o_ap_vld;

reg ap_idle;
reg imgInput_data1_read;
reg p_dst_data1_write;
reg buf_V_8_ce0;
reg buf_V_8_ce1;
reg buf_V_8_we1;
reg buf_V_ce0;
reg buf_V_ce1;
reg buf_V_we1;
reg buf_V_3_ce0;
reg buf_V_3_ce1;
reg buf_V_3_we1;
reg buf_V_4_ce0;
reg buf_V_4_ce1;
reg buf_V_4_we1;
reg buf_V_5_ce0;
reg buf_V_5_ce1;
reg buf_V_5_we1;
reg buf_V_6_ce0;
reg buf_V_6_ce1;
reg buf_V_6_we1;
reg buf_V_7_ce0;
reg buf_V_7_ce1;
reg buf_V_7_we1;
reg[7:0] p_0_0_01084242_out_o;
reg p_0_0_01084242_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] and_ln281_reg_5283;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg   [0:0] icmp_ln1031_2_reg_5293;
reg   [0:0] icmp_ln1031_2_reg_5293_pp0_iter6_reg;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_921_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgInput_data1_blk_n;
wire    ap_block_pp0_stage0;
reg    p_dst_data1_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] row_ind_V_30_cast_read_reg_5134;
wire   [8:0] p_threshold_cast_cast_fu_721_p1;
reg   [8:0] p_threshold_cast_cast_reg_5239;
reg   [12:0] col_V_reg_5260;
reg   [12:0] col_V_reg_5260_pp0_iter1_reg;
wire   [0:0] icmp_ln1027_2_fu_933_p2;
reg   [0:0] icmp_ln1027_2_reg_5272;
reg   [0:0] icmp_ln1027_2_reg_5272_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_2_reg_5272_pp0_iter2_reg;
wire   [0:0] and_ln281_fu_939_p2;
reg   [0:0] and_ln281_reg_5283_pp0_iter1_reg;
wire   [0:0] icmp_ln1031_1_fu_945_p2;
reg   [0:0] icmp_ln1031_1_reg_5288;
reg   [0:0] icmp_ln1031_1_reg_5288_pp0_iter1_reg;
reg   [0:0] icmp_ln1031_1_reg_5288_pp0_iter2_reg;
reg   [0:0] icmp_ln1031_1_reg_5288_pp0_iter3_reg;
reg   [0:0] icmp_ln1031_1_reg_5288_pp0_iter4_reg;
reg   [0:0] icmp_ln1031_1_reg_5288_pp0_iter5_reg;
reg   [0:0] icmp_ln1031_1_reg_5288_pp0_iter6_reg;
wire   [0:0] icmp_ln1031_2_fu_951_p2;
reg   [0:0] icmp_ln1031_2_reg_5293_pp0_iter1_reg;
reg   [0:0] icmp_ln1031_2_reg_5293_pp0_iter2_reg;
reg   [0:0] icmp_ln1031_2_reg_5293_pp0_iter3_reg;
reg   [0:0] icmp_ln1031_2_reg_5293_pp0_iter4_reg;
reg   [0:0] icmp_ln1031_2_reg_5293_pp0_iter5_reg;
wire   [0:0] and_ln435_fu_987_p2;
reg   [0:0] and_ln435_reg_5332;
reg   [0:0] and_ln435_reg_5332_pp0_iter3_reg;
reg   [0:0] and_ln435_reg_5332_pp0_iter4_reg;
reg   [0:0] and_ln435_reg_5332_pp0_iter5_reg;
reg   [0:0] and_ln435_reg_5332_pp0_iter6_reg;
wire   [0:0] cmp_i_i_i_fu_992_p2;
reg   [0:0] cmp_i_i_i_reg_5338;
reg   [0:0] cmp_i_i_i_reg_5338_pp0_iter3_reg;
wire   [7:0] src_buf_V_61_fu_1291_p3;
reg   [7:0] src_buf_V_61_reg_5371;
wire   [7:0] src_buf_V_62_fu_1298_p3;
reg   [7:0] src_buf_V_62_reg_5376;
wire   [8:0] zext_ln1496_fu_1312_p1;
reg   [8:0] zext_ln1496_reg_5381;
wire   [8:0] ret_V_fu_1320_p2;
reg   [8:0] ret_V_reg_5388;
wire   [8:0] ret_V_1_fu_1330_p2;
reg   [8:0] ret_V_1_reg_5398;
reg   [8:0] ret_V_1_reg_5398_pp0_iter4_reg;
wire   [8:0] ret_V_2_fu_1340_p2;
reg   [8:0] ret_V_2_reg_5406;
wire   [8:0] ret_V_3_fu_1350_p2;
reg   [8:0] ret_V_3_reg_5414;
reg   [8:0] ret_V_3_reg_5414_pp0_iter4_reg;
wire   [8:0] ret_V_4_fu_1360_p2;
reg   [8:0] ret_V_4_reg_5422;
wire   [8:0] ret_V_5_fu_1370_p2;
reg   [8:0] ret_V_5_reg_5430;
reg   [8:0] ret_V_5_reg_5430_pp0_iter4_reg;
reg   [8:0] ret_V_5_reg_5430_pp0_iter5_reg;
wire   [8:0] ret_V_6_fu_1380_p2;
reg   [8:0] ret_V_6_reg_5438;
reg   [8:0] ret_V_6_reg_5438_pp0_iter4_reg;
wire   [8:0] ret_V_7_fu_1390_p2;
reg   [8:0] ret_V_7_reg_5446;
reg   [8:0] ret_V_7_reg_5446_pp0_iter4_reg;
reg   [8:0] ret_V_7_reg_5446_pp0_iter5_reg;
wire   [8:0] ret_V_8_fu_1400_p2;
reg   [8:0] ret_V_8_reg_5454;
reg   [8:0] ret_V_8_reg_5454_pp0_iter4_reg;
wire   [8:0] ret_V_9_fu_1410_p2;
reg   [8:0] ret_V_9_reg_5462;
wire   [8:0] ret_V_10_fu_1420_p2;
reg   [8:0] ret_V_10_reg_5470;
reg   [8:0] ret_V_10_reg_5470_pp0_iter4_reg;
wire   [8:0] ret_V_11_fu_1430_p2;
reg   [8:0] ret_V_11_reg_5478;
wire   [8:0] ret_V_12_fu_1440_p2;
reg   [8:0] ret_V_12_reg_5492;
reg   [8:0] ret_V_12_reg_5492_pp0_iter4_reg;
reg   [8:0] ret_V_12_reg_5492_pp0_iter5_reg;
wire   [0:0] or_ln162_fu_1464_p2;
reg   [0:0] or_ln162_reg_5506;
wire   [1:0] select_ln162_1_fu_1470_p3;
reg   [1:0] select_ln162_1_reg_5511;
wire   [0:0] or_ln169_2_fu_1624_p2;
reg   [0:0] or_ln169_2_reg_5516;
wire   [1:0] select_ln169_5_fu_1630_p3;
reg   [1:0] select_ln169_5_reg_5521;
wire   [0:0] and_ln192_fu_1804_p2;
reg   [0:0] and_ln192_reg_5526;
wire   [0:0] and_ln192_1_fu_1816_p2;
reg   [0:0] and_ln192_1_reg_5532;
wire   [0:0] and_ln192_2_fu_1844_p2;
reg   [0:0] and_ln192_2_reg_5538;
wire   [0:0] and_ln192_3_fu_1856_p2;
reg   [0:0] and_ln192_3_reg_5544;
reg   [0:0] and_ln192_3_reg_5544_pp0_iter4_reg;
wire   [0:0] and_ln192_4_fu_1868_p2;
reg   [0:0] and_ln192_4_reg_5550;
reg   [0:0] and_ln192_4_reg_5550_pp0_iter4_reg;
wire   [0:0] and_ln192_5_fu_1904_p2;
reg   [0:0] and_ln192_5_reg_5556;
reg   [0:0] and_ln192_5_reg_5556_pp0_iter4_reg;
wire   [0:0] and_ln192_6_fu_1916_p2;
reg   [0:0] and_ln192_6_reg_5562;
reg   [0:0] and_ln192_6_reg_5562_pp0_iter4_reg;
wire   [0:0] and_ln192_7_fu_1944_p2;
reg   [0:0] and_ln192_7_reg_5567;
reg   [0:0] and_ln192_7_reg_5567_pp0_iter4_reg;
wire   [3:0] count_3_fu_2006_p3;
reg   [3:0] count_3_reg_5572;
wire   [0:0] and_ln192_9_fu_2020_p2;
reg   [0:0] and_ln192_9_reg_5578;
wire   [0:0] or_ln202_1_fu_2026_p2;
reg   [0:0] or_ln202_1_reg_5584;
wire   [8:0] select_ln49_fu_2038_p3;
reg   [8:0] select_ln49_reg_5589;
wire   [8:0] select_ln50_fu_2052_p3;
reg   [8:0] select_ln50_reg_5595;
wire   [8:0] select_ln49_4_fu_2150_p3;
reg   [8:0] select_ln49_4_reg_5601;
wire   [8:0] select_ln50_4_fu_2164_p3;
reg   [8:0] select_ln50_4_reg_5607;
wire   [8:0] select_ln54_fu_2178_p3;
reg   [8:0] select_ln54_reg_5613;
wire   [8:0] select_ln55_fu_2192_p3;
reg   [8:0] select_ln55_reg_5619;
wire   [8:0] select_ln54_1_fu_2206_p3;
reg   [8:0] select_ln54_1_reg_5625;
wire   [8:0] select_ln55_1_fu_2220_p3;
reg   [8:0] select_ln55_1_reg_5633;
wire   [8:0] select_ln54_2_fu_2234_p3;
reg   [8:0] select_ln54_2_reg_5641;
wire   [8:0] select_ln55_2_fu_2248_p3;
reg   [8:0] select_ln55_2_reg_5647;
wire   [8:0] select_ln54_3_fu_2262_p3;
reg   [8:0] select_ln54_3_reg_5653;
wire   [8:0] select_ln55_3_fu_2276_p3;
reg   [8:0] select_ln55_3_reg_5661;
wire   [8:0] select_ln59_fu_2290_p3;
reg   [8:0] select_ln59_reg_5669;
wire   [8:0] select_ln60_fu_2304_p3;
reg   [8:0] select_ln60_reg_5676;
wire   [0:0] icmp_ln76_fu_2312_p2;
reg   [0:0] icmp_ln76_reg_5683;
wire   [0:0] icmp_ln91_fu_2318_p2;
reg   [0:0] icmp_ln91_reg_5688;
reg   [7:0] src_buf_V_38_load_reg_5693;
reg   [7:0] src_buf_V_44_load_reg_5698;
wire   [7:0] src_buf_V_64_fu_2593_p3;
reg   [7:0] src_buf_V_64_reg_5703;
wire   [8:0] ret_V_14_fu_2787_p2;
reg   [8:0] ret_V_14_reg_5708;
reg   [8:0] ret_V_14_reg_5708_pp0_iter5_reg;
wire   [8:0] ret_V_15_fu_2796_p2;
reg   [8:0] ret_V_15_reg_5716;
wire   [0:0] icmp_ln194_11_fu_3279_p2;
reg   [0:0] icmp_ln194_11_reg_5724;
wire   [4:0] count_19_fu_3285_p3;
reg   [4:0] count_19_reg_5729;
wire   [0:0] or_ln202_7_fu_3321_p2;
reg   [0:0] or_ln202_7_reg_5735;
reg   [0:0] or_ln202_7_reg_5735_pp0_iter5_reg;
wire   [0:0] or_ln202_10_fu_3339_p2;
reg   [0:0] or_ln202_10_reg_5740;
wire   [8:0] select_ln59_3_fu_3570_p3;
reg   [8:0] select_ln59_3_reg_5745;
wire   [8:0] select_ln60_3_fu_3582_p3;
reg   [8:0] select_ln60_3_reg_5752;
wire   [8:0] select_ln59_4_fu_3595_p3;
reg   [8:0] select_ln59_4_reg_5759;
wire   [8:0] select_ln60_4_fu_3609_p3;
reg   [8:0] select_ln60_4_reg_5767;
wire   [8:0] select_ln59_5_fu_3623_p3;
reg   [8:0] select_ln59_5_reg_5775;
wire   [8:0] select_ln60_5_fu_3637_p3;
reg   [8:0] select_ln60_5_reg_5783;
wire   [8:0] select_ln59_6_fu_3650_p3;
reg   [8:0] select_ln59_6_reg_5791;
reg   [8:0] select_ln59_6_reg_5791_pp0_iter5_reg;
wire   [8:0] select_ln60_6_fu_3662_p3;
reg   [8:0] select_ln60_6_reg_5799;
reg   [8:0] select_ln60_6_reg_5799_pp0_iter5_reg;
wire   [8:0] select_ln59_7_fu_3674_p3;
reg   [8:0] select_ln59_7_reg_5807;
reg   [8:0] select_ln59_7_reg_5807_pp0_iter5_reg;
wire   [8:0] select_ln60_7_fu_3686_p3;
reg   [8:0] select_ln60_7_reg_5815;
reg   [8:0] select_ln60_7_reg_5815_pp0_iter5_reg;
wire   [7:0] a0_4_fu_3840_p3;
reg   [7:0] a0_4_reg_5823;
wire   [0:0] icmp_ln77_5_fu_3866_p2;
reg   [0:0] icmp_ln77_5_reg_5828;
wire   [7:0] trunc_ln77_2_fu_3872_p1;
reg   [7:0] trunc_ln77_2_reg_5833;
wire   [0:0] icmp_ln76_6_fu_3876_p2;
reg   [0:0] icmp_ln76_6_reg_5838;
wire   [8:0] b0_5_fu_3992_p3;
reg   [8:0] b0_5_reg_5843;
wire   [8:0] select_ln92_3_fu_4006_p3;
reg   [8:0] select_ln92_3_reg_5848;
wire   [0:0] icmp_ln92_5_fu_4014_p2;
reg   [0:0] icmp_ln92_5_reg_5853;
wire   [0:0] icmp_ln91_6_fu_4020_p2;
reg   [0:0] icmp_ln91_6_reg_5858;
wire   [0:0] or_ln202_15_fu_4157_p2;
reg   [0:0] or_ln202_15_reg_5863;
wire   [7:0] a0_10_fu_4314_p3;
reg   [7:0] a0_10_reg_5868;
wire   [0:0] icmp_ln77_11_fu_4336_p2;
reg   [0:0] icmp_ln77_11_reg_5873;
wire   [7:0] trunc_ln77_5_fu_4342_p1;
reg   [7:0] trunc_ln77_5_reg_5878;
wire   [0:0] icmp_ln76_12_fu_4346_p2;
reg   [0:0] icmp_ln76_12_reg_5883;
wire   [8:0] b0_11_fu_4462_p3;
reg   [8:0] b0_11_reg_5888;
wire   [8:0] select_ln92_9_fu_4474_p3;
reg   [8:0] select_ln92_9_reg_5893;
wire   [0:0] icmp_ln92_11_fu_4480_p2;
reg   [0:0] icmp_ln92_11_reg_5898;
wire   [0:0] icmp_ln91_12_fu_4486_p2;
reg   [0:0] icmp_ln91_12_reg_5903;
wire   [7:0] select_ln202_fu_4762_p3;
reg   [7:0] select_ln202_reg_5908;
wire   [63:0] zext_ln541_fu_962_p1;
wire   [63:0] conv_i188_i_fu_972_p1;
wire   [7:0] select_ln440_fu_4801_p3;
reg   [12:0] col_V_9_fu_192;
wire   [12:0] col_V_10_fu_927_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V;
reg   [7:0] src_buf_V_31_fu_196;
reg   [7:0] src_buf_V_32_fu_200;
wire   [7:0] src_buf_V_65_fu_2586_p3;
reg   [7:0] src_buf_V_33_fu_204;
wire   [7:0] src_buf_V_66_fu_2579_p3;
reg   [7:0] src_buf_V_34_fu_208;
wire   [7:0] src_buf_V_63_fu_1305_p3;
reg   [7:0] src_buf_V_37_fu_212;
wire   [7:0] src_buf_V_67_fu_4030_p3;
reg   [7:0] src_buf_V_38_fu_216;
wire   [7:0] src_buf_V_68_fu_2572_p3;
reg   [7:0] src_buf_V_39_fu_220;
wire   [7:0] src_buf_V_69_fu_2565_p3;
reg   [7:0] src_buf_V_40_fu_224;
wire   [7:0] src_buf_V_70_fu_2558_p3;
reg   [7:0] src_buf_V_41_fu_228;
reg   [7:0] src_buf_V_43_fu_232;
wire   [7:0] src_buf_V_71_fu_4025_p3;
reg   [7:0] src_buf_V_44_fu_236;
wire   [7:0] src_buf_V_72_fu_2551_p3;
reg   [7:0] src_buf_V_45_fu_240;
wire   [7:0] src_buf_V_73_fu_2544_p3;
reg   [7:0] src_buf_V_42_fu_244;
wire   [7:0] src_buf_V_74_fu_2537_p3;
reg   [7:0] src_buf_V_36_fu_248;
wire   [7:0] src_buf_V_75_fu_2530_p3;
reg   [7:0] src_buf_V_46_fu_252;
reg   [7:0] src_buf_V_30_fu_256;
wire   [7:0] src_buf_V_76_fu_2523_p3;
reg   [7:0] src_buf_V_29_fu_260;
wire   [7:0] src_buf_V_77_fu_2516_p3;
reg   [7:0] src_buf_V_28_fu_264;
wire   [7:0] src_buf_V_78_fu_2509_p3;
reg   [7:0] src_buf_V_27_fu_268;
wire   [7:0] src_buf_V_79_fu_2502_p3;
reg   [7:0] src_buf_V_26_fu_272;
wire   [7:0] src_buf_V_80_fu_2495_p3;
reg   [7:0] src_buf_V_35_fu_276;
wire   [7:0] src_buf_V_60_fu_1284_p3;
reg   [7:0] src_buf_V_24_fu_280;
wire   [7:0] src_buf_V_81_fu_2488_p3;
reg   [7:0] src_buf_V_23_fu_284;
wire   [7:0] src_buf_V_82_fu_2481_p3;
reg   [7:0] src_buf_V_22_fu_288;
wire   [7:0] src_buf_V_83_fu_2474_p3;
reg   [7:0] src_buf_V_21_fu_292;
wire   [7:0] src_buf_V_84_fu_2467_p3;
reg   [7:0] src_buf_V_20_fu_296;
wire   [7:0] src_buf_V_85_fu_2460_p3;
reg   [7:0] src_buf_V_25_fu_300;
wire   [7:0] src_buf_V_59_fu_1277_p3;
reg   [7:0] src_buf_V_18_fu_304;
wire   [7:0] src_buf_V_86_fu_2453_p3;
reg   [7:0] src_buf_V_17_fu_308;
wire   [7:0] src_buf_V_87_fu_2446_p3;
reg   [7:0] src_buf_V_16_fu_312;
wire   [7:0] src_buf_V_88_fu_2439_p3;
reg   [7:0] src_buf_V_15_fu_316;
wire   [7:0] src_buf_V_89_fu_2432_p3;
reg   [7:0] src_buf_V_19_fu_320;
wire   [7:0] src_buf_V_58_fu_1270_p3;
reg   [7:0] src_buf_V_47_fu_324;
wire   [7:0] src_buf_V_90_fu_2425_p3;
reg   [7:0] src_buf_V_48_fu_328;
wire   [7:0] src_buf_V_91_fu_2418_p3;
reg   [7:0] src_buf_V_49_fu_332;
wire   [7:0] src_buf_V_92_fu_2411_p3;
reg   [7:0] src_buf_V_fu_336;
wire   [7:0] src_buf_V_57_fu_1263_p3;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] zext_ln1027_2_fu_917_p1;
wire   [15:0] zext_ln1027_fu_913_p1;
wire   [0:0] icmp_ln1031_fu_982_p2;
wire   [12:0] tmp_s_fu_1045_p9;
wire   [2:0] tmp_4_fu_1061_p8;
wire   [7:0] tmp_4_fu_1061_p9;
wire   [7:0] tmp_5_fu_1081_p9;
wire   [7:0] tmp_8_fu_1107_p9;
wire   [7:0] tmp_1_fu_1133_p9;
wire   [7:0] tmp_2_fu_1159_p9;
wire   [7:0] tmp_3_fu_1185_p9;
wire   [7:0] tmp_6_fu_1211_p9;
wire   [7:0] tmp_7_fu_1237_p9;
wire   [7:0] src_buf_V_56_fu_1256_p3;
wire   [7:0] src_buf_V_55_fu_1230_p3;
wire   [7:0] src_buf_V_54_fu_1204_p3;
wire   [7:0] src_buf_V_53_fu_1178_p3;
wire   [7:0] src_buf_V_52_fu_1152_p3;
wire   [7:0] src_buf_V_51_fu_1126_p3;
wire   [7:0] src_buf_V_50_fu_1100_p3;
wire   [8:0] zext_ln1496_1_fu_1316_p1;
wire   [8:0] zext_ln1496_2_fu_1326_p1;
wire   [8:0] zext_ln1496_3_fu_1336_p1;
wire   [8:0] zext_ln1496_4_fu_1346_p1;
wire   [8:0] zext_ln1496_5_fu_1356_p1;
wire   [8:0] zext_ln1496_6_fu_1366_p1;
wire   [8:0] zext_ln1496_7_fu_1376_p1;
wire   [8:0] zext_ln1496_8_fu_1386_p1;
wire   [8:0] zext_ln1496_9_fu_1396_p1;
wire   [8:0] zext_ln1496_10_fu_1406_p1;
wire   [8:0] zext_ln1496_11_fu_1416_p1;
wire   [8:0] zext_ln1496_12_fu_1426_p1;
wire   [8:0] zext_ln1496_13_fu_1436_p1;
wire   [0:0] icmp_ln162_fu_1446_p2;
wire   [0:0] icmp_ln164_fu_1451_p2;
wire   [1:0] select_ln162_fu_1456_p3;
wire   [0:0] icmp_ln169_fu_1478_p2;
wire   [0:0] icmp_ln171_fu_1483_p2;
wire   [0:0] or_ln169_fu_1496_p2;
wire   [1:0] select_ln169_fu_1488_p3;
wire   [0:0] icmp_ln162_1_fu_1510_p2;
wire   [0:0] icmp_ln164_1_fu_1515_p2;
wire   [0:0] or_ln162_1_fu_1528_p2;
wire   [1:0] select_ln162_2_fu_1520_p3;
wire   [0:0] icmp_ln169_1_fu_1542_p2;
wire   [0:0] icmp_ln171_1_fu_1547_p2;
wire   [0:0] or_ln169_1_fu_1560_p2;
wire   [1:0] select_ln169_2_fu_1552_p3;
wire   [0:0] icmp_ln162_2_fu_1574_p2;
wire   [0:0] icmp_ln164_2_fu_1579_p2;
wire   [0:0] or_ln162_2_fu_1592_p2;
wire   [1:0] select_ln162_4_fu_1584_p3;
wire   [0:0] icmp_ln169_2_fu_1606_p2;
wire   [0:0] icmp_ln171_2_fu_1611_p2;
wire   [1:0] select_ln169_4_fu_1616_p3;
wire   [0:0] icmp_ln162_3_fu_1638_p2;
wire   [0:0] icmp_ln164_3_fu_1643_p2;
wire   [0:0] or_ln162_3_fu_1656_p2;
wire   [1:0] select_ln162_6_fu_1648_p3;
wire   [0:0] icmp_ln162_4_fu_1670_p2;
wire   [0:0] icmp_ln164_4_fu_1675_p2;
wire   [0:0] or_ln162_4_fu_1688_p2;
wire   [1:0] select_ln162_8_fu_1680_p3;
wire   [0:0] icmp_ln162_5_fu_1702_p2;
wire   [0:0] icmp_ln164_5_fu_1707_p2;
wire   [0:0] or_ln162_5_fu_1720_p2;
wire   [1:0] select_ln162_10_fu_1712_p3;
wire   [0:0] icmp_ln162_6_fu_1734_p2;
wire   [0:0] icmp_ln164_6_fu_1739_p2;
wire   [0:0] or_ln162_6_fu_1752_p2;
wire   [1:0] select_ln162_12_fu_1744_p3;
wire   [0:0] icmp_ln162_7_fu_1766_p2;
wire   [0:0] icmp_ln164_7_fu_1771_p2;
wire   [0:0] or_ln162_7_fu_1784_p2;
wire   [1:0] select_ln162_14_fu_1776_p3;
wire   [1:0] select_ln162_3_fu_1534_p3;
wire   [0:0] icmp_ln192_fu_1798_p2;
wire   [1:0] select_ln162_5_fu_1598_p3;
wire   [0:0] icmp_ln192_1_fu_1810_p2;
wire   [3:0] select_ln197_fu_1822_p3;
wire   [1:0] select_ln162_7_fu_1662_p3;
wire   [0:0] icmp_ln192_2_fu_1838_p2;
wire   [1:0] select_ln162_9_fu_1694_p3;
wire   [0:0] icmp_ln192_3_fu_1850_p2;
wire   [1:0] select_ln162_11_fu_1726_p3;
wire   [0:0] icmp_ln192_4_fu_1862_p2;
wire   [3:0] select_ln192_fu_1830_p3;
wire   [3:0] select_ln197_1_fu_1874_p3;
wire   [3:0] select_ln197_2_fu_1882_p3;
wire   [1:0] select_ln162_13_fu_1758_p3;
wire   [0:0] icmp_ln192_5_fu_1898_p2;
wire   [1:0] select_ln162_15_fu_1790_p3;
wire   [0:0] icmp_ln192_6_fu_1910_p2;
wire   [3:0] select_ln192_1_fu_1890_p3;
wire   [3:0] select_ln197_3_fu_1922_p3;
wire   [1:0] select_ln169_1_fu_1502_p3;
wire   [0:0] icmp_ln192_7_fu_1938_p2;
wire   [3:0] count_fu_1930_p3;
wire   [0:0] iscorner_fu_1950_p2;
wire   [1:0] select_ln169_3_fu_1566_p3;
wire   [0:0] icmp_ln192_8_fu_1970_p2;
wire   [3:0] count_1_fu_1962_p3;
wire   [3:0] count_2_fu_1982_p2;
wire   [0:0] and_ln192_8_fu_1976_p2;
wire   [0:0] icmp_ln194_fu_1988_p2;
wire   [3:0] add_ln197_fu_1994_p2;
wire   [0:0] icmp_ln192_9_fu_2014_p2;
wire   [0:0] iscorner_1_fu_1956_p2;
wire   [0:0] and_ln192_17_fu_2000_p2;
wire   [0:0] icmp_ln49_fu_2032_p2;
wire   [0:0] icmp_ln50_fu_2046_p2;
wire   [0:0] icmp_ln49_1_fu_2060_p2;
wire   [0:0] icmp_ln50_1_fu_2074_p2;
wire   [0:0] icmp_ln49_2_fu_2088_p2;
wire   [0:0] icmp_ln50_2_fu_2102_p2;
wire   [0:0] icmp_ln49_3_fu_2116_p2;
wire   [0:0] icmp_ln50_3_fu_2130_p2;
wire   [0:0] icmp_ln49_4_fu_2144_p2;
wire   [0:0] icmp_ln50_4_fu_2158_p2;
wire   [8:0] select_ln49_1_fu_2066_p3;
wire   [0:0] icmp_ln54_fu_2172_p2;
wire   [8:0] select_ln50_1_fu_2080_p3;
wire   [0:0] icmp_ln55_fu_2186_p2;
wire   [8:0] select_ln49_2_fu_2094_p3;
wire   [0:0] icmp_ln54_1_fu_2200_p2;
wire   [8:0] select_ln50_2_fu_2108_p3;
wire   [0:0] icmp_ln55_1_fu_2214_p2;
wire   [8:0] select_ln49_3_fu_2122_p3;
wire   [0:0] icmp_ln54_2_fu_2228_p2;
wire   [8:0] select_ln50_3_fu_2136_p3;
wire   [0:0] icmp_ln55_2_fu_2242_p2;
wire   [0:0] icmp_ln54_3_fu_2256_p2;
wire   [0:0] icmp_ln55_3_fu_2270_p2;
wire   [0:0] icmp_ln59_fu_2284_p2;
wire   [0:0] icmp_ln60_fu_2298_p2;
wire   [8:0] zext_ln1496_14_fu_2774_p1;
wire   [8:0] zext_ln1496_15_fu_2783_p1;
wire   [8:0] zext_ln1496_16_fu_2792_p1;
wire   [0:0] icmp_ln169_3_fu_2801_p2;
wire   [0:0] icmp_ln171_3_fu_2805_p2;
wire   [0:0] or_ln169_3_fu_2817_p2;
wire   [1:0] select_ln169_6_fu_2809_p3;
wire   [0:0] icmp_ln169_4_fu_2831_p2;
wire   [0:0] icmp_ln171_4_fu_2835_p2;
wire   [0:0] or_ln169_4_fu_2847_p2;
wire   [1:0] select_ln169_8_fu_2839_p3;
wire   [8:0] ret_V_13_fu_2778_p2;
wire   [0:0] icmp_ln169_5_fu_2861_p2;
wire   [0:0] icmp_ln171_5_fu_2866_p2;
wire   [0:0] or_ln169_5_fu_2879_p2;
wire   [1:0] select_ln169_10_fu_2871_p3;
wire   [0:0] icmp_ln169_6_fu_2893_p2;
wire   [0:0] icmp_ln171_6_fu_2898_p2;
wire   [0:0] or_ln169_6_fu_2911_p2;
wire   [1:0] select_ln169_12_fu_2903_p3;
wire   [0:0] icmp_ln169_7_fu_2925_p2;
wire   [0:0] icmp_ln171_7_fu_2930_p2;
wire   [0:0] or_ln169_7_fu_2943_p2;
wire   [1:0] select_ln169_14_fu_2935_p3;
wire   [0:0] icmp_ln194_1_fu_2957_p2;
wire   [1:0] select_ln169_7_fu_2823_p3;
wire   [0:0] icmp_ln192_10_fu_2973_p2;
wire   [3:0] count_4_fu_2967_p3;
wire   [3:0] count_5_fu_2983_p2;
wire   [0:0] and_ln192_10_fu_2978_p2;
wire   [0:0] icmp_ln194_2_fu_2989_p2;
wire   [3:0] add_ln197_1_fu_2995_p2;
wire   [1:0] select_ln169_9_fu_2853_p3;
wire   [0:0] icmp_ln192_11_fu_3015_p2;
wire   [3:0] count_6_fu_3007_p3;
wire   [0:0] and_ln192_11_fu_3021_p2;
wire   [0:0] icmp_ln194_3_fu_3027_p2;
wire   [1:0] select_ln169_11_fu_2885_p3;
wire   [0:0] icmp_ln192_12_fu_3047_p2;
wire   [3:0] count_7_fu_3039_p3;
wire   [3:0] count_8_fu_3059_p2;
wire   [0:0] and_ln192_12_fu_3053_p2;
wire   [0:0] icmp_ln194_4_fu_3065_p2;
wire   [3:0] add_ln197_2_fu_3071_p2;
wire   [1:0] select_ln169_13_fu_2917_p3;
wire   [0:0] icmp_ln192_13_fu_3091_p2;
wire   [3:0] count_9_fu_3083_p3;
wire   [0:0] and_ln192_13_fu_3097_p2;
wire   [0:0] icmp_ln194_5_fu_3103_p2;
wire   [3:0] count_10_fu_3115_p3;
wire   [1:0] select_ln169_15_fu_2949_p3;
wire   [0:0] icmp_ln192_14_fu_3127_p2;
wire   [4:0] zext_ln186_fu_3123_p1;
wire   [4:0] count_11_fu_3139_p2;
wire   [0:0] and_ln192_14_fu_3133_p2;
wire   [0:0] icmp_ln194_6_fu_3145_p2;
wire   [4:0] add_ln197_3_fu_3151_p2;
wire   [0:0] icmp_ln192_15_fu_3171_p2;
wire   [4:0] count_12_fu_3163_p3;
wire   [0:0] and_ln192_15_fu_3176_p2;
wire   [0:0] icmp_ln194_7_fu_3181_p2;
wire   [4:0] count_13_fu_3193_p3;
wire   [4:0] count_14_fu_3201_p2;
wire   [0:0] icmp_ln194_8_fu_3207_p2;
wire   [4:0] add_ln197_4_fu_3213_p2;
wire   [4:0] count_15_fu_3224_p3;
wire   [0:0] icmp_ln194_9_fu_3231_p2;
wire   [4:0] count_16_fu_3242_p3;
wire   [4:0] count_17_fu_3249_p2;
wire   [0:0] icmp_ln194_10_fu_3255_p2;
wire   [4:0] add_ln197_5_fu_3261_p2;
wire   [4:0] count_18_fu_3272_p3;
wire   [0:0] and_ln192_18_fu_2962_p2;
wire   [0:0] and_ln192_19_fu_3001_p2;
wire   [0:0] or_ln202_2_fu_3292_p2;
wire   [0:0] and_ln192_20_fu_3033_p2;
wire   [0:0] and_ln192_21_fu_3077_p2;
wire   [0:0] and_ln192_22_fu_3109_p2;
wire   [0:0] and_ln192_23_fu_3157_p2;
wire   [0:0] or_ln202_5_fu_3309_p2;
wire   [0:0] or_ln202_4_fu_3303_p2;
wire   [0:0] or_ln202_6_fu_3315_p2;
wire   [0:0] or_ln202_3_fu_3298_p2;
wire   [0:0] and_ln192_24_fu_3187_p2;
wire   [0:0] and_ln192_25_fu_3219_p2;
wire   [0:0] and_ln192_26_fu_3237_p2;
wire   [0:0] and_ln192_27_fu_3267_p2;
wire   [0:0] or_ln202_9_fu_3333_p2;
wire   [0:0] or_ln202_8_fu_3327_p2;
wire   [0:0] icmp_ln49_5_fu_3345_p2;
wire   [0:0] icmp_ln50_5_fu_3355_p2;
wire   [0:0] icmp_ln49_6_fu_3365_p2;
wire   [0:0] icmp_ln50_6_fu_3379_p2;
wire   [0:0] icmp_ln49_7_fu_3393_p2;
wire   [0:0] icmp_ln50_7_fu_3405_p2;
wire   [8:0] select_ln49_5_fu_3349_p3;
wire   [0:0] icmp_ln54_4_fu_3417_p2;
wire   [8:0] select_ln50_5_fu_3359_p3;
wire   [0:0] icmp_ln55_4_fu_3429_p2;
wire   [8:0] select_ln49_6_fu_3371_p3;
wire   [0:0] icmp_ln54_5_fu_3441_p2;
wire   [8:0] select_ln50_6_fu_3385_p3;
wire   [0:0] icmp_ln55_5_fu_3455_p2;
wire   [8:0] select_ln49_7_fu_3398_p3;
wire   [0:0] icmp_ln54_6_fu_3469_p2;
wire   [8:0] select_ln50_7_fu_3410_p3;
wire   [0:0] icmp_ln55_6_fu_3483_p2;
wire   [0:0] icmp_ln54_7_fu_3497_p2;
wire   [0:0] icmp_ln55_7_fu_3509_p2;
wire   [0:0] icmp_ln59_1_fu_3521_p2;
wire   [0:0] icmp_ln60_1_fu_3531_p2;
wire   [8:0] select_ln54_4_fu_3422_p3;
wire   [0:0] icmp_ln59_2_fu_3541_p2;
wire   [8:0] select_ln55_4_fu_3434_p3;
wire   [0:0] icmp_ln60_2_fu_3553_p2;
wire   [8:0] select_ln54_5_fu_3447_p3;
wire   [0:0] icmp_ln59_3_fu_3565_p2;
wire   [8:0] select_ln55_5_fu_3461_p3;
wire   [0:0] icmp_ln60_3_fu_3577_p2;
wire   [8:0] select_ln54_6_fu_3475_p3;
wire   [0:0] icmp_ln59_4_fu_3589_p2;
wire   [8:0] select_ln55_6_fu_3489_p3;
wire   [0:0] icmp_ln60_4_fu_3603_p2;
wire   [8:0] select_ln54_7_fu_3502_p3;
wire   [0:0] icmp_ln59_5_fu_3617_p2;
wire   [8:0] select_ln55_7_fu_3514_p3;
wire   [0:0] icmp_ln60_5_fu_3631_p2;
wire   [0:0] icmp_ln59_6_fu_3645_p2;
wire   [0:0] icmp_ln60_6_fu_3657_p2;
wire   [0:0] icmp_ln59_7_fu_3669_p2;
wire   [0:0] icmp_ln60_7_fu_3681_p2;
wire   [8:0] select_ln76_fu_3693_p3;
wire   [0:0] icmp_ln76_1_fu_3698_p2;
wire   [7:0] trunc_ln76_fu_3703_p1;
wire   [7:0] a0_fu_3707_p3;
wire   [0:0] icmp_ln77_fu_3718_p2;
wire   [8:0] zext_ln77_fu_3714_p1;
wire   [8:0] select_ln77_fu_3722_p3;
wire   [0:0] icmp_ln77_1_fu_3728_p2;
wire   [7:0] trunc_ln77_fu_3734_p1;
wire   [7:0] a0_1_fu_3738_p3;
wire   [8:0] select_ln59_1_fu_3525_p3;
wire   [0:0] icmp_ln76_2_fu_3750_p2;
wire   [8:0] zext_ln76_fu_3746_p1;
wire   [8:0] select_ln76_2_fu_3755_p3;
wire   [0:0] icmp_ln76_3_fu_3762_p2;
wire   [7:0] trunc_ln76_1_fu_3768_p1;
wire   [7:0] a0_2_fu_3772_p3;
wire   [0:0] icmp_ln77_2_fu_3784_p2;
wire   [8:0] zext_ln77_1_fu_3780_p1;
wire   [8:0] select_ln77_2_fu_3789_p3;
wire   [0:0] icmp_ln77_3_fu_3796_p2;
wire   [7:0] trunc_ln77_1_fu_3802_p1;
wire   [7:0] a0_3_fu_3806_p3;
wire   [8:0] select_ln59_2_fu_3546_p3;
wire   [0:0] icmp_ln76_4_fu_3818_p2;
wire   [8:0] zext_ln76_1_fu_3814_p1;
wire   [8:0] select_ln76_4_fu_3823_p3;
wire   [0:0] icmp_ln76_5_fu_3830_p2;
wire   [7:0] trunc_ln76_2_fu_3836_p1;
wire   [0:0] icmp_ln77_4_fu_3852_p2;
wire   [8:0] zext_ln77_2_fu_3848_p1;
wire   [8:0] select_ln77_4_fu_3858_p3;
wire   [8:0] select_ln91_1_fu_3881_p3;
wire   [0:0] icmp_ln91_1_fu_3886_p2;
wire   [0:0] icmp_ln92_fu_3898_p2;
wire   [8:0] b0_1_fu_3891_p3;
wire   [8:0] select_ln92_1_fu_3902_p3;
wire   [0:0] icmp_ln92_1_fu_3908_p2;
wire   [8:0] select_ln60_1_fu_3535_p3;
wire   [0:0] icmp_ln91_2_fu_3922_p2;
wire   [8:0] b0_2_fu_3914_p3;
wire   [8:0] select_ln91_fu_3927_p3;
wire   [0:0] icmp_ln91_3_fu_3934_p2;
wire   [0:0] icmp_ln92_2_fu_3948_p2;
wire   [8:0] b0_3_fu_3940_p3;
wire   [8:0] select_ln92_fu_3953_p3;
wire   [0:0] icmp_ln92_3_fu_3960_p2;
wire   [8:0] select_ln60_2_fu_3558_p3;
wire   [0:0] icmp_ln91_4_fu_3974_p2;
wire   [8:0] b0_4_fu_3966_p3;
wire   [8:0] select_ln91_3_fu_3979_p3;
wire   [0:0] icmp_ln91_5_fu_3986_p2;
wire   [0:0] icmp_ln92_4_fu_4000_p2;
wire   [4:0] count_20_fu_4053_p2;
wire   [0:0] icmp_ln194_12_fu_4058_p2;
wire   [4:0] add_ln197_6_fu_4064_p2;
wire   [4:0] count_21_fu_4074_p3;
wire   [0:0] icmp_ln194_13_fu_4081_p2;
wire   [4:0] count_22_fu_4092_p3;
wire   [4:0] count_23_fu_4099_p2;
wire   [4:0] add_ln197_7_fu_4111_p2;
wire   [0:0] icmp_ln197_fu_4117_p2;
wire   [0:0] and_ln192_28_fu_4049_p2;
wire   [0:0] and_ln192_29_fu_4069_p2;
wire   [0:0] icmp_ln194_14_fu_4105_p2;
wire   [0:0] and_ln192_31_fu_4123_p2;
wire   [0:0] or_ln202_12_fu_4134_p2;
wire   [0:0] and_ln202_fu_4140_p2;
wire   [0:0] and_ln192_30_fu_4087_p2;
wire   [0:0] or_ln202_13_fu_4145_p2;
wire   [0:0] or_ln202_11_fu_4128_p2;
wire   [0:0] or_ln202_14_fu_4151_p2;
wire   [7:0] a0_5_fu_4162_p3;
wire   [8:0] zext_ln76_2_fu_4167_p1;
wire   [8:0] select_ln76_6_fu_4171_p3;
wire   [0:0] icmp_ln76_7_fu_4176_p2;
wire   [7:0] trunc_ln76_3_fu_4182_p1;
wire   [7:0] a0_6_fu_4186_p3;
wire   [0:0] icmp_ln77_6_fu_4198_p2;
wire   [8:0] zext_ln77_3_fu_4194_p1;
wire   [8:0] select_ln77_6_fu_4202_p3;
wire   [0:0] icmp_ln77_7_fu_4208_p2;
wire   [7:0] trunc_ln77_3_fu_4214_p1;
wire   [7:0] a0_7_fu_4218_p3;
wire   [0:0] icmp_ln76_8_fu_4230_p2;
wire   [8:0] zext_ln76_3_fu_4226_p1;
wire   [8:0] select_ln76_8_fu_4234_p3;
wire   [0:0] icmp_ln76_9_fu_4240_p2;
wire   [7:0] trunc_ln76_4_fu_4246_p1;
wire   [7:0] a0_8_fu_4250_p3;
wire   [0:0] icmp_ln77_8_fu_4262_p2;
wire   [8:0] zext_ln77_4_fu_4258_p1;
wire   [8:0] select_ln77_8_fu_4266_p3;
wire   [0:0] icmp_ln77_9_fu_4272_p2;
wire   [7:0] trunc_ln77_4_fu_4278_p1;
wire   [7:0] a0_9_fu_4282_p3;
wire   [0:0] icmp_ln76_10_fu_4294_p2;
wire   [8:0] zext_ln76_4_fu_4290_p1;
wire   [8:0] select_ln76_10_fu_4298_p3;
wire   [0:0] icmp_ln76_11_fu_4304_p2;
wire   [7:0] trunc_ln76_5_fu_4310_p1;
wire   [0:0] icmp_ln77_10_fu_4326_p2;
wire   [8:0] zext_ln77_5_fu_4322_p1;
wire   [8:0] select_ln77_10_fu_4330_p3;
wire   [8:0] b0_6_fu_4350_p3;
wire   [8:0] select_ln91_5_fu_4355_p3;
wire   [0:0] icmp_ln91_7_fu_4360_p2;
wire   [0:0] icmp_ln92_6_fu_4374_p2;
wire   [8:0] b0_7_fu_4366_p3;
wire   [8:0] select_ln92_5_fu_4378_p3;
wire   [0:0] icmp_ln92_7_fu_4384_p2;
wire   [0:0] icmp_ln91_8_fu_4398_p2;
wire   [8:0] b0_8_fu_4390_p3;
wire   [8:0] select_ln91_7_fu_4402_p3;
wire   [0:0] icmp_ln91_9_fu_4408_p2;
wire   [0:0] icmp_ln92_8_fu_4422_p2;
wire   [8:0] b0_9_fu_4414_p3;
wire   [8:0] select_ln92_7_fu_4426_p3;
wire   [0:0] icmp_ln92_9_fu_4432_p2;
wire   [0:0] icmp_ln91_10_fu_4446_p2;
wire   [8:0] b0_10_fu_4438_p3;
wire   [8:0] select_ln91_9_fu_4450_p3;
wire   [0:0] icmp_ln91_11_fu_4456_p2;
wire   [0:0] icmp_ln92_10_fu_4470_p2;
wire   [7:0] a0_11_fu_4494_p3;
wire   [8:0] zext_ln76_5_fu_4499_p1;
wire   [8:0] select_ln76_12_fu_4503_p3;
wire   [0:0] icmp_ln76_13_fu_4508_p2;
wire   [7:0] trunc_ln76_6_fu_4514_p1;
wire   [7:0] a0_12_fu_4518_p3;
wire   [0:0] icmp_ln77_12_fu_4530_p2;
wire   [8:0] zext_ln77_6_fu_4526_p1;
wire   [8:0] select_ln77_12_fu_4534_p3;
wire   [0:0] icmp_ln77_13_fu_4540_p2;
wire   [7:0] trunc_ln77_6_fu_4546_p1;
wire   [7:0] a0_13_fu_4550_p3;
wire   [0:0] icmp_ln76_14_fu_4562_p2;
wire   [8:0] zext_ln76_6_fu_4558_p1;
wire   [8:0] select_ln76_14_fu_4566_p3;
wire   [0:0] icmp_ln76_15_fu_4572_p2;
wire   [7:0] trunc_ln76_7_fu_4578_p1;
wire   [7:0] a0_14_fu_4582_p3;
wire   [0:0] icmp_ln77_14_fu_4594_p2;
wire   [8:0] zext_ln77_7_fu_4590_p1;
wire   [8:0] select_ln77_14_fu_4598_p3;
wire   [0:0] icmp_ln77_15_fu_4604_p2;
wire   [7:0] trunc_ln77_7_fu_4610_p1;
wire   [8:0] b0_12_fu_4622_p3;
wire   [8:0] select_ln91_11_fu_4627_p3;
wire   [0:0] icmp_ln91_13_fu_4632_p2;
wire   [0:0] icmp_ln92_12_fu_4646_p2;
wire   [8:0] b0_13_fu_4638_p3;
wire   [8:0] select_ln92_11_fu_4650_p3;
wire   [0:0] icmp_ln92_13_fu_4656_p2;
wire   [0:0] icmp_ln91_14_fu_4670_p2;
wire   [8:0] b0_14_fu_4662_p3;
wire   [8:0] select_ln91_13_fu_4674_p3;
wire   [0:0] icmp_ln91_15_fu_4680_p2;
wire   [0:0] icmp_ln92_14_fu_4694_p2;
wire   [8:0] b0_15_fu_4686_p3;
wire   [8:0] select_ln92_13_fu_4698_p3;
wire   [0:0] icmp_ln92_15_fu_4704_p2;
wire   [7:0] trunc_ln92_fu_4710_p1;
wire   [7:0] trunc_ln92_1_fu_4714_p1;
wire   [7:0] b0_16_fu_4718_p3;
wire   [7:0] a0_15_fu_4614_p3;
wire   [7:0] sub_ln94_fu_4726_p2;
wire   [0:0] icmp_ln94_fu_4732_p2;
wire   [7:0] select_ln94_fu_4738_p3;
wire   [0:0] or_ln202_fu_4490_p2;
wire   [0:0] and_ln202_1_fu_4752_p2;
wire   [0:0] and_ln202_2_fu_4757_p2;
wire   [7:0] core_fu_4746_p2;
wire   [0:0] xor_ln435_fu_4774_p2;
wire   [0:0] or_ln435_fu_4779_p2;
wire   [0:0] xor_ln1031_fu_4791_p2;
wire   [0:0] or_ln440_fu_4796_p2;
wire   [7:0] select_ln435_fu_4784_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fast_accel_mux_73_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 13 ),
    .din5_WIDTH( 13 ),
    .din6_WIDTH( 13 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 13 ))
mux_73_13_1_1_U87(
    .din0(row_ind_V_24),
    .din1(row_ind_V_25),
    .din2(row_ind_V_26),
    .din3(row_ind_V_27),
    .din4(row_ind_V_28),
    .din5(row_ind_V_29),
    .din6(row_ind_V_30),
    .din7(sub_i273_i_cast),
    .dout(tmp_s_fu_1045_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U88(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(tmp_4_fu_1061_p8),
    .dout(tmp_4_fu_1061_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U89(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_24_cast),
    .dout(tmp_5_fu_1081_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U90(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_25_cast),
    .dout(tmp_8_fu_1107_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U91(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_26_cast),
    .dout(tmp_1_fu_1133_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U92(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_27_cast),
    .dout(tmp_2_fu_1159_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U93(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_28_cast),
    .dout(tmp_3_fu_1185_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U94(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_29_cast),
    .dout(tmp_6_fu_1211_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U95(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_30_cast),
    .dout(tmp_7_fu_1237_p9)
);

fast_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1027_fu_921_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_V_9_fu_192 <= col_V_10_fu_927_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_9_fu_192 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_15_fu_316 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_15_fu_316 <= src_buf_V_89_fu_2432_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_16_fu_312 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_16_fu_312 <= src_buf_V_88_fu_2439_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_17_fu_308 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_17_fu_308 <= src_buf_V_87_fu_2446_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_18_fu_304 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_18_fu_304 <= src_buf_V_86_fu_2453_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_19_fu_320 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_19_fu_320 <= src_buf_V_58_fu_1270_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_20_fu_296 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_20_fu_296 <= src_buf_V_85_fu_2460_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_21_fu_292 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_21_fu_292 <= src_buf_V_84_fu_2467_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_22_fu_288 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_22_fu_288 <= src_buf_V_83_fu_2474_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_23_fu_284 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_23_fu_284 <= src_buf_V_82_fu_2481_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_24_fu_280 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_24_fu_280 <= src_buf_V_81_fu_2488_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_25_fu_300 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_25_fu_300 <= src_buf_V_59_fu_1277_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_26_fu_272 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_26_fu_272 <= src_buf_V_80_fu_2495_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_27_fu_268 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_27_fu_268 <= src_buf_V_79_fu_2502_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_28_fu_264 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_28_fu_264 <= src_buf_V_78_fu_2509_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_29_fu_260 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_29_fu_260 <= src_buf_V_77_fu_2516_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_30_fu_256 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_30_fu_256 <= src_buf_V_76_fu_2523_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_31_fu_196 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_31_fu_196 <= src_buf_V_64_reg_5703;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_32_fu_200 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_32_fu_200 <= src_buf_V_65_fu_2586_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_33_fu_204 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_33_fu_204 <= src_buf_V_66_fu_2579_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_34_fu_208 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_34_fu_208 <= src_buf_V_63_fu_1305_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_35_fu_276 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_35_fu_276 <= src_buf_V_60_fu_1284_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_36_fu_248 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_36_fu_248 <= src_buf_V_75_fu_2530_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_37_fu_212 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_37_fu_212 <= src_buf_V_67_fu_4030_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_38_fu_216 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_38_fu_216 <= src_buf_V_68_fu_2572_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_39_fu_220 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_39_fu_220 <= src_buf_V_69_fu_2565_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_40_fu_224 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_40_fu_224 <= src_buf_V_70_fu_2558_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_41_fu_228 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_41_fu_228 <= src_buf_V_62_fu_1298_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_42_fu_244 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_42_fu_244 <= src_buf_V_74_fu_2537_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_43_fu_232 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_43_fu_232 <= src_buf_V_71_fu_4025_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_44_fu_236 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_44_fu_236 <= src_buf_V_72_fu_2551_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_45_fu_240 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_45_fu_240 <= src_buf_V_73_fu_2544_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_46_fu_252 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_46_fu_252 <= src_buf_V_61_fu_1291_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_47_fu_324 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_47_fu_324 <= src_buf_V_90_fu_2425_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_48_fu_328 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_48_fu_328 <= src_buf_V_91_fu_2418_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_49_fu_332 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_49_fu_332 <= src_buf_V_92_fu_2411_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf_V_fu_336 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            src_buf_V_fu_336 <= src_buf_V_57_fu_1263_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a0_10_reg_5868 <= a0_10_fu_4314_p3;
        a0_4_reg_5823 <= a0_4_fu_3840_p3;
        and_ln192_1_reg_5532 <= and_ln192_1_fu_1816_p2;
        and_ln192_2_reg_5538 <= and_ln192_2_fu_1844_p2;
        and_ln192_3_reg_5544 <= and_ln192_3_fu_1856_p2;
        and_ln192_3_reg_5544_pp0_iter4_reg <= and_ln192_3_reg_5544;
        and_ln192_4_reg_5550 <= and_ln192_4_fu_1868_p2;
        and_ln192_4_reg_5550_pp0_iter4_reg <= and_ln192_4_reg_5550;
        and_ln192_5_reg_5556 <= and_ln192_5_fu_1904_p2;
        and_ln192_5_reg_5556_pp0_iter4_reg <= and_ln192_5_reg_5556;
        and_ln192_6_reg_5562 <= and_ln192_6_fu_1916_p2;
        and_ln192_6_reg_5562_pp0_iter4_reg <= and_ln192_6_reg_5562;
        and_ln192_7_reg_5567 <= and_ln192_7_fu_1944_p2;
        and_ln192_7_reg_5567_pp0_iter4_reg <= and_ln192_7_reg_5567;
        and_ln192_9_reg_5578 <= and_ln192_9_fu_2020_p2;
        and_ln192_reg_5526 <= and_ln192_fu_1804_p2;
        and_ln435_reg_5332 <= and_ln435_fu_987_p2;
        and_ln435_reg_5332_pp0_iter3_reg <= and_ln435_reg_5332;
        and_ln435_reg_5332_pp0_iter4_reg <= and_ln435_reg_5332_pp0_iter3_reg;
        and_ln435_reg_5332_pp0_iter5_reg <= and_ln435_reg_5332_pp0_iter4_reg;
        and_ln435_reg_5332_pp0_iter6_reg <= and_ln435_reg_5332_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        b0_11_reg_5888 <= b0_11_fu_4462_p3;
        b0_5_reg_5843 <= b0_5_fu_3992_p3;
        cmp_i_i_i_reg_5338 <= cmp_i_i_i_fu_992_p2;
        cmp_i_i_i_reg_5338_pp0_iter3_reg <= cmp_i_i_i_reg_5338;
        count_19_reg_5729 <= count_19_fu_3285_p3;
        count_3_reg_5572 <= count_3_fu_2006_p3;
        icmp_ln1027_2_reg_5272_pp0_iter2_reg <= icmp_ln1027_2_reg_5272_pp0_iter1_reg;
        icmp_ln1031_1_reg_5288_pp0_iter2_reg <= icmp_ln1031_1_reg_5288_pp0_iter1_reg;
        icmp_ln1031_1_reg_5288_pp0_iter3_reg <= icmp_ln1031_1_reg_5288_pp0_iter2_reg;
        icmp_ln1031_1_reg_5288_pp0_iter4_reg <= icmp_ln1031_1_reg_5288_pp0_iter3_reg;
        icmp_ln1031_1_reg_5288_pp0_iter5_reg <= icmp_ln1031_1_reg_5288_pp0_iter4_reg;
        icmp_ln1031_1_reg_5288_pp0_iter6_reg <= icmp_ln1031_1_reg_5288_pp0_iter5_reg;
        icmp_ln1031_2_reg_5293_pp0_iter2_reg <= icmp_ln1031_2_reg_5293_pp0_iter1_reg;
        icmp_ln1031_2_reg_5293_pp0_iter3_reg <= icmp_ln1031_2_reg_5293_pp0_iter2_reg;
        icmp_ln1031_2_reg_5293_pp0_iter4_reg <= icmp_ln1031_2_reg_5293_pp0_iter3_reg;
        icmp_ln1031_2_reg_5293_pp0_iter5_reg <= icmp_ln1031_2_reg_5293_pp0_iter4_reg;
        icmp_ln1031_2_reg_5293_pp0_iter6_reg <= icmp_ln1031_2_reg_5293_pp0_iter5_reg;
        icmp_ln194_11_reg_5724 <= icmp_ln194_11_fu_3279_p2;
        icmp_ln76_12_reg_5883 <= icmp_ln76_12_fu_4346_p2;
        icmp_ln76_6_reg_5838 <= icmp_ln76_6_fu_3876_p2;
        icmp_ln76_reg_5683 <= icmp_ln76_fu_2312_p2;
        icmp_ln77_11_reg_5873 <= icmp_ln77_11_fu_4336_p2;
        icmp_ln77_5_reg_5828 <= icmp_ln77_5_fu_3866_p2;
        icmp_ln91_12_reg_5903 <= icmp_ln91_12_fu_4486_p2;
        icmp_ln91_6_reg_5858 <= icmp_ln91_6_fu_4020_p2;
        icmp_ln91_reg_5688 <= icmp_ln91_fu_2318_p2;
        icmp_ln92_11_reg_5898 <= icmp_ln92_11_fu_4480_p2;
        icmp_ln92_5_reg_5853 <= icmp_ln92_5_fu_4014_p2;
        or_ln162_reg_5506 <= or_ln162_fu_1464_p2;
        or_ln169_2_reg_5516 <= or_ln169_2_fu_1624_p2;
        or_ln202_10_reg_5740 <= or_ln202_10_fu_3339_p2;
        or_ln202_15_reg_5863 <= or_ln202_15_fu_4157_p2;
        or_ln202_1_reg_5584 <= or_ln202_1_fu_2026_p2;
        or_ln202_7_reg_5735 <= or_ln202_7_fu_3321_p2;
        or_ln202_7_reg_5735_pp0_iter5_reg <= or_ln202_7_reg_5735;
        ret_V_10_reg_5470 <= ret_V_10_fu_1420_p2;
        ret_V_10_reg_5470_pp0_iter4_reg <= ret_V_10_reg_5470;
        ret_V_11_reg_5478 <= ret_V_11_fu_1430_p2;
        ret_V_12_reg_5492 <= ret_V_12_fu_1440_p2;
        ret_V_12_reg_5492_pp0_iter4_reg <= ret_V_12_reg_5492;
        ret_V_12_reg_5492_pp0_iter5_reg <= ret_V_12_reg_5492_pp0_iter4_reg;
        ret_V_14_reg_5708 <= ret_V_14_fu_2787_p2;
        ret_V_14_reg_5708_pp0_iter5_reg <= ret_V_14_reg_5708;
        ret_V_15_reg_5716 <= ret_V_15_fu_2796_p2;
        ret_V_1_reg_5398 <= ret_V_1_fu_1330_p2;
        ret_V_1_reg_5398_pp0_iter4_reg <= ret_V_1_reg_5398;
        ret_V_2_reg_5406 <= ret_V_2_fu_1340_p2;
        ret_V_3_reg_5414 <= ret_V_3_fu_1350_p2;
        ret_V_3_reg_5414_pp0_iter4_reg <= ret_V_3_reg_5414;
        ret_V_4_reg_5422 <= ret_V_4_fu_1360_p2;
        ret_V_5_reg_5430 <= ret_V_5_fu_1370_p2;
        ret_V_5_reg_5430_pp0_iter4_reg <= ret_V_5_reg_5430;
        ret_V_5_reg_5430_pp0_iter5_reg <= ret_V_5_reg_5430_pp0_iter4_reg;
        ret_V_6_reg_5438 <= ret_V_6_fu_1380_p2;
        ret_V_6_reg_5438_pp0_iter4_reg <= ret_V_6_reg_5438;
        ret_V_7_reg_5446 <= ret_V_7_fu_1390_p2;
        ret_V_7_reg_5446_pp0_iter4_reg <= ret_V_7_reg_5446;
        ret_V_7_reg_5446_pp0_iter5_reg <= ret_V_7_reg_5446_pp0_iter4_reg;
        ret_V_8_reg_5454 <= ret_V_8_fu_1400_p2;
        ret_V_8_reg_5454_pp0_iter4_reg <= ret_V_8_reg_5454;
        ret_V_9_reg_5462 <= ret_V_9_fu_1410_p2;
        ret_V_reg_5388 <= ret_V_fu_1320_p2;
        select_ln162_1_reg_5511 <= select_ln162_1_fu_1470_p3;
        select_ln169_5_reg_5521 <= select_ln169_5_fu_1630_p3;
        select_ln202_reg_5908 <= select_ln202_fu_4762_p3;
        select_ln49_4_reg_5601 <= select_ln49_4_fu_2150_p3;
        select_ln49_reg_5589 <= select_ln49_fu_2038_p3;
        select_ln50_4_reg_5607 <= select_ln50_4_fu_2164_p3;
        select_ln50_reg_5595 <= select_ln50_fu_2052_p3;
        select_ln54_1_reg_5625 <= select_ln54_1_fu_2206_p3;
        select_ln54_2_reg_5641 <= select_ln54_2_fu_2234_p3;
        select_ln54_3_reg_5653 <= select_ln54_3_fu_2262_p3;
        select_ln54_reg_5613 <= select_ln54_fu_2178_p3;
        select_ln55_1_reg_5633 <= select_ln55_1_fu_2220_p3;
        select_ln55_2_reg_5647 <= select_ln55_2_fu_2248_p3;
        select_ln55_3_reg_5661 <= select_ln55_3_fu_2276_p3;
        select_ln55_reg_5619 <= select_ln55_fu_2192_p3;
        select_ln59_3_reg_5745 <= select_ln59_3_fu_3570_p3;
        select_ln59_4_reg_5759 <= select_ln59_4_fu_3595_p3;
        select_ln59_5_reg_5775 <= select_ln59_5_fu_3623_p3;
        select_ln59_6_reg_5791 <= select_ln59_6_fu_3650_p3;
        select_ln59_6_reg_5791_pp0_iter5_reg <= select_ln59_6_reg_5791;
        select_ln59_7_reg_5807 <= select_ln59_7_fu_3674_p3;
        select_ln59_7_reg_5807_pp0_iter5_reg <= select_ln59_7_reg_5807;
        select_ln59_reg_5669 <= select_ln59_fu_2290_p3;
        select_ln60_3_reg_5752 <= select_ln60_3_fu_3582_p3;
        select_ln60_4_reg_5767 <= select_ln60_4_fu_3609_p3;
        select_ln60_5_reg_5783 <= select_ln60_5_fu_3637_p3;
        select_ln60_6_reg_5799 <= select_ln60_6_fu_3662_p3;
        select_ln60_6_reg_5799_pp0_iter5_reg <= select_ln60_6_reg_5799;
        select_ln60_7_reg_5815 <= select_ln60_7_fu_3686_p3;
        select_ln60_7_reg_5815_pp0_iter5_reg <= select_ln60_7_reg_5815;
        select_ln60_reg_5676 <= select_ln60_fu_2304_p3;
        select_ln92_3_reg_5848 <= select_ln92_3_fu_4006_p3;
        select_ln92_9_reg_5893 <= select_ln92_9_fu_4474_p3;
        src_buf_V_61_reg_5371 <= src_buf_V_61_fu_1291_p3;
        src_buf_V_62_reg_5376 <= src_buf_V_62_fu_1298_p3;
        src_buf_V_64_reg_5703 <= src_buf_V_64_fu_2593_p3;
        trunc_ln77_2_reg_5833 <= trunc_ln77_2_fu_3872_p1;
        trunc_ln77_5_reg_5878 <= trunc_ln77_5_fu_4342_p1;
        zext_ln1496_reg_5381[7 : 0] <= zext_ln1496_fu_1312_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_921_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln281_reg_5283 <= and_ln281_fu_939_p2;
        icmp_ln1027_2_reg_5272 <= icmp_ln1027_2_fu_933_p2;
        icmp_ln1031_1_reg_5288 <= icmp_ln1031_1_fu_945_p2;
        icmp_ln1031_2_reg_5293 <= icmp_ln1031_2_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln281_reg_5283_pp0_iter1_reg <= and_ln281_reg_5283;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_reg_5260 <= ap_sig_allocacmp_col_V;
        col_V_reg_5260_pp0_iter1_reg <= col_V_reg_5260;
        icmp_ln1027_2_reg_5272_pp0_iter1_reg <= icmp_ln1027_2_reg_5272;
        icmp_ln1031_1_reg_5288_pp0_iter1_reg <= icmp_ln1031_1_reg_5288;
        icmp_ln1031_2_reg_5293_pp0_iter1_reg <= icmp_ln1031_2_reg_5293;
        p_threshold_cast_cast_reg_5239[7 : 0] <= p_threshold_cast_cast_fu_721_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_i_reg_5338 == 1'd0))) begin
        src_buf_V_38_load_reg_5693 <= src_buf_V_38_fu_216;
        src_buf_V_44_load_reg_5698 <= src_buf_V_44_fu_236;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_921_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_V = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V = col_V_9_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_3_ce1 = 1'b1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_3_we1 = 1'b1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_4_ce1 = 1'b1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_4_we1 = 1'b1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_5_ce1 = 1'b1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_5_we1 = 1'b1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_6_ce1 = 1'b1;
    end else begin
        buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_6_we1 = 1'b1;
    end else begin
        buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_7_ce0 = 1'b1;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_7_ce1 = 1'b1;
    end else begin
        buf_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_7_we1 = 1'b1;
    end else begin
        buf_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_8_ce0 = 1'b1;
    end else begin
        buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_8_ce1 = 1'b1;
    end else begin
        buf_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd6)) | ((1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd7))))) begin
        buf_V_8_we1 = 1'b1;
    end else begin
        buf_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_ce1 = 1'b1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (row_ind_V_30_cast_read_reg_5134 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_we1 = 1'b1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln281_reg_5283) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgInput_data1_blk_n = imgInput_data1_empty_n;
    end else begin
        imgInput_data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5283) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgInput_data1_read = 1'b1;
    end else begin
        imgInput_data1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_01084242_out_o = select_ln440_fu_4801_p3;
    end else begin
        p_0_0_01084242_out_o = p_0_0_01084242_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_01084242_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_01084242_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln1031_2_reg_5293_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_dst_data1_blk_n = p_dst_data1_full_n;
    end else begin
        p_dst_data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1031_2_reg_5293_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_dst_data1_write = 1'b1;
    end else begin
        p_dst_data1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_10_fu_4314_p3 = ((icmp_ln76_11_fu_4304_p2[0:0] == 1'b1) ? a0_9_fu_4282_p3 : trunc_ln76_5_fu_4310_p1);

assign a0_11_fu_4494_p3 = ((icmp_ln77_11_reg_5873[0:0] == 1'b1) ? a0_10_reg_5868 : trunc_ln77_5_reg_5878);

assign a0_12_fu_4518_p3 = ((icmp_ln76_13_fu_4508_p2[0:0] == 1'b1) ? a0_11_fu_4494_p3 : trunc_ln76_6_fu_4514_p1);

assign a0_13_fu_4550_p3 = ((icmp_ln77_13_fu_4540_p2[0:0] == 1'b1) ? a0_12_fu_4518_p3 : trunc_ln77_6_fu_4546_p1);

assign a0_14_fu_4582_p3 = ((icmp_ln76_15_fu_4572_p2[0:0] == 1'b1) ? a0_13_fu_4550_p3 : trunc_ln76_7_fu_4578_p1);

assign a0_15_fu_4614_p3 = ((icmp_ln77_15_fu_4604_p2[0:0] == 1'b1) ? a0_14_fu_4582_p3 : trunc_ln77_7_fu_4610_p1);

assign a0_1_fu_3738_p3 = ((icmp_ln77_1_fu_3728_p2[0:0] == 1'b1) ? a0_fu_3707_p3 : trunc_ln77_fu_3734_p1);

assign a0_2_fu_3772_p3 = ((icmp_ln76_3_fu_3762_p2[0:0] == 1'b1) ? a0_1_fu_3738_p3 : trunc_ln76_1_fu_3768_p1);

assign a0_3_fu_3806_p3 = ((icmp_ln77_3_fu_3796_p2[0:0] == 1'b1) ? a0_2_fu_3772_p3 : trunc_ln77_1_fu_3802_p1);

assign a0_4_fu_3840_p3 = ((icmp_ln76_5_fu_3830_p2[0:0] == 1'b1) ? a0_3_fu_3806_p3 : trunc_ln76_2_fu_3836_p1);

assign a0_5_fu_4162_p3 = ((icmp_ln77_5_reg_5828[0:0] == 1'b1) ? a0_4_reg_5823 : trunc_ln77_2_reg_5833);

assign a0_6_fu_4186_p3 = ((icmp_ln76_7_fu_4176_p2[0:0] == 1'b1) ? a0_5_fu_4162_p3 : trunc_ln76_3_fu_4182_p1);

assign a0_7_fu_4218_p3 = ((icmp_ln77_7_fu_4208_p2[0:0] == 1'b1) ? a0_6_fu_4186_p3 : trunc_ln77_3_fu_4214_p1);

assign a0_8_fu_4250_p3 = ((icmp_ln76_9_fu_4240_p2[0:0] == 1'b1) ? a0_7_fu_4218_p3 : trunc_ln76_4_fu_4246_p1);

assign a0_9_fu_4282_p3 = ((icmp_ln77_9_fu_4272_p2[0:0] == 1'b1) ? a0_8_fu_4250_p3 : trunc_ln77_4_fu_4278_p1);

assign a0_fu_3707_p3 = ((icmp_ln76_1_fu_3698_p2[0:0] == 1'b1) ? p_threshold : trunc_ln76_fu_3703_p1);

assign add_ln197_1_fu_2995_p2 = (count_4_fu_2967_p3 + 4'd2);

assign add_ln197_2_fu_3071_p2 = (count_7_fu_3039_p3 + 4'd2);

assign add_ln197_3_fu_3151_p2 = (zext_ln186_fu_3123_p1 + 5'd2);

assign add_ln197_4_fu_3213_p2 = (count_13_fu_3193_p3 + 5'd2);

assign add_ln197_5_fu_3261_p2 = (count_16_fu_3242_p3 + 5'd2);

assign add_ln197_6_fu_4064_p2 = (count_19_reg_5729 + 5'd2);

assign add_ln197_7_fu_4111_p2 = (count_22_fu_4092_p3 + 5'd2);

assign add_ln197_fu_1994_p2 = (count_1_fu_1962_p3 + 4'd2);

assign and_ln192_10_fu_2978_p2 = (or_ln169_2_reg_5516 & icmp_ln192_10_fu_2973_p2);

assign and_ln192_11_fu_3021_p2 = (or_ln169_3_fu_2817_p2 & icmp_ln192_11_fu_3015_p2);

assign and_ln192_12_fu_3053_p2 = (or_ln169_4_fu_2847_p2 & icmp_ln192_12_fu_3047_p2);

assign and_ln192_13_fu_3097_p2 = (or_ln169_5_fu_2879_p2 & icmp_ln192_13_fu_3091_p2);

assign and_ln192_14_fu_3133_p2 = (or_ln169_6_fu_2911_p2 & icmp_ln192_14_fu_3127_p2);

assign and_ln192_15_fu_3176_p2 = (or_ln162_reg_5506 & icmp_ln192_15_fu_3171_p2);

assign and_ln192_17_fu_2000_p2 = (icmp_ln194_fu_1988_p2 & and_ln192_8_fu_1976_p2);

assign and_ln192_18_fu_2962_p2 = (icmp_ln194_1_fu_2957_p2 & and_ln192_9_reg_5578);

assign and_ln192_19_fu_3001_p2 = (icmp_ln194_2_fu_2989_p2 & and_ln192_10_fu_2978_p2);

assign and_ln192_1_fu_1816_p2 = (or_ln162_1_fu_1528_p2 & icmp_ln192_1_fu_1810_p2);

assign and_ln192_20_fu_3033_p2 = (icmp_ln194_3_fu_3027_p2 & and_ln192_11_fu_3021_p2);

assign and_ln192_21_fu_3077_p2 = (icmp_ln194_4_fu_3065_p2 & and_ln192_12_fu_3053_p2);

assign and_ln192_22_fu_3109_p2 = (icmp_ln194_5_fu_3103_p2 & and_ln192_13_fu_3097_p2);

assign and_ln192_23_fu_3157_p2 = (icmp_ln194_6_fu_3145_p2 & and_ln192_14_fu_3133_p2);

assign and_ln192_24_fu_3187_p2 = (icmp_ln194_7_fu_3181_p2 & and_ln192_15_fu_3176_p2);

assign and_ln192_25_fu_3219_p2 = (icmp_ln194_8_fu_3207_p2 & and_ln192_reg_5526);

assign and_ln192_26_fu_3237_p2 = (icmp_ln194_9_fu_3231_p2 & and_ln192_1_reg_5532);

assign and_ln192_27_fu_3267_p2 = (icmp_ln194_10_fu_3255_p2 & and_ln192_2_reg_5538);

assign and_ln192_28_fu_4049_p2 = (icmp_ln194_11_reg_5724 & and_ln192_3_reg_5544_pp0_iter4_reg);

assign and_ln192_29_fu_4069_p2 = (icmp_ln194_12_fu_4058_p2 & and_ln192_4_reg_5550_pp0_iter4_reg);

assign and_ln192_2_fu_1844_p2 = (or_ln162_2_fu_1592_p2 & icmp_ln192_2_fu_1838_p2);

assign and_ln192_30_fu_4087_p2 = (icmp_ln194_13_fu_4081_p2 & and_ln192_5_reg_5556_pp0_iter4_reg);

assign and_ln192_31_fu_4123_p2 = (icmp_ln197_fu_4117_p2 & and_ln192_7_reg_5567_pp0_iter4_reg);

assign and_ln192_3_fu_1856_p2 = (or_ln162_3_fu_1656_p2 & icmp_ln192_3_fu_1850_p2);

assign and_ln192_4_fu_1868_p2 = (or_ln162_4_fu_1688_p2 & icmp_ln192_4_fu_1862_p2);

assign and_ln192_5_fu_1904_p2 = (or_ln162_5_fu_1720_p2 & icmp_ln192_5_fu_1898_p2);

assign and_ln192_6_fu_1916_p2 = (or_ln162_6_fu_1752_p2 & icmp_ln192_6_fu_1910_p2);

assign and_ln192_7_fu_1944_p2 = (or_ln162_7_fu_1784_p2 & icmp_ln192_7_fu_1938_p2);

assign and_ln192_8_fu_1976_p2 = (or_ln169_fu_1496_p2 & icmp_ln192_8_fu_1970_p2);

assign and_ln192_9_fu_2020_p2 = (or_ln169_1_fu_1560_p2 & icmp_ln192_9_fu_2014_p2);

assign and_ln192_fu_1804_p2 = (or_ln162_fu_1464_p2 & icmp_ln192_fu_1798_p2);

assign and_ln202_1_fu_4752_p2 = (xor_ln435_1 & or_ln202_fu_4490_p2);

assign and_ln202_2_fu_4757_p2 = (and_ln435_reg_5332_pp0_iter5_reg & and_ln202_1_fu_4752_p2);

assign and_ln202_fu_4140_p2 = (or_ln202_12_fu_4134_p2 & and_ln192_6_reg_5562_pp0_iter4_reg);

assign and_ln281_fu_939_p2 = (icmp_ln1027_2_fu_933_p2 & cmp_i_i381_i);

assign and_ln435_fu_987_p2 = (icmp_ln1031_fu_982_p2 & and_ln281_reg_5283_pp0_iter1_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln1031_2_reg_5293_pp0_iter6_reg == 1'd1) & (p_dst_data1_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'd1 == and_ln281_reg_5283) & (imgInput_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln1031_2_reg_5293_pp0_iter6_reg == 1'd1) & (p_dst_data1_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'd1 == and_ln281_reg_5283) & (imgInput_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln1031_2_reg_5293_pp0_iter6_reg == 1'd1) & (p_dst_data1_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'd1 == and_ln281_reg_5283) & (imgInput_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'd1 == and_ln281_reg_5283) & (imgInput_data1_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((icmp_ln1031_2_reg_5293_pp0_iter6_reg == 1'd1) & (p_dst_data1_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b0_10_fu_4438_p3 = ((icmp_ln92_9_fu_4432_p2[0:0] == 1'b1) ? b0_9_fu_4414_p3 : select_ln92_7_fu_4426_p3);

assign b0_11_fu_4462_p3 = ((icmp_ln91_11_fu_4456_p2[0:0] == 1'b1) ? b0_10_fu_4438_p3 : select_ln91_9_fu_4450_p3);

assign b0_12_fu_4622_p3 = ((icmp_ln92_11_reg_5898[0:0] == 1'b1) ? b0_11_reg_5888 : select_ln92_9_reg_5893);

assign b0_13_fu_4638_p3 = ((icmp_ln91_13_fu_4632_p2[0:0] == 1'b1) ? b0_12_fu_4622_p3 : select_ln91_11_fu_4627_p3);

assign b0_14_fu_4662_p3 = ((icmp_ln92_13_fu_4656_p2[0:0] == 1'b1) ? b0_13_fu_4638_p3 : select_ln92_11_fu_4650_p3);

assign b0_15_fu_4686_p3 = ((icmp_ln91_15_fu_4680_p2[0:0] == 1'b1) ? b0_14_fu_4662_p3 : select_ln91_13_fu_4674_p3);

assign b0_16_fu_4718_p3 = ((icmp_ln92_15_fu_4704_p2[0:0] == 1'b1) ? trunc_ln92_fu_4710_p1 : trunc_ln92_1_fu_4714_p1);

assign b0_1_fu_3891_p3 = ((icmp_ln91_1_fu_3886_p2[0:0] == 1'b1) ? b0 : select_ln91_1_fu_3881_p3);

assign b0_2_fu_3914_p3 = ((icmp_ln92_1_fu_3908_p2[0:0] == 1'b1) ? b0_1_fu_3891_p3 : select_ln92_1_fu_3902_p3);

assign b0_3_fu_3940_p3 = ((icmp_ln91_3_fu_3934_p2[0:0] == 1'b1) ? b0_2_fu_3914_p3 : select_ln91_fu_3927_p3);

assign b0_4_fu_3966_p3 = ((icmp_ln92_3_fu_3960_p2[0:0] == 1'b1) ? b0_3_fu_3940_p3 : select_ln92_fu_3953_p3);

assign b0_5_fu_3992_p3 = ((icmp_ln91_5_fu_3986_p2[0:0] == 1'b1) ? b0_4_fu_3966_p3 : select_ln91_3_fu_3979_p3);

assign b0_6_fu_4350_p3 = ((icmp_ln92_5_reg_5853[0:0] == 1'b1) ? b0_5_reg_5843 : select_ln92_3_reg_5848);

assign b0_7_fu_4366_p3 = ((icmp_ln91_7_fu_4360_p2[0:0] == 1'b1) ? b0_6_fu_4350_p3 : select_ln91_5_fu_4355_p3);

assign b0_8_fu_4390_p3 = ((icmp_ln92_7_fu_4384_p2[0:0] == 1'b1) ? b0_7_fu_4366_p3 : select_ln92_5_fu_4378_p3);

assign b0_9_fu_4414_p3 = ((icmp_ln91_9_fu_4408_p2[0:0] == 1'b1) ? b0_8_fu_4390_p3 : select_ln91_7_fu_4402_p3);

assign buf_V_3_address0 = conv_i188_i_fu_972_p1;

assign buf_V_3_address1 = zext_ln541_fu_962_p1;

assign buf_V_3_d1 = imgInput_data1_dout;

assign buf_V_4_address0 = conv_i188_i_fu_972_p1;

assign buf_V_4_address1 = zext_ln541_fu_962_p1;

assign buf_V_4_d1 = imgInput_data1_dout;

assign buf_V_5_address0 = conv_i188_i_fu_972_p1;

assign buf_V_5_address1 = zext_ln541_fu_962_p1;

assign buf_V_5_d1 = imgInput_data1_dout;

assign buf_V_6_address0 = conv_i188_i_fu_972_p1;

assign buf_V_6_address1 = zext_ln541_fu_962_p1;

assign buf_V_6_d1 = imgInput_data1_dout;

assign buf_V_7_address0 = conv_i188_i_fu_972_p1;

assign buf_V_7_address1 = zext_ln541_fu_962_p1;

assign buf_V_7_d1 = imgInput_data1_dout;

assign buf_V_8_address0 = conv_i188_i_fu_972_p1;

assign buf_V_8_address1 = zext_ln541_fu_962_p1;

assign buf_V_8_d1 = imgInput_data1_dout;

assign buf_V_address0 = conv_i188_i_fu_972_p1;

assign buf_V_address1 = zext_ln541_fu_962_p1;

assign buf_V_d1 = imgInput_data1_dout;

assign cmp_i_i_i_fu_992_p2 = ((col_V_reg_5260_pp0_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign col_V_10_fu_927_p2 = (ap_sig_allocacmp_col_V + 13'd1);

assign conv_i188_i_fu_972_p1 = col_V_reg_5260_pp0_iter1_reg;

assign core_fu_4746_p2 = ($signed(select_ln94_fu_4738_p3) + $signed(8'd255));

assign count_10_fu_3115_p3 = ((and_ln192_13_fu_3097_p2[0:0] == 1'b1) ? count_9_fu_3083_p3 : 4'd1);

assign count_11_fu_3139_p2 = (zext_ln186_fu_3123_p1 + 5'd1);

assign count_12_fu_3163_p3 = ((and_ln192_14_fu_3133_p2[0:0] == 1'b1) ? add_ln197_3_fu_3151_p2 : 5'd2);

assign count_13_fu_3193_p3 = ((and_ln192_15_fu_3176_p2[0:0] == 1'b1) ? count_12_fu_3163_p3 : 5'd1);

assign count_14_fu_3201_p2 = (count_13_fu_3193_p3 + 5'd1);

assign count_15_fu_3224_p3 = ((and_ln192_reg_5526[0:0] == 1'b1) ? add_ln197_4_fu_3213_p2 : 5'd2);

assign count_16_fu_3242_p3 = ((and_ln192_1_reg_5532[0:0] == 1'b1) ? count_15_fu_3224_p3 : 5'd1);

assign count_17_fu_3249_p2 = (count_16_fu_3242_p3 + 5'd1);

assign count_18_fu_3272_p3 = ((and_ln192_2_reg_5538[0:0] == 1'b1) ? add_ln197_5_fu_3261_p2 : 5'd2);

assign count_19_fu_3285_p3 = ((and_ln192_3_reg_5544[0:0] == 1'b1) ? count_18_fu_3272_p3 : 5'd1);

assign count_1_fu_1962_p3 = ((and_ln192_7_fu_1944_p2[0:0] == 1'b1) ? count_fu_1930_p3 : 4'd1);

assign count_20_fu_4053_p2 = (count_19_reg_5729 + 5'd1);

assign count_21_fu_4074_p3 = ((and_ln192_4_reg_5550_pp0_iter4_reg[0:0] == 1'b1) ? add_ln197_6_fu_4064_p2 : 5'd2);

assign count_22_fu_4092_p3 = ((and_ln192_5_reg_5556_pp0_iter4_reg[0:0] == 1'b1) ? count_21_fu_4074_p3 : 5'd1);

assign count_23_fu_4099_p2 = (count_22_fu_4092_p3 + 5'd1);

assign count_2_fu_1982_p2 = (count_1_fu_1962_p3 + 4'd1);

assign count_3_fu_2006_p3 = ((and_ln192_8_fu_1976_p2[0:0] == 1'b1) ? add_ln197_fu_1994_p2 : 4'd2);

assign count_4_fu_2967_p3 = ((and_ln192_9_reg_5578[0:0] == 1'b1) ? count_3_reg_5572 : 4'd1);

assign count_5_fu_2983_p2 = (count_4_fu_2967_p3 + 4'd1);

assign count_6_fu_3007_p3 = ((and_ln192_10_fu_2978_p2[0:0] == 1'b1) ? add_ln197_1_fu_2995_p2 : 4'd2);

assign count_7_fu_3039_p3 = ((and_ln192_11_fu_3021_p2[0:0] == 1'b1) ? count_6_fu_3007_p3 : 4'd1);

assign count_8_fu_3059_p2 = (count_7_fu_3039_p3 + 4'd1);

assign count_9_fu_3083_p3 = ((and_ln192_12_fu_3053_p2[0:0] == 1'b1) ? add_ln197_2_fu_3071_p2 : 4'd2);

assign count_fu_1930_p3 = ((and_ln192_6_fu_1916_p2[0:0] == 1'b1) ? select_ln197_3_fu_1922_p3 : 4'd2);

assign icmp_ln1027_2_fu_933_p2 = ((zext_ln1027_fu_913_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_921_p2 = ((op2_assign > zext_ln1027_2_fu_917_p1) ? 1'b1 : 1'b0);

assign icmp_ln1031_1_fu_945_p2 = ((zext_ln1027_fu_913_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1031_2_fu_951_p2 = ((ap_sig_allocacmp_col_V > 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_982_p2 = ((col_V_reg_5260_pp0_iter1_reg > 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_1510_p2 = (($signed(ret_V_1_fu_1330_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_1574_p2 = (($signed(ret_V_2_fu_1340_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_3_fu_1638_p2 = (($signed(ret_V_3_fu_1350_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_4_fu_1670_p2 = (($signed(ret_V_4_fu_1360_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_5_fu_1702_p2 = (($signed(ret_V_5_fu_1370_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_6_fu_1734_p2 = (($signed(ret_V_6_fu_1380_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_7_fu_1766_p2 = (($signed(ret_V_7_fu_1390_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_1446_p2 = (($signed(ret_V_fu_1320_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_1515_p2 = (($signed(ret_V_1_fu_1330_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_2_fu_1579_p2 = (($signed(ret_V_2_fu_1340_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_3_fu_1643_p2 = (($signed(ret_V_3_fu_1350_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_4_fu_1675_p2 = (($signed(ret_V_4_fu_1360_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_5_fu_1707_p2 = (($signed(ret_V_5_fu_1370_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_6_fu_1739_p2 = (($signed(ret_V_6_fu_1380_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_7_fu_1771_p2 = (($signed(ret_V_7_fu_1390_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_1451_p2 = (($signed(ret_V_fu_1320_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_1542_p2 = (($signed(ret_V_9_fu_1410_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_1606_p2 = (($signed(ret_V_10_fu_1420_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2801_p2 = (($signed(ret_V_11_reg_5478) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2831_p2 = (($signed(ret_V_12_reg_5492) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_2861_p2 = (($signed(ret_V_13_fu_2778_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_2893_p2 = (($signed(ret_V_14_fu_2787_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_2925_p2 = (($signed(ret_V_15_fu_2796_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_1478_p2 = (($signed(ret_V_8_fu_1400_p2) > $signed(p_threshold_cast_cast_reg_5239)) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_1547_p2 = (($signed(ret_V_9_fu_1410_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_1611_p2 = (($signed(ret_V_10_fu_1420_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_3_fu_2805_p2 = (($signed(ret_V_11_reg_5478) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_4_fu_2835_p2 = (($signed(ret_V_12_reg_5492) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_5_fu_2866_p2 = (($signed(ret_V_13_fu_2778_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_6_fu_2898_p2 = (($signed(ret_V_14_fu_2787_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_7_fu_2930_p2 = (($signed(ret_V_15_fu_2796_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_1483_p2 = (($signed(ret_V_8_fu_1400_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln192_10_fu_2973_p2 = ((select_ln169_5_reg_5521 == select_ln169_7_fu_2823_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_11_fu_3015_p2 = ((select_ln169_7_fu_2823_p3 == select_ln169_9_fu_2853_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_12_fu_3047_p2 = ((select_ln169_9_fu_2853_p3 == select_ln169_11_fu_2885_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_13_fu_3091_p2 = ((select_ln169_11_fu_2885_p3 == select_ln169_13_fu_2917_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_14_fu_3127_p2 = ((select_ln169_13_fu_2917_p3 == select_ln169_15_fu_2949_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_15_fu_3171_p2 = ((select_ln169_15_fu_2949_p3 == select_ln162_1_reg_5511) ? 1'b1 : 1'b0);

assign icmp_ln192_1_fu_1810_p2 = ((select_ln162_3_fu_1534_p3 == select_ln162_5_fu_1598_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_2_fu_1838_p2 = ((select_ln162_5_fu_1598_p3 == select_ln162_7_fu_1662_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_3_fu_1850_p2 = ((select_ln162_7_fu_1662_p3 == select_ln162_9_fu_1694_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_4_fu_1862_p2 = ((select_ln162_9_fu_1694_p3 == select_ln162_11_fu_1726_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_5_fu_1898_p2 = ((select_ln162_11_fu_1726_p3 == select_ln162_13_fu_1758_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_6_fu_1910_p2 = ((select_ln162_13_fu_1758_p3 == select_ln162_15_fu_1790_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_7_fu_1938_p2 = ((select_ln162_15_fu_1790_p3 == select_ln169_1_fu_1502_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_8_fu_1970_p2 = ((select_ln169_1_fu_1502_p3 == select_ln169_3_fu_1566_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_9_fu_2014_p2 = ((select_ln169_3_fu_1566_p3 == select_ln169_5_fu_1630_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_1798_p2 = ((select_ln162_1_fu_1470_p3 == select_ln162_3_fu_1534_p3) ? 1'b1 : 1'b0);

assign icmp_ln194_10_fu_3255_p2 = ((count_17_fu_3249_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_11_fu_3279_p2 = ((count_18_fu_3272_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_12_fu_4058_p2 = ((count_20_fu_4053_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_13_fu_4081_p2 = ((count_21_fu_4074_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_14_fu_4105_p2 = ((count_23_fu_4099_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_1_fu_2957_p2 = ((count_3_reg_5572 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_2_fu_2989_p2 = ((count_5_fu_2983_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_3_fu_3027_p2 = ((count_6_fu_3007_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_4_fu_3065_p2 = ((count_8_fu_3059_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_5_fu_3103_p2 = ((count_9_fu_3083_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_6_fu_3145_p2 = ((count_11_fu_3139_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_7_fu_3181_p2 = ((count_12_fu_3163_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_8_fu_3207_p2 = ((count_14_fu_3201_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_9_fu_3231_p2 = ((count_15_fu_3224_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_1988_p2 = ((count_2_fu_1982_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_4117_p2 = ((add_ln197_7_fu_4111_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_2060_p2 = (($signed(ret_V_3_fu_1350_p2) < $signed(ret_V_4_fu_1360_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_2088_p2 = (($signed(ret_V_5_fu_1370_p2) < $signed(ret_V_6_fu_1380_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_2116_p2 = (($signed(ret_V_7_fu_1390_p2) < $signed(ret_V_8_fu_1400_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_2144_p2 = (($signed(ret_V_9_fu_1410_p2) < $signed(ret_V_10_fu_1420_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_5_fu_3345_p2 = (($signed(ret_V_11_reg_5478) < $signed(ret_V_12_reg_5492)) ? 1'b1 : 1'b0);

assign icmp_ln49_6_fu_3365_p2 = (($signed(ret_V_13_fu_2778_p2) < $signed(ret_V_14_fu_2787_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_7_fu_3393_p2 = (($signed(ret_V_15_fu_2796_p2) < $signed(ret_V_reg_5388)) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2032_p2 = (($signed(ret_V_1_fu_1330_p2) < $signed(ret_V_2_fu_1340_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_2074_p2 = (($signed(ret_V_3_fu_1350_p2) > $signed(ret_V_4_fu_1360_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_2102_p2 = (($signed(ret_V_5_fu_1370_p2) > $signed(ret_V_6_fu_1380_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_2130_p2 = (($signed(ret_V_7_fu_1390_p2) > $signed(ret_V_8_fu_1400_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_2158_p2 = (($signed(ret_V_9_fu_1410_p2) > $signed(ret_V_10_fu_1420_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_5_fu_3355_p2 = (($signed(ret_V_11_reg_5478) > $signed(ret_V_12_reg_5492)) ? 1'b1 : 1'b0);

assign icmp_ln50_6_fu_3379_p2 = (($signed(ret_V_13_fu_2778_p2) > $signed(ret_V_14_fu_2787_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_7_fu_3405_p2 = (($signed(ret_V_15_fu_2796_p2) > $signed(ret_V_reg_5388)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_2046_p2 = (($signed(ret_V_1_fu_1330_p2) > $signed(ret_V_2_fu_1340_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_2200_p2 = (($signed(select_ln49_1_fu_2066_p3) < $signed(select_ln49_2_fu_2094_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_2228_p2 = (($signed(select_ln49_2_fu_2094_p3) < $signed(select_ln49_3_fu_2122_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_2256_p2 = (($signed(select_ln49_3_fu_2122_p3) < $signed(select_ln49_4_fu_2150_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_3417_p2 = (($signed(select_ln49_4_reg_5601) < $signed(select_ln49_5_fu_3349_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_3441_p2 = (($signed(select_ln49_5_fu_3349_p3) < $signed(select_ln49_6_fu_3371_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_3469_p2 = (($signed(select_ln49_6_fu_3371_p3) < $signed(select_ln49_7_fu_3398_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_3497_p2 = (($signed(select_ln49_7_fu_3398_p3) < $signed(select_ln49_reg_5589)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_2172_p2 = (($signed(select_ln49_fu_2038_p3) < $signed(select_ln49_1_fu_2066_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_2214_p2 = (($signed(select_ln50_1_fu_2080_p3) > $signed(select_ln50_2_fu_2108_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_2242_p2 = (($signed(select_ln50_2_fu_2108_p3) > $signed(select_ln50_3_fu_2136_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_2270_p2 = (($signed(select_ln50_3_fu_2136_p3) > $signed(select_ln50_4_fu_2164_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_3429_p2 = (($signed(select_ln50_4_reg_5607) > $signed(select_ln50_5_fu_3359_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_3455_p2 = (($signed(select_ln50_5_fu_3359_p3) > $signed(select_ln50_6_fu_3385_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_3483_p2 = (($signed(select_ln50_6_fu_3385_p3) > $signed(select_ln50_7_fu_3410_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_3509_p2 = (($signed(select_ln50_7_fu_3410_p3) > $signed(select_ln50_reg_5595)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_2186_p2 = (($signed(select_ln50_fu_2052_p3) > $signed(select_ln50_1_fu_2080_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_3521_p2 = (($signed(select_ln54_1_reg_5625) < $signed(select_ln54_3_reg_5653)) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3541_p2 = (($signed(select_ln54_2_reg_5641) < $signed(select_ln54_4_fu_3422_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3565_p2 = (($signed(select_ln54_3_reg_5653) < $signed(select_ln54_5_fu_3447_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_3589_p2 = (($signed(select_ln54_4_fu_3422_p3) < $signed(select_ln54_6_fu_3475_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_3617_p2 = (($signed(select_ln54_5_fu_3447_p3) < $signed(select_ln54_7_fu_3502_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_3645_p2 = (($signed(select_ln54_6_fu_3475_p3) < $signed(select_ln54_reg_5613)) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_3669_p2 = (($signed(select_ln54_7_fu_3502_p3) < $signed(select_ln54_1_reg_5625)) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_2284_p2 = (($signed(select_ln54_fu_2178_p3) < $signed(select_ln54_2_fu_2234_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_3531_p2 = (($signed(select_ln55_1_reg_5633) > $signed(select_ln55_3_reg_5661)) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_3553_p2 = (($signed(select_ln55_2_reg_5647) > $signed(select_ln55_4_fu_3434_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_3577_p2 = (($signed(select_ln55_3_reg_5661) > $signed(select_ln55_5_fu_3461_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_3603_p2 = (($signed(select_ln55_4_fu_3434_p3) > $signed(select_ln55_6_fu_3489_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_3631_p2 = (($signed(select_ln55_5_fu_3461_p3) > $signed(select_ln55_7_fu_3514_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_3657_p2 = (($signed(select_ln55_6_fu_3489_p3) > $signed(select_ln55_reg_5619)) ? 1'b1 : 1'b0);

assign icmp_ln60_7_fu_3681_p2 = (($signed(select_ln55_7_fu_3514_p3) > $signed(select_ln55_1_reg_5633)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_2298_p2 = (($signed(select_ln55_fu_2192_p3) > $signed(select_ln55_2_fu_2248_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_10_fu_4294_p2 = (($signed(ret_V_10_reg_5470_pp0_iter4_reg) > $signed(select_ln59_5_reg_5775)) ? 1'b1 : 1'b0);

assign icmp_ln76_11_fu_4304_p2 = (($signed(zext_ln76_4_fu_4290_p1) > $signed(select_ln76_10_fu_4298_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_12_fu_4346_p2 = (($signed(ret_V_12_reg_5492_pp0_iter4_reg) > $signed(select_ln59_6_reg_5791)) ? 1'b1 : 1'b0);

assign icmp_ln76_13_fu_4508_p2 = (($signed(zext_ln76_5_fu_4499_p1) > $signed(select_ln76_12_fu_4503_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_14_fu_4562_p2 = (($signed(ret_V_14_reg_5708_pp0_iter5_reg) > $signed(select_ln59_7_reg_5807_pp0_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_15_fu_4572_p2 = (($signed(zext_ln76_6_fu_4558_p1) > $signed(select_ln76_14_fu_4566_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_3698_p2 = (($signed(p_threshold_cast_cast_reg_5239) > $signed(select_ln76_fu_3693_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_3750_p2 = (($signed(ret_V_2_reg_5406) > $signed(select_ln59_1_fu_3525_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_3762_p2 = (($signed(zext_ln76_fu_3746_p1) > $signed(select_ln76_2_fu_3755_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_4_fu_3818_p2 = (($signed(ret_V_4_reg_5422) > $signed(select_ln59_2_fu_3546_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_5_fu_3830_p2 = (($signed(zext_ln76_1_fu_3814_p1) > $signed(select_ln76_4_fu_3823_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_3876_p2 = (($signed(ret_V_6_reg_5438) > $signed(select_ln59_3_fu_3570_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_4176_p2 = (($signed(zext_ln76_2_fu_4167_p1) > $signed(select_ln76_6_fu_4171_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_8_fu_4230_p2 = (($signed(ret_V_8_reg_5454_pp0_iter4_reg) > $signed(select_ln59_4_reg_5759)) ? 1'b1 : 1'b0);

assign icmp_ln76_9_fu_4240_p2 = (($signed(zext_ln76_3_fu_4226_p1) > $signed(select_ln76_8_fu_4234_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_2312_p2 = (($signed(ret_V_fu_1320_p2) > $signed(select_ln59_fu_2290_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_10_fu_4326_p2 = (($signed(ret_V_3_reg_5414_pp0_iter4_reg) > $signed(select_ln59_5_reg_5775)) ? 1'b1 : 1'b0);

assign icmp_ln77_11_fu_4336_p2 = (($signed(zext_ln77_5_fu_4322_p1) > $signed(select_ln77_10_fu_4330_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_12_fu_4530_p2 = (($signed(ret_V_5_reg_5430_pp0_iter5_reg) > $signed(select_ln59_6_reg_5791_pp0_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_13_fu_4540_p2 = (($signed(zext_ln77_6_fu_4526_p1) > $signed(select_ln77_12_fu_4534_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_14_fu_4594_p2 = (($signed(ret_V_7_reg_5446_pp0_iter5_reg) > $signed(select_ln59_7_reg_5807_pp0_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_15_fu_4604_p2 = (($signed(zext_ln77_7_fu_4590_p1) > $signed(select_ln77_14_fu_4598_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_3728_p2 = (($signed(zext_ln77_fu_3714_p1) > $signed(select_ln77_fu_3722_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_3784_p2 = (($signed(ret_V_11_reg_5478) > $signed(select_ln59_1_fu_3525_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_3796_p2 = (($signed(zext_ln77_1_fu_3780_p1) > $signed(select_ln77_2_fu_3789_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_3852_p2 = (($signed(ret_V_13_fu_2778_p2) > $signed(select_ln59_2_fu_3546_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_3866_p2 = (($signed(zext_ln77_2_fu_3848_p1) > $signed(select_ln77_4_fu_3858_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_4198_p2 = (($signed(ret_V_15_reg_5716) > $signed(select_ln59_3_reg_5745)) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_4208_p2 = (($signed(zext_ln77_3_fu_4194_p1) > $signed(select_ln77_6_fu_4202_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_8_fu_4262_p2 = (($signed(ret_V_1_reg_5398_pp0_iter4_reg) > $signed(select_ln59_4_reg_5759)) ? 1'b1 : 1'b0);

assign icmp_ln77_9_fu_4272_p2 = (($signed(zext_ln77_4_fu_4258_p1) > $signed(select_ln77_8_fu_4266_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_3718_p2 = (($signed(ret_V_9_reg_5462) > $signed(select_ln59_reg_5669)) ? 1'b1 : 1'b0);

assign icmp_ln91_10_fu_4446_p2 = (($signed(ret_V_10_reg_5470_pp0_iter4_reg) < $signed(select_ln60_5_reg_5783)) ? 1'b1 : 1'b0);

assign icmp_ln91_11_fu_4456_p2 = (($signed(b0_10_fu_4438_p3) < $signed(select_ln91_9_fu_4450_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_12_fu_4486_p2 = (($signed(ret_V_12_reg_5492_pp0_iter4_reg) < $signed(select_ln60_6_reg_5799)) ? 1'b1 : 1'b0);

assign icmp_ln91_13_fu_4632_p2 = (($signed(b0_12_fu_4622_p3) < $signed(select_ln91_11_fu_4627_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_14_fu_4670_p2 = (($signed(ret_V_14_reg_5708_pp0_iter5_reg) < $signed(select_ln60_7_reg_5815_pp0_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_15_fu_4680_p2 = (($signed(b0_14_fu_4662_p3) < $signed(select_ln91_13_fu_4674_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_3886_p2 = (($signed(select_ln91_1_fu_3881_p3) > $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_3922_p2 = (($signed(ret_V_2_reg_5406) < $signed(select_ln60_1_fu_3535_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_3934_p2 = (($signed(b0_2_fu_3914_p3) < $signed(select_ln91_fu_3927_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_4_fu_3974_p2 = (($signed(ret_V_4_reg_5422) < $signed(select_ln60_2_fu_3558_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_5_fu_3986_p2 = (($signed(b0_4_fu_3966_p3) < $signed(select_ln91_3_fu_3979_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_6_fu_4020_p2 = (($signed(ret_V_6_reg_5438) < $signed(select_ln60_3_fu_3582_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_7_fu_4360_p2 = (($signed(b0_6_fu_4350_p3) < $signed(select_ln91_5_fu_4355_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_8_fu_4398_p2 = (($signed(ret_V_8_reg_5454_pp0_iter4_reg) < $signed(select_ln60_4_reg_5767)) ? 1'b1 : 1'b0);

assign icmp_ln91_9_fu_4408_p2 = (($signed(b0_8_fu_4390_p3) < $signed(select_ln91_7_fu_4402_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_2318_p2 = (($signed(ret_V_fu_1320_p2) < $signed(select_ln60_fu_2304_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_10_fu_4470_p2 = (($signed(ret_V_3_reg_5414_pp0_iter4_reg) < $signed(select_ln60_5_reg_5783)) ? 1'b1 : 1'b0);

assign icmp_ln92_11_fu_4480_p2 = (($signed(b0_11_fu_4462_p3) < $signed(select_ln92_9_fu_4474_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_12_fu_4646_p2 = (($signed(ret_V_5_reg_5430_pp0_iter5_reg) < $signed(select_ln60_6_reg_5799_pp0_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_13_fu_4656_p2 = (($signed(b0_13_fu_4638_p3) < $signed(select_ln92_11_fu_4650_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_14_fu_4694_p2 = (($signed(ret_V_7_reg_5446_pp0_iter5_reg) < $signed(select_ln60_7_reg_5815_pp0_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_15_fu_4704_p2 = (($signed(b0_15_fu_4686_p3) < $signed(select_ln92_13_fu_4698_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_3908_p2 = (($signed(b0_1_fu_3891_p3) < $signed(select_ln92_1_fu_3902_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_3948_p2 = (($signed(ret_V_11_reg_5478) < $signed(select_ln60_1_fu_3535_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_3_fu_3960_p2 = (($signed(b0_3_fu_3940_p3) < $signed(select_ln92_fu_3953_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_4_fu_4000_p2 = (($signed(ret_V_13_fu_2778_p2) < $signed(select_ln60_2_fu_3558_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_5_fu_4014_p2 = (($signed(b0_5_fu_3992_p3) < $signed(select_ln92_3_fu_4006_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_6_fu_4374_p2 = (($signed(ret_V_15_reg_5716) < $signed(select_ln60_3_reg_5752)) ? 1'b1 : 1'b0);

assign icmp_ln92_7_fu_4384_p2 = (($signed(b0_7_fu_4366_p3) < $signed(select_ln92_5_fu_4378_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_8_fu_4422_p2 = (($signed(ret_V_1_reg_5398_pp0_iter4_reg) < $signed(select_ln60_4_reg_5767)) ? 1'b1 : 1'b0);

assign icmp_ln92_9_fu_4432_p2 = (($signed(b0_9_fu_4414_p3) < $signed(select_ln92_7_fu_4426_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_3898_p2 = (($signed(ret_V_9_reg_5462) < $signed(select_ln60_reg_5676)) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_4732_p2 = ((a0_15_fu_4614_p3 > sub_ln94_fu_4726_p2) ? 1'b1 : 1'b0);

assign iscorner_1_fu_1956_p2 = (iscorner_fu_1950_p2 & and_ln192_7_fu_1944_p2);

assign iscorner_fu_1950_p2 = ((count_fu_1930_p3 > 4'd8) ? 1'b1 : 1'b0);

assign or_ln162_1_fu_1528_p2 = (icmp_ln164_1_fu_1515_p2 | icmp_ln162_1_fu_1510_p2);

assign or_ln162_2_fu_1592_p2 = (icmp_ln164_2_fu_1579_p2 | icmp_ln162_2_fu_1574_p2);

assign or_ln162_3_fu_1656_p2 = (icmp_ln164_3_fu_1643_p2 | icmp_ln162_3_fu_1638_p2);

assign or_ln162_4_fu_1688_p2 = (icmp_ln164_4_fu_1675_p2 | icmp_ln162_4_fu_1670_p2);

assign or_ln162_5_fu_1720_p2 = (icmp_ln164_5_fu_1707_p2 | icmp_ln162_5_fu_1702_p2);

assign or_ln162_6_fu_1752_p2 = (icmp_ln164_6_fu_1739_p2 | icmp_ln162_6_fu_1734_p2);

assign or_ln162_7_fu_1784_p2 = (icmp_ln164_7_fu_1771_p2 | icmp_ln162_7_fu_1766_p2);

assign or_ln162_fu_1464_p2 = (icmp_ln164_fu_1451_p2 | icmp_ln162_fu_1446_p2);

assign or_ln169_1_fu_1560_p2 = (icmp_ln171_1_fu_1547_p2 | icmp_ln169_1_fu_1542_p2);

assign or_ln169_2_fu_1624_p2 = (icmp_ln171_2_fu_1611_p2 | icmp_ln169_2_fu_1606_p2);

assign or_ln169_3_fu_2817_p2 = (icmp_ln171_3_fu_2805_p2 | icmp_ln169_3_fu_2801_p2);

assign or_ln169_4_fu_2847_p2 = (icmp_ln171_4_fu_2835_p2 | icmp_ln169_4_fu_2831_p2);

assign or_ln169_5_fu_2879_p2 = (icmp_ln171_5_fu_2866_p2 | icmp_ln169_5_fu_2861_p2);

assign or_ln169_6_fu_2911_p2 = (icmp_ln171_6_fu_2898_p2 | icmp_ln169_6_fu_2893_p2);

assign or_ln169_7_fu_2943_p2 = (icmp_ln171_7_fu_2930_p2 | icmp_ln169_7_fu_2925_p2);

assign or_ln169_fu_1496_p2 = (icmp_ln171_fu_1483_p2 | icmp_ln169_fu_1478_p2);

assign or_ln202_10_fu_3339_p2 = (or_ln202_9_fu_3333_p2 | or_ln202_8_fu_3327_p2);

assign or_ln202_11_fu_4128_p2 = (and_ln192_29_fu_4069_p2 | and_ln192_28_fu_4049_p2);

assign or_ln202_12_fu_4134_p2 = (icmp_ln194_14_fu_4105_p2 | and_ln192_31_fu_4123_p2);

assign or_ln202_13_fu_4145_p2 = (and_ln202_fu_4140_p2 | and_ln192_30_fu_4087_p2);

assign or_ln202_14_fu_4151_p2 = (or_ln202_13_fu_4145_p2 | or_ln202_11_fu_4128_p2);

assign or_ln202_15_fu_4157_p2 = (or_ln202_14_fu_4151_p2 | or_ln202_10_reg_5740);

assign or_ln202_1_fu_2026_p2 = (iscorner_1_fu_1956_p2 | and_ln192_17_fu_2000_p2);

assign or_ln202_2_fu_3292_p2 = (and_ln192_19_fu_3001_p2 | and_ln192_18_fu_2962_p2);

assign or_ln202_3_fu_3298_p2 = (or_ln202_2_fu_3292_p2 | or_ln202_1_reg_5584);

assign or_ln202_4_fu_3303_p2 = (and_ln192_21_fu_3077_p2 | and_ln192_20_fu_3033_p2);

assign or_ln202_5_fu_3309_p2 = (and_ln192_23_fu_3157_p2 | and_ln192_22_fu_3109_p2);

assign or_ln202_6_fu_3315_p2 = (or_ln202_5_fu_3309_p2 | or_ln202_4_fu_3303_p2);

assign or_ln202_7_fu_3321_p2 = (or_ln202_6_fu_3315_p2 | or_ln202_3_fu_3298_p2);

assign or_ln202_8_fu_3327_p2 = (and_ln192_25_fu_3219_p2 | and_ln192_24_fu_3187_p2);

assign or_ln202_9_fu_3333_p2 = (and_ln192_27_fu_3267_p2 | and_ln192_26_fu_3237_p2);

assign or_ln202_fu_4490_p2 = (or_ln202_7_reg_5735_pp0_iter5_reg | or_ln202_15_reg_5863);

assign or_ln435_fu_4779_p2 = (xor_ln435_fu_4774_p2 | cmp_i_i73_i_not);

assign or_ln440_fu_4796_p2 = (xor_ln1031_fu_4791_p2 | cmp_i_i49_i);

assign p_dst_data1_din = ((or_ln440_fu_4796_p2[0:0] == 1'b1) ? 8'd0 : select_ln435_fu_4784_p3);

assign p_threshold_cast_cast_fu_721_p1 = p_threshold_cast;

assign ret_V_10_fu_1420_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_11_fu_1416_p1);

assign ret_V_11_fu_1430_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_12_fu_1426_p1);

assign ret_V_12_fu_1440_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_13_fu_1436_p1);

assign ret_V_13_fu_2778_p2 = (zext_ln1496_reg_5381 - zext_ln1496_14_fu_2774_p1);

assign ret_V_14_fu_2787_p2 = (zext_ln1496_reg_5381 - zext_ln1496_15_fu_2783_p1);

assign ret_V_15_fu_2796_p2 = (zext_ln1496_reg_5381 - zext_ln1496_16_fu_2792_p1);

assign ret_V_1_fu_1330_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_2_fu_1326_p1);

assign ret_V_2_fu_1340_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_3_fu_1336_p1);

assign ret_V_3_fu_1350_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_4_fu_1346_p1);

assign ret_V_4_fu_1360_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_5_fu_1356_p1);

assign ret_V_5_fu_1370_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_6_fu_1366_p1);

assign ret_V_6_fu_1380_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_7_fu_1376_p1);

assign ret_V_7_fu_1390_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_8_fu_1386_p1);

assign ret_V_8_fu_1400_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_9_fu_1396_p1);

assign ret_V_9_fu_1410_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_10_fu_1406_p1);

assign ret_V_fu_1320_p2 = (zext_ln1496_fu_1312_p1 - zext_ln1496_1_fu_1316_p1);

assign row_ind_V_30_cast_read_reg_5134 = row_ind_V_30_cast;

assign select_ln162_10_fu_1712_p3 = ((icmp_ln162_5_fu_1702_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_11_fu_1726_p3 = ((or_ln162_5_fu_1720_p2[0:0] == 1'b1) ? select_ln162_10_fu_1712_p3 : 2'd0);

assign select_ln162_12_fu_1744_p3 = ((icmp_ln162_6_fu_1734_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_13_fu_1758_p3 = ((or_ln162_6_fu_1752_p2[0:0] == 1'b1) ? select_ln162_12_fu_1744_p3 : 2'd0);

assign select_ln162_14_fu_1776_p3 = ((icmp_ln162_7_fu_1766_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_15_fu_1790_p3 = ((or_ln162_7_fu_1784_p2[0:0] == 1'b1) ? select_ln162_14_fu_1776_p3 : 2'd0);

assign select_ln162_1_fu_1470_p3 = ((or_ln162_fu_1464_p2[0:0] == 1'b1) ? select_ln162_fu_1456_p3 : 2'd0);

assign select_ln162_2_fu_1520_p3 = ((icmp_ln162_1_fu_1510_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_3_fu_1534_p3 = ((or_ln162_1_fu_1528_p2[0:0] == 1'b1) ? select_ln162_2_fu_1520_p3 : 2'd0);

assign select_ln162_4_fu_1584_p3 = ((icmp_ln162_2_fu_1574_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_5_fu_1598_p3 = ((or_ln162_2_fu_1592_p2[0:0] == 1'b1) ? select_ln162_4_fu_1584_p3 : 2'd0);

assign select_ln162_6_fu_1648_p3 = ((icmp_ln162_3_fu_1638_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_7_fu_1662_p3 = ((or_ln162_3_fu_1656_p2[0:0] == 1'b1) ? select_ln162_6_fu_1648_p3 : 2'd0);

assign select_ln162_8_fu_1680_p3 = ((icmp_ln162_4_fu_1670_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_9_fu_1694_p3 = ((or_ln162_4_fu_1688_p2[0:0] == 1'b1) ? select_ln162_8_fu_1680_p3 : 2'd0);

assign select_ln162_fu_1456_p3 = ((icmp_ln162_fu_1446_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_10_fu_2871_p3 = ((icmp_ln169_5_fu_2861_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_11_fu_2885_p3 = ((or_ln169_5_fu_2879_p2[0:0] == 1'b1) ? select_ln169_10_fu_2871_p3 : 2'd0);

assign select_ln169_12_fu_2903_p3 = ((icmp_ln169_6_fu_2893_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_13_fu_2917_p3 = ((or_ln169_6_fu_2911_p2[0:0] == 1'b1) ? select_ln169_12_fu_2903_p3 : 2'd0);

assign select_ln169_14_fu_2935_p3 = ((icmp_ln169_7_fu_2925_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_15_fu_2949_p3 = ((or_ln169_7_fu_2943_p2[0:0] == 1'b1) ? select_ln169_14_fu_2935_p3 : 2'd0);

assign select_ln169_1_fu_1502_p3 = ((or_ln169_fu_1496_p2[0:0] == 1'b1) ? select_ln169_fu_1488_p3 : 2'd0);

assign select_ln169_2_fu_1552_p3 = ((icmp_ln169_1_fu_1542_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_3_fu_1566_p3 = ((or_ln169_1_fu_1560_p2[0:0] == 1'b1) ? select_ln169_2_fu_1552_p3 : 2'd0);

assign select_ln169_4_fu_1616_p3 = ((icmp_ln169_2_fu_1606_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_5_fu_1630_p3 = ((or_ln169_2_fu_1624_p2[0:0] == 1'b1) ? select_ln169_4_fu_1616_p3 : 2'd0);

assign select_ln169_6_fu_2809_p3 = ((icmp_ln169_3_fu_2801_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_7_fu_2823_p3 = ((or_ln169_3_fu_2817_p2[0:0] == 1'b1) ? select_ln169_6_fu_2809_p3 : 2'd0);

assign select_ln169_8_fu_2839_p3 = ((icmp_ln169_4_fu_2831_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_9_fu_2853_p3 = ((or_ln169_4_fu_2847_p2[0:0] == 1'b1) ? select_ln169_8_fu_2839_p3 : 2'd0);

assign select_ln169_fu_1488_p3 = ((icmp_ln169_fu_1478_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln192_1_fu_1890_p3 = ((and_ln192_4_fu_1868_p2[0:0] == 1'b1) ? select_ln197_2_fu_1882_p3 : 4'd4);

assign select_ln192_fu_1830_p3 = ((and_ln192_1_fu_1816_p2[0:0] == 1'b1) ? select_ln197_fu_1822_p3 : 4'd7);

assign select_ln197_1_fu_1874_p3 = ((and_ln192_2_fu_1844_p2[0:0] == 1'b1) ? select_ln192_fu_1830_p3 : 4'd6);

assign select_ln197_2_fu_1882_p3 = ((and_ln192_3_fu_1856_p2[0:0] == 1'b1) ? select_ln197_1_fu_1874_p3 : 4'd5);

assign select_ln197_3_fu_1922_p3 = ((and_ln192_5_fu_1904_p2[0:0] == 1'b1) ? select_ln192_1_fu_1890_p3 : 4'd3);

assign select_ln197_fu_1822_p3 = ((and_ln192_fu_1804_p2[0:0] == 1'b1) ? 4'd9 : 4'd8);

assign select_ln202_fu_4762_p3 = ((and_ln202_2_fu_4757_p2[0:0] == 1'b1) ? core_fu_4746_p2 : 8'd0);

assign select_ln435_fu_4784_p3 = ((or_ln435_fu_4779_p2[0:0] == 1'b1) ? p_0_0_01084242_out_i : select_ln202_reg_5908);

assign select_ln440_fu_4801_p3 = ((or_ln440_fu_4796_p2[0:0] == 1'b1) ? 8'd0 : select_ln435_fu_4784_p3);

assign select_ln49_1_fu_2066_p3 = ((icmp_ln49_1_fu_2060_p2[0:0] == 1'b1) ? ret_V_3_fu_1350_p2 : ret_V_4_fu_1360_p2);

assign select_ln49_2_fu_2094_p3 = ((icmp_ln49_2_fu_2088_p2[0:0] == 1'b1) ? ret_V_5_fu_1370_p2 : ret_V_6_fu_1380_p2);

assign select_ln49_3_fu_2122_p3 = ((icmp_ln49_3_fu_2116_p2[0:0] == 1'b1) ? ret_V_7_fu_1390_p2 : ret_V_8_fu_1400_p2);

assign select_ln49_4_fu_2150_p3 = ((icmp_ln49_4_fu_2144_p2[0:0] == 1'b1) ? ret_V_9_fu_1410_p2 : ret_V_10_fu_1420_p2);

assign select_ln49_5_fu_3349_p3 = ((icmp_ln49_5_fu_3345_p2[0:0] == 1'b1) ? ret_V_11_reg_5478 : ret_V_12_reg_5492);

assign select_ln49_6_fu_3371_p3 = ((icmp_ln49_6_fu_3365_p2[0:0] == 1'b1) ? ret_V_13_fu_2778_p2 : ret_V_14_fu_2787_p2);

assign select_ln49_7_fu_3398_p3 = ((icmp_ln49_7_fu_3393_p2[0:0] == 1'b1) ? ret_V_15_fu_2796_p2 : ret_V_reg_5388);

assign select_ln49_fu_2038_p3 = ((icmp_ln49_fu_2032_p2[0:0] == 1'b1) ? ret_V_1_fu_1330_p2 : ret_V_2_fu_1340_p2);

assign select_ln50_1_fu_2080_p3 = ((icmp_ln50_1_fu_2074_p2[0:0] == 1'b1) ? ret_V_3_fu_1350_p2 : ret_V_4_fu_1360_p2);

assign select_ln50_2_fu_2108_p3 = ((icmp_ln50_2_fu_2102_p2[0:0] == 1'b1) ? ret_V_5_fu_1370_p2 : ret_V_6_fu_1380_p2);

assign select_ln50_3_fu_2136_p3 = ((icmp_ln50_3_fu_2130_p2[0:0] == 1'b1) ? ret_V_7_fu_1390_p2 : ret_V_8_fu_1400_p2);

assign select_ln50_4_fu_2164_p3 = ((icmp_ln50_4_fu_2158_p2[0:0] == 1'b1) ? ret_V_9_fu_1410_p2 : ret_V_10_fu_1420_p2);

assign select_ln50_5_fu_3359_p3 = ((icmp_ln50_5_fu_3355_p2[0:0] == 1'b1) ? ret_V_11_reg_5478 : ret_V_12_reg_5492);

assign select_ln50_6_fu_3385_p3 = ((icmp_ln50_6_fu_3379_p2[0:0] == 1'b1) ? ret_V_13_fu_2778_p2 : ret_V_14_fu_2787_p2);

assign select_ln50_7_fu_3410_p3 = ((icmp_ln50_7_fu_3405_p2[0:0] == 1'b1) ? ret_V_15_fu_2796_p2 : ret_V_reg_5388);

assign select_ln50_fu_2052_p3 = ((icmp_ln50_fu_2046_p2[0:0] == 1'b1) ? ret_V_1_fu_1330_p2 : ret_V_2_fu_1340_p2);

assign select_ln54_1_fu_2206_p3 = ((icmp_ln54_1_fu_2200_p2[0:0] == 1'b1) ? select_ln49_1_fu_2066_p3 : select_ln49_2_fu_2094_p3);

assign select_ln54_2_fu_2234_p3 = ((icmp_ln54_2_fu_2228_p2[0:0] == 1'b1) ? select_ln49_2_fu_2094_p3 : select_ln49_3_fu_2122_p3);

assign select_ln54_3_fu_2262_p3 = ((icmp_ln54_3_fu_2256_p2[0:0] == 1'b1) ? select_ln49_3_fu_2122_p3 : select_ln49_4_fu_2150_p3);

assign select_ln54_4_fu_3422_p3 = ((icmp_ln54_4_fu_3417_p2[0:0] == 1'b1) ? select_ln49_4_reg_5601 : select_ln49_5_fu_3349_p3);

assign select_ln54_5_fu_3447_p3 = ((icmp_ln54_5_fu_3441_p2[0:0] == 1'b1) ? select_ln49_5_fu_3349_p3 : select_ln49_6_fu_3371_p3);

assign select_ln54_6_fu_3475_p3 = ((icmp_ln54_6_fu_3469_p2[0:0] == 1'b1) ? select_ln49_6_fu_3371_p3 : select_ln49_7_fu_3398_p3);

assign select_ln54_7_fu_3502_p3 = ((icmp_ln54_7_fu_3497_p2[0:0] == 1'b1) ? select_ln49_7_fu_3398_p3 : select_ln49_reg_5589);

assign select_ln54_fu_2178_p3 = ((icmp_ln54_fu_2172_p2[0:0] == 1'b1) ? select_ln49_fu_2038_p3 : select_ln49_1_fu_2066_p3);

assign select_ln55_1_fu_2220_p3 = ((icmp_ln55_1_fu_2214_p2[0:0] == 1'b1) ? select_ln50_1_fu_2080_p3 : select_ln50_2_fu_2108_p3);

assign select_ln55_2_fu_2248_p3 = ((icmp_ln55_2_fu_2242_p2[0:0] == 1'b1) ? select_ln50_2_fu_2108_p3 : select_ln50_3_fu_2136_p3);

assign select_ln55_3_fu_2276_p3 = ((icmp_ln55_3_fu_2270_p2[0:0] == 1'b1) ? select_ln50_3_fu_2136_p3 : select_ln50_4_fu_2164_p3);

assign select_ln55_4_fu_3434_p3 = ((icmp_ln55_4_fu_3429_p2[0:0] == 1'b1) ? select_ln50_4_reg_5607 : select_ln50_5_fu_3359_p3);

assign select_ln55_5_fu_3461_p3 = ((icmp_ln55_5_fu_3455_p2[0:0] == 1'b1) ? select_ln50_5_fu_3359_p3 : select_ln50_6_fu_3385_p3);

assign select_ln55_6_fu_3489_p3 = ((icmp_ln55_6_fu_3483_p2[0:0] == 1'b1) ? select_ln50_6_fu_3385_p3 : select_ln50_7_fu_3410_p3);

assign select_ln55_7_fu_3514_p3 = ((icmp_ln55_7_fu_3509_p2[0:0] == 1'b1) ? select_ln50_7_fu_3410_p3 : select_ln50_reg_5595);

assign select_ln55_fu_2192_p3 = ((icmp_ln55_fu_2186_p2[0:0] == 1'b1) ? select_ln50_fu_2052_p3 : select_ln50_1_fu_2080_p3);

assign select_ln59_1_fu_3525_p3 = ((icmp_ln59_1_fu_3521_p2[0:0] == 1'b1) ? select_ln54_1_reg_5625 : select_ln54_3_reg_5653);

assign select_ln59_2_fu_3546_p3 = ((icmp_ln59_2_fu_3541_p2[0:0] == 1'b1) ? select_ln54_2_reg_5641 : select_ln54_4_fu_3422_p3);

assign select_ln59_3_fu_3570_p3 = ((icmp_ln59_3_fu_3565_p2[0:0] == 1'b1) ? select_ln54_3_reg_5653 : select_ln54_5_fu_3447_p3);

assign select_ln59_4_fu_3595_p3 = ((icmp_ln59_4_fu_3589_p2[0:0] == 1'b1) ? select_ln54_4_fu_3422_p3 : select_ln54_6_fu_3475_p3);

assign select_ln59_5_fu_3623_p3 = ((icmp_ln59_5_fu_3617_p2[0:0] == 1'b1) ? select_ln54_5_fu_3447_p3 : select_ln54_7_fu_3502_p3);

assign select_ln59_6_fu_3650_p3 = ((icmp_ln59_6_fu_3645_p2[0:0] == 1'b1) ? select_ln54_6_fu_3475_p3 : select_ln54_reg_5613);

assign select_ln59_7_fu_3674_p3 = ((icmp_ln59_7_fu_3669_p2[0:0] == 1'b1) ? select_ln54_7_fu_3502_p3 : select_ln54_1_reg_5625);

assign select_ln59_fu_2290_p3 = ((icmp_ln59_fu_2284_p2[0:0] == 1'b1) ? select_ln54_fu_2178_p3 : select_ln54_2_fu_2234_p3);

assign select_ln60_1_fu_3535_p3 = ((icmp_ln60_1_fu_3531_p2[0:0] == 1'b1) ? select_ln55_1_reg_5633 : select_ln55_3_reg_5661);

assign select_ln60_2_fu_3558_p3 = ((icmp_ln60_2_fu_3553_p2[0:0] == 1'b1) ? select_ln55_2_reg_5647 : select_ln55_4_fu_3434_p3);

assign select_ln60_3_fu_3582_p3 = ((icmp_ln60_3_fu_3577_p2[0:0] == 1'b1) ? select_ln55_3_reg_5661 : select_ln55_5_fu_3461_p3);

assign select_ln60_4_fu_3609_p3 = ((icmp_ln60_4_fu_3603_p2[0:0] == 1'b1) ? select_ln55_4_fu_3434_p3 : select_ln55_6_fu_3489_p3);

assign select_ln60_5_fu_3637_p3 = ((icmp_ln60_5_fu_3631_p2[0:0] == 1'b1) ? select_ln55_5_fu_3461_p3 : select_ln55_7_fu_3514_p3);

assign select_ln60_6_fu_3662_p3 = ((icmp_ln60_6_fu_3657_p2[0:0] == 1'b1) ? select_ln55_6_fu_3489_p3 : select_ln55_reg_5619);

assign select_ln60_7_fu_3686_p3 = ((icmp_ln60_7_fu_3681_p2[0:0] == 1'b1) ? select_ln55_7_fu_3514_p3 : select_ln55_1_reg_5633);

assign select_ln60_fu_2304_p3 = ((icmp_ln60_fu_2298_p2[0:0] == 1'b1) ? select_ln55_fu_2192_p3 : select_ln55_2_fu_2248_p3);

assign select_ln76_10_fu_4298_p3 = ((icmp_ln76_10_fu_4294_p2[0:0] == 1'b1) ? select_ln59_5_reg_5775 : ret_V_10_reg_5470_pp0_iter4_reg);

assign select_ln76_12_fu_4503_p3 = ((icmp_ln76_12_reg_5883[0:0] == 1'b1) ? select_ln59_6_reg_5791_pp0_iter5_reg : ret_V_12_reg_5492_pp0_iter5_reg);

assign select_ln76_14_fu_4566_p3 = ((icmp_ln76_14_fu_4562_p2[0:0] == 1'b1) ? select_ln59_7_reg_5807_pp0_iter5_reg : ret_V_14_reg_5708_pp0_iter5_reg);

assign select_ln76_2_fu_3755_p3 = ((icmp_ln76_2_fu_3750_p2[0:0] == 1'b1) ? select_ln59_1_fu_3525_p3 : ret_V_2_reg_5406);

assign select_ln76_4_fu_3823_p3 = ((icmp_ln76_4_fu_3818_p2[0:0] == 1'b1) ? select_ln59_2_fu_3546_p3 : ret_V_4_reg_5422);

assign select_ln76_6_fu_4171_p3 = ((icmp_ln76_6_reg_5838[0:0] == 1'b1) ? select_ln59_3_reg_5745 : ret_V_6_reg_5438_pp0_iter4_reg);

assign select_ln76_8_fu_4234_p3 = ((icmp_ln76_8_fu_4230_p2[0:0] == 1'b1) ? select_ln59_4_reg_5759 : ret_V_8_reg_5454_pp0_iter4_reg);

assign select_ln76_fu_3693_p3 = ((icmp_ln76_reg_5683[0:0] == 1'b1) ? select_ln59_reg_5669 : ret_V_reg_5388);

assign select_ln77_10_fu_4330_p3 = ((icmp_ln77_10_fu_4326_p2[0:0] == 1'b1) ? select_ln59_5_reg_5775 : ret_V_3_reg_5414_pp0_iter4_reg);

assign select_ln77_12_fu_4534_p3 = ((icmp_ln77_12_fu_4530_p2[0:0] == 1'b1) ? select_ln59_6_reg_5791_pp0_iter5_reg : ret_V_5_reg_5430_pp0_iter5_reg);

assign select_ln77_14_fu_4598_p3 = ((icmp_ln77_14_fu_4594_p2[0:0] == 1'b1) ? select_ln59_7_reg_5807_pp0_iter5_reg : ret_V_7_reg_5446_pp0_iter5_reg);

assign select_ln77_2_fu_3789_p3 = ((icmp_ln77_2_fu_3784_p2[0:0] == 1'b1) ? select_ln59_1_fu_3525_p3 : ret_V_11_reg_5478);

assign select_ln77_4_fu_3858_p3 = ((icmp_ln77_4_fu_3852_p2[0:0] == 1'b1) ? select_ln59_2_fu_3546_p3 : ret_V_13_fu_2778_p2);

assign select_ln77_6_fu_4202_p3 = ((icmp_ln77_6_fu_4198_p2[0:0] == 1'b1) ? select_ln59_3_reg_5745 : ret_V_15_reg_5716);

assign select_ln77_8_fu_4266_p3 = ((icmp_ln77_8_fu_4262_p2[0:0] == 1'b1) ? select_ln59_4_reg_5759 : ret_V_1_reg_5398_pp0_iter4_reg);

assign select_ln77_fu_3722_p3 = ((icmp_ln77_fu_3718_p2[0:0] == 1'b1) ? select_ln59_reg_5669 : ret_V_9_reg_5462);

assign select_ln91_11_fu_4627_p3 = ((icmp_ln91_12_reg_5903[0:0] == 1'b1) ? select_ln60_6_reg_5799_pp0_iter5_reg : ret_V_12_reg_5492_pp0_iter5_reg);

assign select_ln91_13_fu_4674_p3 = ((icmp_ln91_14_fu_4670_p2[0:0] == 1'b1) ? select_ln60_7_reg_5815_pp0_iter5_reg : ret_V_14_reg_5708_pp0_iter5_reg);

assign select_ln91_1_fu_3881_p3 = ((icmp_ln91_reg_5688[0:0] == 1'b1) ? select_ln60_reg_5676 : ret_V_reg_5388);

assign select_ln91_3_fu_3979_p3 = ((icmp_ln91_4_fu_3974_p2[0:0] == 1'b1) ? select_ln60_2_fu_3558_p3 : ret_V_4_reg_5422);

assign select_ln91_5_fu_4355_p3 = ((icmp_ln91_6_reg_5858[0:0] == 1'b1) ? select_ln60_3_reg_5752 : ret_V_6_reg_5438_pp0_iter4_reg);

assign select_ln91_7_fu_4402_p3 = ((icmp_ln91_8_fu_4398_p2[0:0] == 1'b1) ? select_ln60_4_reg_5767 : ret_V_8_reg_5454_pp0_iter4_reg);

assign select_ln91_9_fu_4450_p3 = ((icmp_ln91_10_fu_4446_p2[0:0] == 1'b1) ? select_ln60_5_reg_5783 : ret_V_10_reg_5470_pp0_iter4_reg);

assign select_ln91_fu_3927_p3 = ((icmp_ln91_2_fu_3922_p2[0:0] == 1'b1) ? select_ln60_1_fu_3535_p3 : ret_V_2_reg_5406);

assign select_ln92_11_fu_4650_p3 = ((icmp_ln92_12_fu_4646_p2[0:0] == 1'b1) ? select_ln60_6_reg_5799_pp0_iter5_reg : ret_V_5_reg_5430_pp0_iter5_reg);

assign select_ln92_13_fu_4698_p3 = ((icmp_ln92_14_fu_4694_p2[0:0] == 1'b1) ? select_ln60_7_reg_5815_pp0_iter5_reg : ret_V_7_reg_5446_pp0_iter5_reg);

assign select_ln92_1_fu_3902_p3 = ((icmp_ln92_fu_3898_p2[0:0] == 1'b1) ? select_ln60_reg_5676 : ret_V_9_reg_5462);

assign select_ln92_3_fu_4006_p3 = ((icmp_ln92_4_fu_4000_p2[0:0] == 1'b1) ? select_ln60_2_fu_3558_p3 : ret_V_13_fu_2778_p2);

assign select_ln92_5_fu_4378_p3 = ((icmp_ln92_6_fu_4374_p2[0:0] == 1'b1) ? select_ln60_3_reg_5752 : ret_V_15_reg_5716);

assign select_ln92_7_fu_4426_p3 = ((icmp_ln92_8_fu_4422_p2[0:0] == 1'b1) ? select_ln60_4_reg_5767 : ret_V_1_reg_5398_pp0_iter4_reg);

assign select_ln92_9_fu_4474_p3 = ((icmp_ln92_10_fu_4470_p2[0:0] == 1'b1) ? select_ln60_5_reg_5783 : ret_V_3_reg_5414_pp0_iter4_reg);

assign select_ln92_fu_3953_p3 = ((icmp_ln92_2_fu_3948_p2[0:0] == 1'b1) ? select_ln60_1_fu_3535_p3 : ret_V_11_reg_5478);

assign select_ln94_fu_4738_p3 = ((icmp_ln94_fu_4732_p2[0:0] == 1'b1) ? a0_15_fu_4614_p3 : sub_ln94_fu_4726_p2);

assign src_buf_V_50_fu_1100_p3 = ((spec_select484[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_5_fu_1081_p9);

assign src_buf_V_51_fu_1126_p3 = ((spec_select488[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_8_fu_1107_p9);

assign src_buf_V_52_fu_1152_p3 = ((spec_select492[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_1_fu_1133_p9);

assign src_buf_V_53_fu_1178_p3 = ((spec_select496[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_2_fu_1159_p9);

assign src_buf_V_54_fu_1204_p3 = ((spec_select500[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_3_fu_1185_p9);

assign src_buf_V_55_fu_1230_p3 = ((spec_select504[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_6_fu_1211_p9);

assign src_buf_V_56_fu_1256_p3 = ((spec_select508[0:0] == 1'b1) ? tmp_4_fu_1061_p9 : tmp_7_fu_1237_p9);

assign src_buf_V_57_fu_1263_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_56_fu_1256_p3 : src_buf_V_fu_336);

assign src_buf_V_58_fu_1270_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_55_fu_1230_p3 : src_buf_V_19_fu_320);

assign src_buf_V_59_fu_1277_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_54_fu_1204_p3 : src_buf_V_25_fu_300);

assign src_buf_V_60_fu_1284_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_53_fu_1178_p3 : src_buf_V_35_fu_276);

assign src_buf_V_61_fu_1291_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_52_fu_1152_p3 : src_buf_V_46_fu_252);

assign src_buf_V_62_fu_1298_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_51_fu_1126_p3 : src_buf_V_41_fu_228);

assign src_buf_V_63_fu_1305_p3 = ((icmp_ln1027_2_reg_5272_pp0_iter2_reg[0:0] == 1'b1) ? src_buf_V_50_fu_1100_p3 : src_buf_V_34_fu_208);

assign src_buf_V_64_fu_2593_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_63_fu_1305_p3 : src_buf_V_32_fu_200);

assign src_buf_V_65_fu_2586_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_63_fu_1305_p3 : src_buf_V_33_fu_204);

assign src_buf_V_66_fu_2579_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_63_fu_1305_p3 : src_buf_V_34_fu_208);

assign src_buf_V_67_fu_4030_p3 = ((cmp_i_i_i_reg_5338_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_62_reg_5376 : src_buf_V_38_load_reg_5693);

assign src_buf_V_68_fu_2572_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_62_fu_1298_p3 : src_buf_V_39_fu_220);

assign src_buf_V_69_fu_2565_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_62_fu_1298_p3 : src_buf_V_40_fu_224);

assign src_buf_V_70_fu_2558_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_62_fu_1298_p3 : src_buf_V_41_fu_228);

assign src_buf_V_71_fu_4025_p3 = ((cmp_i_i_i_reg_5338_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_61_reg_5371 : src_buf_V_44_load_reg_5698);

assign src_buf_V_72_fu_2551_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_61_fu_1291_p3 : src_buf_V_45_fu_240);

assign src_buf_V_73_fu_2544_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_61_fu_1291_p3 : src_buf_V_42_fu_244);

assign src_buf_V_74_fu_2537_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_61_fu_1291_p3 : src_buf_V_36_fu_248);

assign src_buf_V_75_fu_2530_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_61_fu_1291_p3 : src_buf_V_46_fu_252);

assign src_buf_V_76_fu_2523_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_60_fu_1284_p3 : src_buf_V_29_fu_260);

assign src_buf_V_77_fu_2516_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_60_fu_1284_p3 : src_buf_V_28_fu_264);

assign src_buf_V_78_fu_2509_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_60_fu_1284_p3 : src_buf_V_27_fu_268);

assign src_buf_V_79_fu_2502_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_60_fu_1284_p3 : src_buf_V_26_fu_272);

assign src_buf_V_80_fu_2495_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_60_fu_1284_p3 : src_buf_V_35_fu_276);

assign src_buf_V_81_fu_2488_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_59_fu_1277_p3 : src_buf_V_23_fu_284);

assign src_buf_V_82_fu_2481_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_59_fu_1277_p3 : src_buf_V_22_fu_288);

assign src_buf_V_83_fu_2474_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_59_fu_1277_p3 : src_buf_V_21_fu_292);

assign src_buf_V_84_fu_2467_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_59_fu_1277_p3 : src_buf_V_20_fu_296);

assign src_buf_V_85_fu_2460_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_59_fu_1277_p3 : src_buf_V_25_fu_300);

assign src_buf_V_86_fu_2453_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_58_fu_1270_p3 : src_buf_V_17_fu_308);

assign src_buf_V_87_fu_2446_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_58_fu_1270_p3 : src_buf_V_16_fu_312);

assign src_buf_V_88_fu_2439_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_58_fu_1270_p3 : src_buf_V_15_fu_316);

assign src_buf_V_89_fu_2432_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_58_fu_1270_p3 : src_buf_V_19_fu_320);

assign src_buf_V_90_fu_2425_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_57_fu_1263_p3 : src_buf_V_48_fu_328);

assign src_buf_V_91_fu_2418_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_57_fu_1263_p3 : src_buf_V_49_fu_332);

assign src_buf_V_92_fu_2411_p3 = ((cmp_i_i_i_reg_5338[0:0] == 1'b1) ? src_buf_V_57_fu_1263_p3 : src_buf_V_fu_336);

assign sub_ln94_fu_4726_p2 = (8'd0 - b0_16_fu_4718_p3);

assign tmp_4_fu_1061_p8 = tmp_s_fu_1045_p9[2:0];

assign trunc_ln76_1_fu_3768_p1 = select_ln76_2_fu_3755_p3[7:0];

assign trunc_ln76_2_fu_3836_p1 = select_ln76_4_fu_3823_p3[7:0];

assign trunc_ln76_3_fu_4182_p1 = select_ln76_6_fu_4171_p3[7:0];

assign trunc_ln76_4_fu_4246_p1 = select_ln76_8_fu_4234_p3[7:0];

assign trunc_ln76_5_fu_4310_p1 = select_ln76_10_fu_4298_p3[7:0];

assign trunc_ln76_6_fu_4514_p1 = select_ln76_12_fu_4503_p3[7:0];

assign trunc_ln76_7_fu_4578_p1 = select_ln76_14_fu_4566_p3[7:0];

assign trunc_ln76_fu_3703_p1 = select_ln76_fu_3693_p3[7:0];

assign trunc_ln77_1_fu_3802_p1 = select_ln77_2_fu_3789_p3[7:0];

assign trunc_ln77_2_fu_3872_p1 = select_ln77_4_fu_3858_p3[7:0];

assign trunc_ln77_3_fu_4214_p1 = select_ln77_6_fu_4202_p3[7:0];

assign trunc_ln77_4_fu_4278_p1 = select_ln77_8_fu_4266_p3[7:0];

assign trunc_ln77_5_fu_4342_p1 = select_ln77_10_fu_4330_p3[7:0];

assign trunc_ln77_6_fu_4546_p1 = select_ln77_12_fu_4534_p3[7:0];

assign trunc_ln77_7_fu_4610_p1 = select_ln77_14_fu_4598_p3[7:0];

assign trunc_ln77_fu_3734_p1 = select_ln77_fu_3722_p3[7:0];

assign trunc_ln92_1_fu_4714_p1 = select_ln92_13_fu_4698_p3[7:0];

assign trunc_ln92_fu_4710_p1 = b0_15_fu_4686_p3[7:0];

assign xor_ln1031_fu_4791_p2 = (icmp_ln1031_1_reg_5288_pp0_iter6_reg ^ 1'd1);

assign xor_ln435_fu_4774_p2 = (1'd1 ^ and_ln435_reg_5332_pp0_iter6_reg);

assign zext_ln1027_2_fu_917_p1 = ap_sig_allocacmp_col_V;

assign zext_ln1027_fu_913_p1 = ap_sig_allocacmp_col_V;

assign zext_ln1496_10_fu_1406_p1 = src_buf_V_47_fu_324;

assign zext_ln1496_11_fu_1416_p1 = src_buf_V_18_fu_304;

assign zext_ln1496_12_fu_1426_p1 = src_buf_V_24_fu_280;

assign zext_ln1496_13_fu_1436_p1 = src_buf_V_30_fu_256;

assign zext_ln1496_14_fu_2774_p1 = src_buf_V_43_fu_232;

assign zext_ln1496_15_fu_2783_p1 = src_buf_V_37_fu_212;

assign zext_ln1496_16_fu_2792_p1 = src_buf_V_31_fu_196;

assign zext_ln1496_1_fu_1316_p1 = src_buf_V_32_fu_200;

assign zext_ln1496_2_fu_1326_p1 = src_buf_V_33_fu_204;

assign zext_ln1496_3_fu_1336_p1 = src_buf_V_41_fu_228;

assign zext_ln1496_4_fu_1346_p1 = src_buf_V_61_fu_1291_p3;

assign zext_ln1496_5_fu_1356_p1 = src_buf_V_60_fu_1284_p3;

assign zext_ln1496_6_fu_1366_p1 = src_buf_V_59_fu_1277_p3;

assign zext_ln1496_7_fu_1376_p1 = src_buf_V_19_fu_320;

assign zext_ln1496_8_fu_1386_p1 = src_buf_V_49_fu_332;

assign zext_ln1496_9_fu_1396_p1 = src_buf_V_48_fu_328;

assign zext_ln1496_fu_1312_p1 = src_buf_V_27_fu_268;

assign zext_ln186_fu_3123_p1 = count_10_fu_3115_p3;

assign zext_ln541_fu_962_p1 = col_V_reg_5260;

assign zext_ln76_1_fu_3814_p1 = a0_3_fu_3806_p3;

assign zext_ln76_2_fu_4167_p1 = a0_5_fu_4162_p3;

assign zext_ln76_3_fu_4226_p1 = a0_7_fu_4218_p3;

assign zext_ln76_4_fu_4290_p1 = a0_9_fu_4282_p3;

assign zext_ln76_5_fu_4499_p1 = a0_11_fu_4494_p3;

assign zext_ln76_6_fu_4558_p1 = a0_13_fu_4550_p3;

assign zext_ln76_fu_3746_p1 = a0_1_fu_3738_p3;

assign zext_ln77_1_fu_3780_p1 = a0_2_fu_3772_p3;

assign zext_ln77_2_fu_3848_p1 = a0_4_fu_3840_p3;

assign zext_ln77_3_fu_4194_p1 = a0_6_fu_4186_p3;

assign zext_ln77_4_fu_4258_p1 = a0_8_fu_4250_p3;

assign zext_ln77_5_fu_4322_p1 = a0_10_fu_4314_p3;

assign zext_ln77_6_fu_4526_p1 = a0_12_fu_4518_p3;

assign zext_ln77_7_fu_4590_p1 = a0_14_fu_4582_p3;

assign zext_ln77_fu_3714_p1 = a0_fu_3707_p3;

always @ (posedge ap_clk) begin
    p_threshold_cast_cast_reg_5239[8] <= 1'b0;
    zext_ln1496_reg_5381[8] <= 1'b0;
end

endmodule //fast_accel_xFfast7x7_0_1080_1440_0_1_1_1_1_1443_7_49_3_Pipeline_Col_Loop
