 command line:
   E:\Programs\VHDL\DFF\DFF_TBW_tbxr.exe
     -intstyle  ise
     -tclbatch  genExpectedResults.cmd

Fri Mar 21 09:59:53 2014

Total Line Count = 738

 Elaboration time 0 sec.

 Estimate current memory usage 59.9532 Meg. 

 Total signals 6
 Total nets 3
 Total signal drivers 3
 Total blocks 7
 Total primitive blocks 1
 Total processes 4
isim batch on 
run all 
Simulator is doing circuit initialization process.
Finished circuit initialization process.
quit 

 Simulation time 0.03125 sec.

 Estimate current memory usage 68.1656 Meg. 

Fri Mar 21 09:59:54 2014

