

================================================================
== Vivado HLS Report for 'ld_weights5'
================================================================
* Date:           Sun Oct 30 17:24:41 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  186481|  186481|  186481|  186481|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  186480|  186480|      1554|          -|          -|   120|    no    |
        | + Loop 1.1          |    1552|    1552|        97|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |      95|      95|        19|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |      10|      10|         2|          -|          -|     5|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 4 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights5_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights5_offset)"   --->   Operation 14 'read' 'weights5_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights5, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [12 x i8]* @p_str12, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i30 %weights5_offset_read to i64" [lenet/lenet_hls.cpp:167]   --->   Operation 16 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:163]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln163 = icmp eq i7 %i_0, -8" [lenet/lenet_hls.cpp:163]   --->   Operation 19 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [lenet/lenet_hls.cpp:163]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %2, label %.preheader2.preheader" [lenet/lenet_hls.cpp:163]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %i_0, i4 0)" [lenet/lenet_hls.cpp:167]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i11 %tmp to i12" [lenet/lenet_hls.cpp:164]   --->   Operation 24 'zext' 'zext_ln164' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:164]   --->   Operation 25 'br' <Predicate = (!icmp_ln163)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:172]   --->   Operation 26 'ret' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.36ns)   --->   "%icmp_ln164 = icmp eq i5 %j_0, -16" [lenet/lenet_hls.cpp:164]   --->   Operation 28 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 29 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [lenet/lenet_hls.cpp:164]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %.loopexit.loopexit, label %.preheader1.preheader" [lenet/lenet_hls.cpp:164]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i5 %j_0 to i12" [lenet/lenet_hls.cpp:167]   --->   Operation 32 'zext' 'zext_ln167_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.63ns)   --->   "%add_ln167 = add i12 %zext_ln164, %zext_ln167_1" [lenet/lenet_hls.cpp:167]   --->   Operation 33 'add' 'add_ln167' <Predicate = (!icmp_ln164)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln167_4 = zext i12 %add_ln167 to i64" [lenet/lenet_hls.cpp:167]   --->   Operation 34 'zext' 'zext_ln167_4' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln167, i2 0)" [lenet/lenet_hls.cpp:167]   --->   Operation 35 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln167_5 = zext i14 %tmp_1 to i64" [lenet/lenet_hls.cpp:167]   --->   Operation 36 'zext' 'zext_ln167_5' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.81ns)   --->   "%add_ln167_1 = add i64 %zext_ln167_4, %zext_ln167_5" [lenet/lenet_hls.cpp:167]   --->   Operation 37 'add' 'add_ln167_1' <Predicate = (!icmp_ln164)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:165]   --->   Operation 38 'br' <Predicate = (!icmp_ln164)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.57>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %.preheader1.preheader ], [ %k, %.preheader1.loopexit ]"   --->   Operation 40 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln165 = icmp eq i3 %k_0, -3" [lenet/lenet_hls.cpp:165]   --->   Operation 41 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 42 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [lenet/lenet_hls.cpp:165]   --->   Operation 43 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %.preheader2.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:165]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i3 %k_0 to i64" [lenet/lenet_hls.cpp:167]   --->   Operation 45 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.94ns)   --->   "%add_ln167_2 = add i64 %add_ln167_1, %zext_ln167_2" [lenet/lenet_hls.cpp:167]   --->   Operation 46 'add' 'add_ln167_2' <Predicate = (!icmp_ln165)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln167_3)   --->   "%shl_ln167 = shl i64 %add_ln167_2, 2" [lenet/lenet_hls.cpp:167]   --->   Operation 47 'shl' 'shl_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln167_3 = add i64 %add_ln167_2, %shl_ln167" [lenet/lenet_hls.cpp:167]   --->   Operation 48 'add' 'add_ln167_3' <Predicate = (!icmp_ln165)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.49ns)   --->   "%add_ln167_5 = add i64 %zext_ln167, %add_ln167_3" [lenet/lenet_hls.cpp:167]   --->   Operation 49 'add' 'add_ln167_5' <Predicate = (!icmp_ln165)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%weights5_addr = getelementptr float* %weights5, i64 %add_ln167_5" [lenet/lenet_hls.cpp:167]   --->   Operation 50 'getelementptr' 'weights5_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 51 'br' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 52 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 52 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 53 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 53 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 54 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 54 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 55 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 55 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 56 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 56 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 57 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 57 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 58 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights5_addr, i32 5)" [lenet/lenet_hls.cpp:167]   --->   Operation 58 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:166]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 60 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln166 = icmp eq i3 %l_0, -3" [lenet/lenet_hls.cpp:166]   --->   Operation 61 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 62 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (1.65ns)   --->   "%l = add i3 %l_0, 1" [lenet/lenet_hls.cpp:166]   --->   Operation 63 'add' 'l' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:166]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i3 %l_0 to i64" [lenet/lenet_hls.cpp:167]   --->   Operation 65 'zext' 'zext_ln167_3' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (2.16ns)   --->   "%add_ln167_4 = add i64 %zext_ln167_3, %add_ln167_3" [lenet/lenet_hls.cpp:167]   --->   Operation 66 'add' 'add_ln167_4' <Predicate = (!icmp_ln166)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (8.75ns)   --->   "%weights5_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights5_addr)" [lenet/lenet_hls.cpp:167]   --->   Operation 67 'read' 'weights5_addr_read' <Predicate = (!icmp_ln166)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 68 'br' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%weights5_buf_addr = getelementptr [48000 x float]* %weights5_buf, i64 0, i64 %add_ln167_4" [lenet/lenet_hls.cpp:167]   --->   Operation 69 'getelementptr' 'weights5_buf_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (3.25ns)   --->   "store float %weights5_addr_read, float* %weights5_buf_addr, align 4" [lenet/lenet_hls.cpp:167]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48000> <RAM>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:166]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:163) [9]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:163) [9]  (0 ns)
	'add' operation ('i', lenet/lenet_hls.cpp:163) [12]  (1.87 ns)

 <State 3>: 3.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet/lenet_hls.cpp:164) [19]  (0 ns)
	'add' operation ('add_ln167', lenet/lenet_hls.cpp:167) [26]  (1.64 ns)
	'add' operation ('add_ln167_1', lenet/lenet_hls.cpp:167) [30]  (1.81 ns)

 <State 4>: 6.57ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', lenet/lenet_hls.cpp:165) [33]  (0 ns)
	'add' operation ('add_ln167_2', lenet/lenet_hls.cpp:167) [40]  (1.94 ns)
	'add' operation ('add_ln167_3', lenet/lenet_hls.cpp:167) [42]  (2.14 ns)
	'add' operation ('add_ln167_5', lenet/lenet_hls.cpp:167) [43]  (2.49 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'weights5' (lenet/lenet_hls.cpp:167) [45]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'weights5' (lenet/lenet_hls.cpp:167) [57]  (8.75 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weights5_buf_addr', lenet/lenet_hls.cpp:167) [56]  (0 ns)
	'store' operation ('store_ln167', lenet/lenet_hls.cpp:167) of variable 'weights5_addr_read', lenet/lenet_hls.cpp:167 on array 'weights5_buf' [58]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
