INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_1_B/sd3_1_B.sim/sim_1/impl/timing/xsim/sd3_1_B_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd3_1_B
INFO: [VRFC 10-311] analyzing module glbl
