INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/test_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sim_1/new/tb_test_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_display
