

================================================================
== Vitis HLS Report for 'xfMat2AXIvideo_8_0_600_800_1_2_s'
================================================================
* Date:           Tue Jun 24 19:15:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   483002|  20.000 ns|  4.830 ms|    2|  483002|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_row_mat2axi  |        0|   483000|   2 ~ 805|          -|          -|  0 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 6 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_1"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, void @empty_8"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_dilate_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_out_V_dest_V, i1 %vid_out_V_id_V, i1 %vid_out_V_last_V, i1 %vid_out_V_user_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_keep_V, i8 %vid_out_V_data_V, void @empty_82, i32 1, i32 1, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%sub = add i10 %empty, i10 1023"   --->   Operation 13 'add' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%cmp91 = icmp_sgt  i32 %p_read_1, i32 0"   --->   Operation 14 'icmp' 'cmp91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln197 = store i1 1, i1 %sof" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 15 'store' 'store_ln197' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln197 = store i10 0, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 16 'store' 'store_ln197' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln197 = br void %loop_col_mat2axi" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 17 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i10 %i_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 19 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln197 = icmp_slt  i32 %zext_ln197, i32 %p_read_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 20 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 600, i64 0"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i_1, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 22 'add' 'i_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.end28.loopexit, void %loop_col_mat2axi.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 23 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 24 'specloopname' 'specloopname_ln197' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %cmp91, void %for.inc26, void %for.body11.preheader" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 25 'br' 'br_ln199' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 26 'load' 'sof_load' <Predicate = (icmp_ln197 & cmp91)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_131 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_131' <Predicate = (icmp_ln197 & cmp91)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.31ns)   --->   "%call_ln0 = call void @xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi, i1 %sof_load, i10 %empty, i10 %sub, i8 %img_disp8u_dilate_data, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V"   --->   Operation 28 'call' 'call_ln0' <Predicate = (icmp_ln197 & cmp91)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 29 [1/2] (3.63ns)   --->   "%call_ln0 = call void @xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi, i1 %sof_load, i10 %empty, i10 %sub, i8 %img_disp8u_dilate_data, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = (cmp91)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 30 'store' 'store_ln0' <Predicate = (cmp91)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26"   --->   Operation 31 'br' 'br_ln0' <Predicate = (cmp91)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln197 = store i10 %i_2, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 32 'store' 'store_ln197' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln197 = br void %loop_col_mat2axi" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 33 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.186ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [13]  (3.634 ns)
	'icmp' operation ('cmp91') [20]  (2.552 ns)

 <State 2>: 5.871ns
The critical path consists of the following:
	'load' operation ('sof_load') on local variable 'sof' [35]  (0.000 ns)
	'call' operation ('call_ln0') to 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi' [37]  (3.319 ns)
	blocking operation 2.552 ns on control path)

 <State 3>: 3.634ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi' [37]  (3.634 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
