// Seed: 932142526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_5 - id_5 == id_3;
  assign id_6 = id_3;
  supply1 id_7;
  wire id_8 = 1;
  assign id_5 = id_7;
  tri0 id_9;
  assign (strong1, highz0) id_9 = 1;
  always_comb assume #1  (1) id_6 = 1'b0;
  wire id_10;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  wire id_3, id_4, id_5;
  assign id_3 = id_4;
  assign id_4 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4
  );
  assign id_6 = id_1;
endmodule
