-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_32_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_41_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_46_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_47_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_52_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_54_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_55_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_57_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_58_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_62_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_63_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_140_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_7_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_7_fu_164_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_8_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_8_fu_188_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_9_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_9_fu_212_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_10_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_s_fu_236_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_11_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_1_fu_260_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_12_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_2_fu_284_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_13_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_3_fu_308_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_14_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_4_fu_332_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_15_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_5_fu_356_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_16_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_6_fu_380_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_17_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_10_fu_404_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_18_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_11_fu_428_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_19_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_12_fu_452_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_1445_0_fu_150_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_23_0_fu_174_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_30_0_fu_198_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_32_0_fu_222_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_41_0_fu_246_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_46_0_fu_270_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_47_0_fu_294_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_52_0_fu_318_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_54_0_fu_342_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_55_0_fu_366_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_57_0_fu_390_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_58_0_fu_414_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_62_0_fu_438_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_63_0_fu_462_p3 : STD_LOGIC_VECTOR (11 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= res_1445_0_fu_150_p3;
    ap_return_1 <= res_23_0_fu_174_p3;
    ap_return_10 <= res_57_0_fu_390_p3;
    ap_return_11 <= res_58_0_fu_414_p3;
    ap_return_12 <= res_62_0_fu_438_p3;
    ap_return_13 <= res_63_0_fu_462_p3;
    ap_return_2 <= res_30_0_fu_198_p3;
    ap_return_3 <= res_32_0_fu_222_p3;
    ap_return_4 <= res_41_0_fu_246_p3;
    ap_return_5 <= res_46_0_fu_270_p3;
    ap_return_6 <= res_47_0_fu_294_p3;
    ap_return_7 <= res_52_0_fu_318_p3;
    ap_return_8 <= res_54_0_fu_342_p3;
    ap_return_9 <= res_55_0_fu_366_p3;
    icmp_ln45_10_fu_230_p2 <= "1" when (signed(data_41_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_11_fu_254_p2 <= "1" when (signed(data_46_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_12_fu_278_p2 <= "1" when (signed(data_47_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_13_fu_302_p2 <= "1" when (signed(data_52_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_14_fu_326_p2 <= "1" when (signed(data_54_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_15_fu_350_p2 <= "1" when (signed(data_55_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_16_fu_374_p2 <= "1" when (signed(data_57_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_17_fu_398_p2 <= "1" when (signed(data_58_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_18_fu_422_p2 <= "1" when (signed(data_62_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_19_fu_446_p2 <= "1" when (signed(data_63_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_7_fu_158_p2 <= "1" when (signed(data_23_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_8_fu_182_p2 <= "1" when (signed(data_30_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_9_fu_206_p2 <= "1" when (signed(data_32_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_fu_134_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv16_0)) else "0";
    res_1445_0_fu_150_p3 <= 
        trunc_ln_fu_140_p4 when (icmp_ln45_fu_134_p2(0) = '1') else 
        ap_const_lv12_0;
    res_23_0_fu_174_p3 <= 
        trunc_ln46_7_fu_164_p4 when (icmp_ln45_7_fu_158_p2(0) = '1') else 
        ap_const_lv12_0;
    res_30_0_fu_198_p3 <= 
        trunc_ln46_8_fu_188_p4 when (icmp_ln45_8_fu_182_p2(0) = '1') else 
        ap_const_lv12_0;
    res_32_0_fu_222_p3 <= 
        trunc_ln46_9_fu_212_p4 when (icmp_ln45_9_fu_206_p2(0) = '1') else 
        ap_const_lv12_0;
    res_41_0_fu_246_p3 <= 
        trunc_ln46_s_fu_236_p4 when (icmp_ln45_10_fu_230_p2(0) = '1') else 
        ap_const_lv12_0;
    res_46_0_fu_270_p3 <= 
        trunc_ln46_1_fu_260_p4 when (icmp_ln45_11_fu_254_p2(0) = '1') else 
        ap_const_lv12_0;
    res_47_0_fu_294_p3 <= 
        trunc_ln46_2_fu_284_p4 when (icmp_ln45_12_fu_278_p2(0) = '1') else 
        ap_const_lv12_0;
    res_52_0_fu_318_p3 <= 
        trunc_ln46_3_fu_308_p4 when (icmp_ln45_13_fu_302_p2(0) = '1') else 
        ap_const_lv12_0;
    res_54_0_fu_342_p3 <= 
        trunc_ln46_4_fu_332_p4 when (icmp_ln45_14_fu_326_p2(0) = '1') else 
        ap_const_lv12_0;
    res_55_0_fu_366_p3 <= 
        trunc_ln46_5_fu_356_p4 when (icmp_ln45_15_fu_350_p2(0) = '1') else 
        ap_const_lv12_0;
    res_57_0_fu_390_p3 <= 
        trunc_ln46_6_fu_380_p4 when (icmp_ln45_16_fu_374_p2(0) = '1') else 
        ap_const_lv12_0;
    res_58_0_fu_414_p3 <= 
        trunc_ln46_10_fu_404_p4 when (icmp_ln45_17_fu_398_p2(0) = '1') else 
        ap_const_lv12_0;
    res_62_0_fu_438_p3 <= 
        trunc_ln46_11_fu_428_p4 when (icmp_ln45_18_fu_422_p2(0) = '1') else 
        ap_const_lv12_0;
    res_63_0_fu_462_p3 <= 
        trunc_ln46_12_fu_452_p4 when (icmp_ln45_19_fu_446_p2(0) = '1') else 
        ap_const_lv12_0;
    trunc_ln46_10_fu_404_p4 <= data_58_val(13 downto 2);
    trunc_ln46_11_fu_428_p4 <= data_62_val(13 downto 2);
    trunc_ln46_12_fu_452_p4 <= data_63_val(13 downto 2);
    trunc_ln46_1_fu_260_p4 <= data_46_val(13 downto 2);
    trunc_ln46_2_fu_284_p4 <= data_47_val(13 downto 2);
    trunc_ln46_3_fu_308_p4 <= data_52_val(13 downto 2);
    trunc_ln46_4_fu_332_p4 <= data_54_val(13 downto 2);
    trunc_ln46_5_fu_356_p4 <= data_55_val(13 downto 2);
    trunc_ln46_6_fu_380_p4 <= data_57_val(13 downto 2);
    trunc_ln46_7_fu_164_p4 <= data_23_val(13 downto 2);
    trunc_ln46_8_fu_188_p4 <= data_30_val(13 downto 2);
    trunc_ln46_9_fu_212_p4 <= data_32_val(13 downto 2);
    trunc_ln46_s_fu_236_p4 <= data_41_val(13 downto 2);
    trunc_ln_fu_140_p4 <= data_14_val(13 downto 2);
end behav;
