#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 14 21:26:03 2022
# Process ID: 13632
# Current directory: C:/Users/tolga/Desktop/bil265-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10896 C:\Users\tolga\Desktop\bil265-project\265proje.xpr
# Log file: C:/Users/tolga/Desktop/bil265-project/vivado.log
# Journal file: C:/Users/tolga/Desktop/bil265-project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tolga/Desktop/bil265-project/265proje.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/brscn/Desktop/bil265-project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 751.254 ; gain = 130.793
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 21:29:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 21:32:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 21:34:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 21:43:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 21:46:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 21:48:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 21:52:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 21:55:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 21:57:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 22:02:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 22:06:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 22:08:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 22:13:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 22:16:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 1221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'receiver' is not ideal for floorplanning, since the cellview 'receiver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1817.363 ; gain = 61.648
INFO: [Common 17-344] 'open_run' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 22:18:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 22:22:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 22:26:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 22:28:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 22:40:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 22:44:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 22:46:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 22:47:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 22:48:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 22:52:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 22:54:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 23:01:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 23:06:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 23:10:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 23:19:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Aug 14 23:22:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
[Sun Aug 14 23:22:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Aug 14 23:23:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Aug 14 23:26:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Aug 14 23:28:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 14 23:31:55 2022...
