Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:43:49.206273] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 13:43:49 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     25622
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[13:43:49.406225] Periodic Lic check successful
[13:43:49.406243] Feature usage summary:
[13:43:49.406248] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (16 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_hasher.tcl
Sourcing '../scripts/genus_hasher.tcl' (Sun Aug 11 13:44:22 UTC 2024)...
#@ Begin verbose source ../scripts/genus_hasher.tcl
@file(genus_hasher.tcl) 2: set debug_file "debug.txt"
@file(genus_hasher.tcl) 3: set design(TOPLEVEL) "proj_hasher" 
@file(genus_hasher.tcl) 4: set runtype "synthesis"
@file(genus_hasher.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_hasher.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_hasher.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_hasher.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log116 and the command file is genus.cmd116
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_hasher.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_hasher.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_hasher.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_hasher.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_hasher.tcl) 34: set df [open $debug_file a]
@file(genus_hasher.tcl) 35: puts $df "\n******************************************"
@file(genus_hasher.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_hasher.tcl) 37: puts $df "******************************************"
@file(genus_hasher.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_hasher.tcl) 44: close $df
@file(genus_hasher.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_hasher.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_hasher.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_hasher.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_hasher.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_hasher.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_hasher.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_hasher.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_hasher.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_hasher.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_hasher.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_hasher.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_hasher.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_hasher.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_hasher.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_hasher' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_hasher' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 26.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'signature' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 33.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 33 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=33) at line 29 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 27 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_hasher'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_hasher, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_hasher, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_hasher.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_hasher'

No empty modules in design 'proj_hasher'

  Done Checking the design.
@file(genus_hasher.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_hasher.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_hasher.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_hasher' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher...
%# Begin write_design (08/11 13:44:46, mem=4900.51M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_hasher' (command execution time mm:ss cpu = 00:01, real = 00:04).
.
%# End write_design (08/11 13:44:50, total cpu=08:00:01, real=08:00:04, peak res=796.10M, current mem=4903.51M)
@file(genus_hasher.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_hasher.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.02)
 "set_load"                 - successful      1 , failed      0 (runtime  0.02)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_hasher.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:44:50 pm
  Module:                 proj_hasher
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_hasher.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_hasher.tcl) 134: enics_in2out_cost_groups
@file(genus_hasher.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_hasher.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_hasher': 'lp_clock_gating_min_flops' = 8
@file(genus_hasher.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_hasher': 'lp_clock_gating_style' = latch
@file(genus_hasher.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_hasher.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_hasher.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_hasher.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_hasher.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 13:44
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_hasher' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.012s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.013s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |        12.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |        13.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 0 bmuxes found, 0 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_hasher':
          output_trim(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_hasher'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 1152 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_148...
        Done timing csa_tree_148.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c6' to a form more suitable for further optimization.
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in proj_hasher: area: 7988113476 ,dp = 2 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_hasher: area: 7151784570 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_hasher: area: 7042358358 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_hasher: area: 7042358358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_hasher: area: 7042358358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_hasher: area: 7042358358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_hasher: area: 7042358358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_hasher: area: 7167416886 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_hasher: area: 7042358358 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 7042358358.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       7988113476         7151784570         7042358358         7042358358         7042358358         7042358358         7042358358         7167416886  
##>            WNS          +173.60            +718.50            +695.80            +695.80            +695.80            +695.80            +695.80            +718.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             7988113476 (      )    107374356.00 (        )             0 (        )              
##> datapath_rewrite_one_def       START             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)              
##>                                  END             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)              
##>                                  END             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)           0  
##>                                  END             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)              
##>                                  END             7988113476 ( +0.00)    107374356.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7988113476 ( +0.00)    214748364.70 (+107374008.70)             0 (       0)              
##>                                  END             7425350100 ( -7.05)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7425350100 ( -7.05)    214748364.70 (+107374008.70)             0 (       0)           0  
##>canonicalize_by_names           START             7425350100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7425350100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             7425350100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START             7425350100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END             7042358358 ( -5.16)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7042358358 ( -5.16)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7042358358 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             7042358358 ( +0.00)      695.80 (-214747668.90)             0 (       0)              
##>                                  END             7042358358 ( +0.00)      695.80 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_27_13 -> mul_29_12.A
    MaxCSA: weighted_instance_count is 2531 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=17 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=31 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=17 B=15 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=30 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_signed_const_1499...
        Done timing mult_signed_const_1499.
      Timing mult_signed_const_1685_1687...
        Done timing mult_signed_const_1685_1687.
      Timing mult_signed_const_1771_1773...
        Done timing mult_signed_const_1771_1773.
      Timing mult_unsigned_const_1939...
        Done timing mult_unsigned_const_1939.
      Timing mult_unsigned_const_2124_2126...
        Done timing mult_unsigned_const_2124_2126.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_hasher: area: 42981052842 ,dp = 2 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_hasher: area: 55815184278 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_hasher: area: 42996685158 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 42996685158.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      42981052842        42996685158        42996685158        42996685158        42996685158        42996685158        42996685158        55815184278  
##>            WNS          +695.80            +691.20            +691.20            +691.20            +691.20            +691.20            +691.20            +553.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            42981052842 (      )    107374878.20 (        )             0 (        )              
##> datapath_rewrite_one_def       START            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)              
##>                                  END            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)              
##>                                  END            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)           0  
##>                                  END            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)              
##>                                  END            42981052842 ( +0.00)    107374878.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            42981052842 ( +0.00)    214748364.70 (+107373486.50)             0 (       0)              
##>                                  END            42996685158 ( +0.04)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            42996685158 ( +0.04)    214748364.70 (+107373486.50)             0 (       0)           0  
##>canonicalize_by_names           START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            42996685158 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            42996685158 ( +0.00)      691.20 (-214747673.50)             0 (       0)              
##>                                  END            42996685158 ( +0.00)      691.20 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_hasher'.
      Removing temporary intermediate hierarchies under proj_hasher
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_hasher, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_hasher, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.102s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       102.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                                                                Message Text                                                                                                 |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372  |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                                                             |
|           |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For |
|           |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit         |
|           |        |      | assignment.                                                                                                                                                                                                 |
| CDFG-500  |Info    |    2 |Unused module input port.                                                                                                                                                                                    |
|           |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                           |
| CDFG-818  |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                        |
| CWD-21    |Info    |   11 |Skipping an invalid binding for a subprogram call.                                                                                                                                                           |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                   |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                              |
| DPOPT-3   |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                        |
| DPOPT-4   |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                   |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                                                                                          |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                     |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                   |
| LBR-412   |Info    |    3 |Created nominal operating condition.                                                                                                                                                                         |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                              |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                               |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                                                                                                                                                                              |
|           |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                 |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                                |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                 |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                                                                                                                                                                                  |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_hasher'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_hasher...
          Done structuring (delay-based) proj_hasher
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) mult_unsigned_const_1939...
          Done structuring (delay-based) mult_unsigned_const_1939
        Mapping component mult_unsigned_const_1939...
        Rebalancing component 'const_mul_29_12'...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) mult_unsigned_const_2124_2126...
          Done structuring (delay-based) mult_unsigned_const_2124_2126
        Mapping component mult_unsigned_const_2124_2126...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_338...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_338
        Mapping component WALLACE_CSA_DUMMY_OP_group_338...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                       Message Text                        |
--------------------------------------------------------------------------------------
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.     |
|        |        |      |The requested number of cpus are not available on machine. |
--------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_hasher/signature[26])

         Pin                      Type          Fanout  Load Arrival  
                                                        (fF)   (ps)   
----------------------------------------------------------------------
(proj.sdc_line_15_57_1)      ext delay                                
kmer[7]                 (u)  in port                27 102.6          
const_mul_27_13/A[7] 
  g4085/in_1                                                          
  g4085/z               (u)  unmapped_nand2          6  22.2          
  g3626/in_0                                                          
  g3626/z               (u)  unmapped_nand3          4  15.2          
  g2245/in_0                                                          
  g2245/z               (u)  unmapped_or2            1   3.8          
  g3402/in_0                                                          
  g3402/z               (u)  unmapped_nand2          1   3.7          
  g3404/in_0                                                          
  g3404/z               (u)  unmapped_nand2          3  11.4          
  g3168/in_1                                                          
  g3168/z               (u)  unmapped_complex2       1   3.7          
  g3169/in_1                                                          
  g3169/z               (u)  unmapped_nand2          4  15.2          
  g3044/in_1                                                          
  g3044/z               (u)  unmapped_complex2       1   3.7          
  g3045/in_1                                                          
  g3045/z               (u)  unmapped_nand2          2   7.6          
  g2923/in_0                                                          
  g2923/z               (u)  unmapped_complex2       1   3.8          
  g2924/in_1                                                          
  g2924/z               (u)  unmapped_nand2          2   7.4          
  g2875/in_1                                                          
  g2875/z               (u)  unmapped_or2            3  11.1          
  g2797/in_1                                                          
  g2797/z               (u)  unmapped_complex2       1   3.8          
  g2753/in_0                                                          
  g2753/z               (u)  unmapped_nand2          2   7.4          
  g2730/in_1                                                          
  g2730/z               (u)  unmapped_complex2       1   3.8          
  g2704/in_0                                                          
  g2704/z               (u)  unmapped_nand3          3  11.1          
  g2694/in_1                                                          
  g2694/z               (u)  unmapped_complex2       1   3.8          
  g2655/in_3                                                          
  g2655/z               (u)  unmapped_nand4          8  29.6          
  g2644/in_1                                                          
  g2644/z               (u)  unmapped_complex2       1   3.8          
  g2615/in_3                                                          
  g2615/z               (u)  unmapped_nand4          1   3.7          
  g2597/in_0                                                          
  g2597/z               (u)  unmapped_complex2       2   7.4          
  g2585/in_1                                                          
  g2585/z               (u)  unmapped_or2            1   3.7          
  g2586/in_1                                                          
  g2586/z               (u)  unmapped_nand2         26  98.8          
const_mul_27_13/Z[31] 
const_mul_29_12/A[14] 
  g4935/in_0                                                          
  g4935/z               (u)  unmapped_nand2          3  11.1          
  g4937/in_0                                                          
  g4937/z               (u)  unmapped_nand2          4  15.2          
  g4588/in_1                                                          
  g4588/z               (u)  unmapped_or2            1   3.8          
  g4589/in_1                                                          
  g4589/z               (u)  unmapped_nand2          4  14.8          
  g4458/in_1                                                          
  g4458/z               (u)  unmapped_complex2       1   3.8          
  g4459/in_1                                                          
  g4459/z               (u)  unmapped_nand2          2   7.4          
  g4243/in_0                                                          
  g4243/z               (u)  unmapped_complex2       1   3.7          
  g4244/in_1                                                          
  g4244/z               (u)  unmapped_nand2          3  11.4          
  g4109/in_1                                                          
  g4109/z               (u)  unmapped_complex2       1   3.7          
  g4110/in_1                                                          
  g4110/z               (u)  unmapped_nand2          2   7.6          
  g3935/in_0                                                          
  g3935/z               (u)  unmapped_complex2       1   3.8          
  g3936/in_1                                                          
  g3936/z               (u)  unmapped_nand2          2   7.4          
  g3832/in_1                                                          
  g3832/z               (u)  unmapped_or2            3  11.1          
  g3689/in_1                                                          
  g3689/z               (u)  unmapped_nand2          2   7.6          
  g3676/in_1                                                          
  g3676/z               (u)  unmapped_or2            2   7.6          
  g3591/in_0                                                          
  g3591/z               (u)  unmapped_complex2       1   3.8          
  g3493/in_1                                                          
  g3493/z               (u)  unmapped_nand4          1   3.7          
  g3446/in_0                                                          
  g3446/z               (u)  unmapped_complex2       8  29.6          
  g3341/in_1                                                          
  g3341/z               (u)  unmapped_complex2       5  19.0          
  g3347/in_1                                                          
  g3347/z               (u)  unmapped_complex2       3  11.1          
  g3315/in_1                                                          
  g3315/z               (u)  unmapped_complex2       1   3.8          
  g3316/in_1                                                          
  g3316/z               (u)  unmapped_complex2       2   7.4          
  g3306/in_0                                                          
  g3306/z               (u)  unmapped_or2            1   3.7          
  g3307/in_1                                                          
  g3307/z               (u)  unmapped_nand2          2   7.6          
const_mul_29_12/Z[28] 
mux_ctl_28xi/const_mul_29_12_Z 
  g47/in_1                                                            
  g47/z                 (u)  unmapped_complex2       1   3.7          
  g48/in_1                                                            
  g48/z                 (u)  unmapped_nand2          5  19.0          
mux_ctl_28xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[9] 
  g1256/in_0                                                          
  g1256/z               (u)  unmapped_or2            1   3.8          
  g1257/in_1                                                          
  g1257/z               (u)  unmapped_nand2          2   7.4          
  g1144/in_1                                                          
  g1144/z               (u)  unmapped_or2            3  11.1          
  g1119/in_1                                                          
  g1119/z               (u)  unmapped_complex2       1   3.8          
  g1068/in_0                                                          
  g1068/z               (u)  unmapped_nand2          2   7.4          
  g1048/in_1                                                          
  g1048/z               (u)  unmapped_complex2       1   3.8          
  g1026/in_0                                                          
  g1026/z               (u)  unmapped_nand3          3  11.1          
  g1019/in_1                                                          
  g1019/z               (u)  unmapped_complex2       1   3.8          
  g1012/in_2                                                          
  g1012/z               (u)  unmapped_nand4          1   3.7          
  g985/in_0                                                           
  g985/z                (u)  unmapped_complex2      17  62.9          
  g971/in_0                                                           
  g971/z                (u)  unmapped_complex2       1   3.8          
  g972/in_1                                                           
  g972/z                (u)  unmapped_complex2       1   3.7          
  g911/in_0                                                           
  g911/z                (u)  unmapped_complex2       1   3.8          
  g912/in_1                                                           
  g912/z                (u)  unmapped_complex2       2   7.4          
  g875/in_0                                                           
  g875/z                (u)  unmapped_or2            1   3.7          
  g876/in_1                                                           
  g876/z                (u)  unmapped_nand2          1   4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[26] 
signature[26]           <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_68_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                               
                             uncertainty                              
----------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : kmer[7]
End-point    : signature[26]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 766ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 38, CPU_Time 34.531116000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) | 100.0(100.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  97.2(100.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   2.8(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      7187     28024       802
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      4056     16028      1156
##>G:Misc                              38
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       38
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_hasher' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 13:45
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_hasher' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  81.2( 84.4) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   2.4(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |  16.5( 15.6) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  81.2( 84.4) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   2.4(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |  16.5( 15.6) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_hasher'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_hasher...
          Done structuring (delay-based) proj_hasher
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) mult_unsigned_const_1939...
          Done structuring (delay-based) mult_unsigned_const_1939
        Mapping component mult_unsigned_const_1939...
        Rebalancing component 'const_mul_29_12'...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) mult_unsigned_const_2124_2126...
          Done structuring (delay-based) mult_unsigned_const_2124_2126
        Mapping component mult_unsigned_const_2124_2126...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_338...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_338
        Mapping component WALLACE_CSA_DUMMY_OP_group_338...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_hasher/signature[28])

         Pin                      Type          Fanout  Load Arrival  
                                                        (fF)   (ps)   
----------------------------------------------------------------------
(proj.sdc_line_15_57_1)      ext delay                                
kmer[7]                 (u)  in port                27 102.6          
const_mul_27_13/A[7] 
  g4085/in_1                                                          
  g4085/z               (u)  unmapped_nand2          6  22.2          
  g6638/in_0                                                          
  g6638/z               (u)  unmapped_nand3          4  15.2          
  g5235/in_0                                                          
  g5235/z               (u)  unmapped_or2            1   3.8          
  g6116/in_0                                                          
  g6116/z               (u)  unmapped_nand2          1   3.7          
  g6118/in_0                                                          
  g6118/z               (u)  unmapped_nand2          3  11.4          
  g5909/in_0                                                          
  g5909/z               (u)  unmapped_complex2       1   3.8          
  g5910/in_1                                                          
  g5910/z               (u)  unmapped_nand2          4  14.8          
  g5842/in_0                                                          
  g5842/z               (u)  unmapped_complex2       1   3.7          
  g5843/in_1                                                          
  g5843/z               (u)  unmapped_nand2          2   7.6          
  g5741/in_0                                                          
  g5741/z               (u)  unmapped_complex2       1   3.8          
  g5742/in_1                                                          
  g5742/z               (u)  unmapped_nand2          2   7.4          
  g2875/in_1                                                          
  g2875/z               (u)  unmapped_or2            3  11.1          
  g5621/in_1                                                          
  g5621/z               (u)  unmapped_complex2       1   3.8          
  g5622/in_1                                                          
  g5622/z               (u)  unmapped_nand2          2   7.4          
  g5611/in_0                                                          
  g5611/z               (u)  unmapped_complex2       1   3.8          
  g5612/in_2                                                          
  g5612/z               (u)  unmapped_nand3          3  11.1          
  g5574/in_0                                                          
  g5574/z               (u)  unmapped_complex2       1   3.8          
  g5575/in_3                                                          
  g5575/z               (u)  unmapped_nand4          5  18.5          
  g2644/in_0                                                          
  g2644/z               (u)  unmapped_complex2       1   3.8          
  g5515/in_1                                                          
  g5515/z               (u)  unmapped_nand4          1   3.7          
  g5493/in_0                                                          
  g5493/z               (u)  unmapped_complex2       2   7.4          
  g5478/in_1                                                          
  g5478/z               (u)  unmapped_or2            1   3.7          
  g5479/in_1                                                          
  g5479/z               (u)  unmapped_nand2         26  98.8          
const_mul_27_13/Z[31] 
const_mul_29_12/A[14] 
  g4665/in_0                                                          
  g4665/z               (u)  unmapped_nand2          3  11.1          
  g4667/in_0                                                          
  g4667/z               (u)  unmapped_nand2          4  15.2          
  g4349/in_1                                                          
  g4349/z               (u)  unmapped_or2            1   3.8          
  g4350/in_1                                                          
  g4350/z               (u)  unmapped_nand2          4  14.8          
  g4313/in_1                                                          
  g4313/z               (u)  unmapped_complex2       1   3.8          
  g4314/in_1                                                          
  g4314/z               (u)  unmapped_nand2          2   7.4          
  g4153/in_0                                                          
  g4153/z               (u)  unmapped_complex2       1   3.7          
  g4154/in_1                                                          
  g4154/z               (u)  unmapped_nand2          3  11.4          
  g4003/in_1                                                          
  g4003/z               (u)  unmapped_complex2       1   3.7          
  g4004/in_1                                                          
  g4004/z               (u)  unmapped_nand2          2   7.6          
  g3861/in_0                                                          
  g3861/z               (u)  unmapped_complex2       1   3.8          
  g3862/in_1                                                          
  g3862/z               (u)  unmapped_nand2          2   7.4          
  g3612/in_1                                                          
  g3612/z               (u)  unmapped_or2            3  11.1          
  g3583/in_1                                                          
  g3583/z               (u)  unmapped_nand2          2   7.6          
  g3461/in_1                                                          
  g3461/z               (u)  unmapped_or2            2   7.6          
  g3370/in_0                                                          
  g3370/z               (u)  unmapped_complex2       1   3.8          
  g3274/in_1                                                          
  g3274/z               (u)  unmapped_nand4          1   3.7          
  g3248/in_0                                                          
  g3248/z               (u)  unmapped_complex2       7  25.9          
  g3107/in_1                                                          
  g3107/z               (u)  unmapped_complex2       5  19.0          
  g3110/in_1                                                          
  g3110/z               (u)  unmapped_complex2       3  11.1          
  g3098/in_1                                                          
  g3098/z               (u)  unmapped_complex2       1   3.8          
  g3099/in_1                                                          
  g3099/z               (u)  unmapped_complex2       2   7.4          
  g3085/in_0                                                          
  g3085/z               (u)  unmapped_or2            1   3.7          
  g3086/in_1                                                          
  g3086/z               (u)  unmapped_nand2          2   7.6          
const_mul_29_12/Z[28] 
mux_ctl_28xi/const_mul_29_12_Z 
  g147/in_1                                                           
  g147/z                (u)  unmapped_complex2       1   3.7          
  g148/in_1                                                           
  g148/z                (u)  unmapped_nand2          5  19.0          
mux_ctl_28xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[9] 
  g1246/in_0                                                          
  g1246/z               (u)  unmapped_or2            1   3.8          
  g1247/in_1                                                          
  g1247/z               (u)  unmapped_nand2          2   7.4          
  g1167/in_1                                                          
  g1167/z               (u)  unmapped_or2            3  11.1          
  g1131/in_1                                                          
  g1131/z               (u)  unmapped_complex2       1   3.8          
  g1084/in_0                                                          
  g1084/z               (u)  unmapped_nand2          2   7.4          
  g1045/in_1                                                          
  g1045/z               (u)  unmapped_complex2       1   3.8          
  g1040/in_0                                                          
  g1040/z               (u)  unmapped_nand3          3  11.1          
  g1027/in_1                                                          
  g1027/z               (u)  unmapped_complex2       1   3.8          
  g1001/in_2                                                          
  g1001/z               (u)  unmapped_nand4          1   3.7          
  g992/in_0                                                           
  g992/z                (u)  unmapped_complex2      17  62.9          
  g954/in_0                                                           
  g954/z                (u)  unmapped_complex2       1   3.8          
  g955/in_1                                                           
  g955/z                (u)  unmapped_complex2       1   3.7          
  g933/in_0                                                           
  g933/z                (u)  unmapped_complex2       1   3.8          
  g934/in_1                                                           
  g934/z                (u)  unmapped_complex2       2   7.4          
  g871/in_0                                                           
  g871/z                (u)  unmapped_or2            1   3.7          
  g872/in_1                                                           
  g872/z                (u)  unmapped_nand2          1   4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[28] 
signature[28]           <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_66_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                               
                             uncertainty                              
----------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : kmer[7]
End-point    : signature[28]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 756ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_338...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_338
        Optimizing component WALLACE_CSA_DUMMY_OP_group_338...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_338 'very_fast' (slack=324, area=1196)...
                  			o_slack=324,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) mult_unsigned_const_2124_2126...
          Done restructuring (delay-based) mult_unsigned_const_2124_2126
        Optimizing component mult_unsigned_const_2124_2126...
        Early Area Reclamation for mult_unsigned_const_2124_2126 'very_fast' (slack=-9, area=3299)...
                  			o_slack=-9,  bc_slack=0
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
          Restructuring (delay-based) mult_unsigned_const_1939...
          Done restructuring (delay-based) mult_unsigned_const_1939
        Optimizing component mult_unsigned_const_1939...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(proj.sdc_line_15_56_1)      ext delay                           +2000    2000 R 
kmer[8]                      in port                 8 58.6  197  +103    2103 R 
const_mul_27_13/A[8] 
  g11149/A                                                          +0    2103   
  g11149/Y                   INV_X7P5M_A9TL          1  6.6   48   +44    2146 F 
  g11003/B                                                          +0    2146   
  g11003/Y                   MXT2_X6M_A9TL           4 27.9   82  +161    2307 F 
  g10952/A                                                          +0    2307   
  g10952/Y                   NAND2XB_X6M_A9TL        1  9.9   71   +65    2372 R 
  g10919/B0                                                         +0    2372   
  g10919/Y                   OAI2XB1_X8M_A9TL        3 22.2   79   +73    2445 F 
  g10725/B                                                          +0    2445   
  g10725/Y                   XOR2_X4M_A9TL           1  8.4  164  +119    2565 R 
  g10664/S0                                                         +0    2565   
  g10664/Y                   MXIT2_X3M_A9TL          2 11.5  162  +128    2693 R 
  g10483/A                                                          +0    2693   
  g10483/Y                   XOR3_X4M_A9TL           2 14.0   88  +183    2876 F 
  g10440/A                                                          +0    2876   
  g10440/Y                   NAND2XB_X4M_A9TL        4 15.0  110   +93    2969 R 
  g10417/A                                                          +0    2969   
  g10417/Y                   AND2_X8M_A9TL           3 18.2   55  +112    3081 R 
  g10399/B                                                          +0    3081   
  g10399/Y                   NAND2_X4M_A9TL          1  8.4   60   +52    3133 F 
  g10381/A                                                          +0    3133   
  g10381/Y                   NOR2XB_X6M_A9TL         1  7.9   66   +63    3196 R 
  g10327/D                                                          +0    3196   
  g10327/Y                   OR4_X8M_A9TL            6 37.0  127  +154    3350 R 
  g10320/A                                                          +0    3350   
  g10320/Y                   INV_X2M_A9TL            1  9.4   67   +74    3424 F 
  g10284/A0                                                         +0    3424   
  g10284/Y                   OAI2XB1_X6M_A9TL        1  8.9   90   +87    3511 R 
  g10237/S0                                                         +0    3511   
  g10237/Y                   MXT2_X6M_A9TL          11 48.7  108  +187    3698 F 
const_mul_27_13/Z[17] 
const_mul_29_12/A[0] 
  g9402/A                                                           +0    3698   
  g9402/Y                    INV_X4M_A9TL            5 19.9   87   +89    3787 R 
  g9379/B                                                           +0    3787   
  g9379/Y                    NAND2_X4A_A9TL          4 17.2  110   +88    3875 F 
  g9304/B                                                           +0    3875   
  g9304/Y                    AND2_X8M_A9TL           4 21.4   49  +135    4010 F 
  g9242/A1                                                          +0    4010   
  g9242/Y                    OAI21_X3M_A9TL          1  7.4  118  +109    4118 R 
  g9129/A                                                           +0    4118   
  g9129/CO                   ADDF_X2M_A9TL           1  4.0   66  +181    4299 R 
  g9070/A                                                           +0    4299   
  g9070/SUM                  ADDFH_X2M_A9TL          2 11.8  113  +336    4635 R 
  g9021/B                                                           +0    4635   
  g9021/Y                    XNOR3_X3M_A9TL          2 10.5   90  +256    4891 F 
  g8981/A                                                           +0    4891   
  g8981/Y                    NAND2XB_X4M_A9TL        3 13.1  100   +89    4980 R 
  g8957/A                                                           +0    4980   
  g8957/Y                    NAND2XB_X4M_A9TL        2 10.0   63   +62    5042 F 
  g8936/A                                                           +0    5042   
  g8936/Y                    NOR2XB_X4M_A9TL         2 11.6  112   +91    5133 R 
  g8905/A0                                                          +0    5133   
  g8905/Y                    AOI2XB1_X3M_A9TL        1  8.0   86   +87    5220 F 
  g8889/B                                                           +0    5220   
  g8889/Y                    AND3_X6M_A9TL           2 21.0   56  +140    5360 F 
  g8855/A                                                           +0    5360   
  g8855/Y                    NOR2XB_X8M_A9TL         2 17.6   90   +76    5436 R 
  g8847/A                                                           +0    5436   
  g8847/Y                    NOR2_X8A_A9TL           3 16.5   58   +58    5494 F 
  g8808/A0                                                          +0    5494   
  g8808/Y                    OAI21B_X4M_A9TL         1  7.9  109   +92    5586 R 
  g8778/A                                                           +0    5586   
  g8778/Y                    XOR2_X3M_A9TL           1  8.9  184  +105    5691 R 
const_mul_29_12/Z[22] 
mux_ctl_22xi/const_mul_29_12_Z 
  g154/S0                                                           +0    5691   
  g154/Y                     MXT2_X6M_A9TL           3 16.9   66  +178    5869 F 
mux_ctl_22xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[3] 
  g2389/A                                                           +0    5869   
  g2389/S                    ADDH_X1M_A9TL           1  5.6   83  +170    6039 F 
  g2235/CI                                                          +0    6039   
  g2235/CO                   ADDF_X2M_A9TL           3 11.5  107  +228    6268 F 
  g2225/C                                                           +0    6268   
  g2225/Y                    AND3_X4M_A9TL           2 10.5   51  +156    6424 F 
  g2218/A                                                           +0    6424   
  g2218/Y                    NAND2XB_X4M_A9TL        1  8.7   78   +62    6486 R 
  g2210/B                                                           +0    6486   
  g2210/Y                    NAND3XXB_X6M_A9TL       5 22.8  112   +94    6580 F 
  g2206/A                                                           +0    6580   
  g2206/Y                    NAND3_X6A_A9TL          1 12.1  111   +99    6679 R 
  g2197/B                                                           +0    6679   
  g2197/Y                    NAND2_X8M_A9TL         13 58.0  124  +110    6788 F 
  g2171/A0                                                          +0    6788   
  g2171/Y                    AOI2XB1_X3M_A9TL        1  7.8  136  +125    6913 R 
  g2156/A0                                                          +0    6913   
  g2156/Y                    OAI2XB1_X4M_A9TL        1  7.7  107   +83    6996 F 
  g2139/A                                                           +0    6996   
  g2139/Y                    XOR2_X3M_A9TL           1  4.9  101   +92    7088 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[28] 
signature[28]           <<<  interconnect                    101    +0    7088 F 
                             out port                               +0    7088 F 
(proj.sdc_line_17_66_1)      ext delay                           +2000    9088 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                                   9000   
                             uncertainty                           -50    8950 R 
---------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    -138ps (TIMING VIOLATION)
Start-point  : kmer[8]
End-point    : signature[28]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                14769     -138 
            Worst cost_group: in2out, WNS: -138.2
            Path: kmer[8] --> signature[28]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               148     -138      -3%     9000     (launch clock period: 10000)

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:   -80 ps
Target path end-point (Port: proj_hasher/signature[19])

         Pin                      Type          Fanout Load Arrival  
                                                       (fF)   (ps)   
---------------------------------------------------------------------
(proj.sdc_line_15_56_1)      ext delay                               
kmer[8]                      in port                 8 58.6          
const_mul_27_13/A[8] 
  g11149/A                                                           
  g11149/Y                   INV_X7P5M_A9TL          1  6.6          
  g11003/B                                                           
  g11003/Y                   MXT2_X6M_A9TL           4 27.9          
  g10952/A                                                           
  g10952/Y                   NAND2XB_X6M_A9TL        1  9.9          
  g10919/B0                                                          
  g10919/Y                   OAI2XB1_X8M_A9TL        3 22.2          
  g10725/B                                                           
  g10725/Y                   XOR2_X4M_A9TL           1  8.4          
  g10664/S0                                                          
  g10664/Y                   MXIT2_X3M_A9TL          2 11.5          
  g10483/A                                                           
  g10483/Y                   XOR3_X4M_A9TL           2 14.0          
  g10440/A                                                           
  g10440/Y                   NAND2XB_X4M_A9TL        4 15.0          
  g10417/A                                                           
  g10417/Y                   AND2_X8M_A9TL           3 18.2          
  g10399/B                                                           
  g10399/Y                   NAND2_X4M_A9TL          1  8.4          
  g10381/A                                                           
  g10381/Y                   NOR2XB_X6M_A9TL         1  7.9          
  g10327/D                                                           
  g10327/Y                   OR4_X8M_A9TL            6 37.0          
  g10320/A                                                           
  g10320/Y                   INV_X2M_A9TL            1  9.4          
  g10284/A0                                                          
  g10284/Y                   OAI2XB1_X6M_A9TL        1  8.9          
  g10237/S0                                                          
  g10237/Y                   MXT2_X6M_A9TL          11 48.7          
const_mul_27_13/Z[17] 
const_mul_29_12/A[0] 
  g9402/A                                                            
  g9402/Y                    INV_X4M_A9TL            5 19.9          
  g9379/B                                                            
  g9379/Y                    NAND2_X4A_A9TL          4 17.2          
  g9304/B                                                            
  g9304/Y                    AND2_X8M_A9TL           4 21.4          
  g9242/A1                                                           
  g9242/Y                    OAI21_X3M_A9TL          1  7.4          
  g9129/A                                                            
  g9129/CO                   ADDF_X2M_A9TL           1  4.0          
  g9070/A                                                            
  g9070/SUM                  ADDFH_X2M_A9TL          2 11.8          
  g9021/B                                                            
  g9021/Y                    XNOR3_X3M_A9TL          2 10.5          
  g8981/A                                                            
  g8981/Y                    NAND2XB_X4M_A9TL        3 13.1          
  g8957/A                                                            
  g8957/Y                    NAND2XB_X4M_A9TL        2 10.0          
  g8936/A                                                            
  g8936/Y                    NOR2XB_X4M_A9TL         2 11.6          
  g8905/A0                                                           
  g8905/Y                    AOI2XB1_X3M_A9TL        1  8.0          
  g8889/B                                                            
  g8889/Y                    AND3_X6M_A9TL           2 21.0          
  g8855/A                                                            
  g8855/Y                    NOR2XB_X8M_A9TL         2 17.6          
  g8847/A                                                            
  g8847/Y                    NOR2_X8A_A9TL           3 16.5          
  g8808/A0                                                           
  g8808/Y                    OAI21B_X4M_A9TL         1  7.9          
  g8778/A                                                            
  g8778/Y                    XOR2_X3M_A9TL           1  8.9          
const_mul_29_12/Z[22] 
mux_ctl_22xi/const_mul_29_12_Z 
  g154/S0                                                            
  g154/Y                     MXT2_X6M_A9TL           3 16.9          
mux_ctl_22xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[3] 
  g2389/A                                                            
  g2389/S                    ADDH_X1M_A9TL           1  5.6          
  g2235/CI                                                           
  g2235/CO                   ADDF_X2M_A9TL           3 11.5          
  g2225/C                                                            
  g2225/Y                    AND3_X4M_A9TL           2 10.5          
  g2218/A                                                            
  g2218/Y                    NAND2XB_X4M_A9TL        1  8.7          
  g2210/B                                                            
  g2210/Y                    NAND3XXB_X6M_A9TL       5 22.8          
  g2206/A                                                            
  g2206/Y                    NAND3_X6A_A9TL          1 12.1          
  g2197/B                                                            
  g2197/Y                    NAND2_X8M_A9TL         13 58.0          
  g2170/A0                                                           
  g2170/Y                    AOI2XB1_X3M_A9TL        1  7.8          
  g2154/A0                                                           
  g2154/Y                    OAI2XB1_X4M_A9TL        1  7.7          
  g2144/A                                                            
  g2144/Y                    XOR2_X3M_A9TL           1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[19] 
signature[19]           <<<  interconnect                            
                             out port                                
(proj.sdc_line_17_75_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                              
                             uncertainty                             
---------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : kmer[8]
End-point    : signature[19]

The global mapper estimates a slack for this path of -80ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(proj.sdc_line_15_64_1)      ext delay                           +2000    2000 F 
kmer[0]                      in port                 1 13.6   62   +23    2023 F 
g155/A                                                              +0    2023   
g155/Y                       INV_X9M_A9TL            2 23.1   50   +53    2075 R 
g154/A                                                              +0    2075   
g154/Y                       INV_X13M_A9TL          12 76.6   59   +55    2130 F 
const_mul_27_13/A[0] 
  g11289/A                                                          +0    2130   
  g11289/Y                   INV_X13M_A9TL          15 58.2   70   +67    2198 R 
  g11116/AN                                                         +0    2198   
  g11116/Y                   NAND2B_X4M_A9TL         3 12.0   87  +125    2322 R 
  g11002/A                                                          +0    2322   
  g11002/Y                   NAND2_X2A_A9TL          2  8.7   96   +86    2408 F 
  g10686/CI                                                         +0    2408   
  g10686/CO                  CGEN_X2M_A9TL           2 11.0   97  +200    2609 F 
  g10606/A                                                          +0    2609   
  g10606/Y                   INV_X3M_A9TL            2 13.3   79   +82    2690 R 
  g10561/A0                                                         +0    2690   
  g10561/Y                   OAI21_X4M_A9TL          2 13.9   92   +86    2777 F 
  g10383/A                                                          +0    2777   
  g10383/CON                 CGENI_X2M_A9TL          2  8.8  187  +158    2935 R 
  g10358/A                                                          +0    2935   
  g10358/Y                   INV_X2M_A9TL            1  4.9   62   +65    3000 F 
  g10342/BN                                                         +0    3000   
  g10342/Y                   NOR2XB_X6M_A9TL         3 14.4   67  +130    3130 F 
  g10312/A                                                          +0    3130   
  g10312/Y                   NAND2_X4A_A9TL          1  9.7   60   +58    3188 R 
  g10298/A                                                          +0    3188   
  g10298/Y                   NAND2_X6A_A9TL          3 20.3   76   +68    3256 F 
  g10257/A0                                                         +0    3256   
  g10257/Y                   AOI2XB1_X6M_A9TL        2 12.6  102  +101    3357 R 
  g11306/AN                                                         +0    3357   
  g11306/Y                   NOR2B_X6M_A9TL          1 11.5   87  +133    3490 R 
  g10207/A                                                          +0    3490   
  g10207/Y                   NAND2_X8M_A9TL          4 23.8   76   +64    3555 F 
  g10186/B1                                                         +0    3555   
  g10186/Y                   AO1B2_X4M_A9TL          1  7.7   64  +123    3678 F 
  g10179/S0                                                         +0    3678   
  g10179/Y                   MXT2_X4M_A9TL          12 45.8  173  +208    3885 R 
const_mul_27_13/Z[28] 
const_mul_29_12/A[11] 
  g9407/A                                                           +0    3885   
  g9407/Y                    INV_X3M_A9TL            5 15.8   84   +90    3975 F 
  g9314/B                                                           +0    3975   
  g9314/Y                    MXIT2_X1M_A9TL          2  9.2  315  +179    4154 R 
  g9232/A                                                           +0    4154   
  g9232/Y                    XNOR2_X1M_A9TL          1  4.0  209  +177    4331 R 
  g9042/A                                                           +0    4331   
  g9042/SUM                  ADDFH_X2M_A9TL          2  7.2   84  +362    4693 R 
  g9443/BN                                                          +0    4693   
  g9443/Y                    NAND2XB_X3M_A9TL        3  9.6   96  +141    4834 R 
  g8966/A1N                                                         +0    4834   
  g8966/Y                    AOI2XB1_X4M_A9TL        3  8.9  111  +163    4998 R 
  g8930/A1N                                                         +0    4998   
  g8930/Y                    AOI2XB1_X3M_A9TL        1  8.1  122  +187    5185 R 
  g8889/C                                                           +0    5185   
  g8889/Y                    AND3_X6M_A9TL           2 20.1   70  +142    5328 R 
  g8885/A                                                           +0    5328   
  g8885/Y                    INV_X6M_A9TL            4 22.5   44   +51    5378 F 
  g8866/A0                                                          +0    5378   
  g8866/Y                    AOI2XB1_X3M_A9TL        2  9.9  136  +108    5486 R 
  g8844/A0                                                          +0    5486   
  g8844/Y                    OAI2XB1_X3M_A9TL        1  5.1   70   +80    5566 F 
  g9435/B                                                           +0    5566   
  g9435/Y                    XNOR2_X2M_A9TL          1  5.3  183  +124    5690 R 
const_mul_29_12/Z[19] 
mux_ctl_19xi/const_mul_29_12_Z 
  g2/B                                                              +0    5690   
  g2/Y                       XOR2_X2M_A9TL           2  8.5  226  +179    5869 R 
mux_ctl_19xi/signature 
WALLACE_CSA_DUMMY_OP_groupi/in_0[0] 
  g2404/A                                                           +0    5869   
  g2404/CO                   ADDH_X2M_A9TL           1  7.4   83  +193    6062 R 
  g2235/A                                                           +0    6062   
  g2235/CO                   ADDF_X2M_A9TL           3 11.9  115  +208    6270 R 
  g2225/C                                                           +0    6270   
  g2225/Y                    AND3_X4M_A9TL           2  9.2   58  +136    6406 R 
  g2218/A                                                           +0    6406   
  g2218/Y                    NAND2XB_X4M_A9TL        1  8.6   54   +49    6455 F 
  g2210/A                                                           +0    6455   
  g2210/Y                    NAND3XXB_X6M_A9TL       5 21.4  148   +94    6549 R 
  g2463/A                                                           +0    6549   
  g2463/Y                    NAND3XXB_X6M_A9TL       1 11.4   86   +77    6626 F 
  g2197/A                                                           +0    6626   
  g2197/Y                    NAND2_X8M_A9TL         13 56.2  162  +126    6751 R 
  g2465/A0                                                          +0    6751   
  g2465/Y                    AOI21_X3M_A9TL          1  7.1  125   +98    6849 F 
  g2154/A0                                                          +0    6849   
  g2154/Y                    OAI2XB1_X4M_A9TL        1  7.9  114  +115    6964 R 
  g2144/A                                                           +0    6964   
  g2144/Y                    XOR2_X3M_A9TL           1  4.9  166   +91    7055 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[19] 
signature[19]           <<<  interconnect                    166    +0    7055 R 
                             out port                               +0    7055 R 
(proj.sdc_line_17_75_1)      ext delay                           +2000    9055 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                                   9000   
                             uncertainty                           -50    8950 R 
---------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    -105ps (TIMING VIOLATION)
Start-point  : kmer[0]
End-point    : signature[19]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   70 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               12659     -105 
            Worst cost_group: in2out, WNS: -105.4
            Path: kmer[0] --> signature[19]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               -80     -105      +0%     9000     (launch clock period: 10000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 91, CPU_Time 86.64154500000004
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  26.7( 27.9) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   0.8(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |   5.4(  5.1) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:03:16) |  00:01:26(00:01:31) |  67.1( 66.9) |   13:47:14 (Aug11) |   1.16 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_hasher/fv_map.fv.json' for netlist 'fv/proj_hasher/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_hasher/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_hasher/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9987390000000005
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  26.3( 27.5) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   0.8(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |   5.3(  5.1) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:03:16) |  00:01:26(00:01:31) |  66.1( 65.9) |   13:47:14 (Aug11) |   1.16 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:01(00:00:02) |   1.5(  1.4) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.003872999999998683
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  26.3( 27.5) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   0.8(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |   5.3(  5.1) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:03:16) |  00:01:26(00:01:31) |  66.1( 65.9) |   13:47:14 (Aug11) |   1.16 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:01(00:00:02) |   1.5(  1.4) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_hasher ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_hasher
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_hasher'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  26.3( 27.3) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   0.8(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |   5.3(  5.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:03:16) |  00:01:26(00:01:31) |  66.1( 65.5) |   13:47:14 (Aug11) |   1.16 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:01(00:00:02) |   1.5(  1.4) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:19) |  00:00:00(00:00:01) |   0.0(  0.7) |   13:47:17 (Aug11) |   1.16 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 12657     -474    -10298      2520        0        0
            Worst cost_group: in2out, WNS: -474.5
            Path: kmer[1] --> signature[19]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                12657     -474    -10298      2520        0        0
            Worst cost_group: in2out, WNS: -474.5
            Path: kmer[1] --> signature[19]
 incr_delay                12838        0         0       508        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       299  (      171 /      179 )  2.69
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  12838        0         0       508        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 9, CPU_Time 8.99188200000009
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  24.6( 25.7) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   0.7(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |   5.0(  4.7) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:03:16) |  00:01:26(00:01:31) |  61.8( 61.5) |   13:47:14 (Aug11) |   1.16 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:01(00:00:02) |   1.4(  1.4) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:19) |  00:00:00(00:00:01) |   0.0(  0.7) |   13:47:17 (Aug11) |   1.16 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:03:28) |  00:00:08(00:00:09) |   6.4(  6.1) |   13:47:26 (Aug11) |   1.16 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:44:58 (Aug11) |  802.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:38) |  00:00:34(00:00:38) |  24.6( 25.7) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:38) |  00:00:01(00:00:00) |   0.7(  0.0) |   13:45:36 (Aug11) |   1.16 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:07(00:00:07) |   5.0(  4.7) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:33(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:45:43 (Aug11) |   1.15 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:03:16) |  00:01:26(00:01:31) |  61.8( 61.5) |   13:47:14 (Aug11) |   1.16 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:01(00:00:02) |   1.4(  1.4) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:47:16 (Aug11) |   1.16 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:02(00:03:19) |  00:00:00(00:00:01) |   0.0(  0.7) |   13:47:17 (Aug11) |   1.16 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:03:28) |  00:00:08(00:00:09) |   6.4(  6.1) |   13:47:26 (Aug11) |   1.16 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:03:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:47:26 (Aug11) |   1.16 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      4056     16028      1153
##>M:Pre Cleanup                        0         -         -      4056     16028      1153
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1982      9505      1160
##>M:Const Prop                         0      -105      1393      1982      9505      1160
##>M:Cleanup                            9         0         0      1982      9684      1163
##>M:MBCI                               0         -         -      1982      9684      1163
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              92
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      103
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_hasher'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 13:47
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_hasher' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_hasher
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_hasher'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 12838        0         0       508        0        0
-------------------------------------------------------------------------------
 const_prop                12838        0         0         0        0        0
 simp_cc_inputs            12755        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                12755        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_hasher'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_hasher.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_hasher.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_hasher.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:31 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
proj_hasher               1955   9637.920  3116.839    12754.759 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:31 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        
       Gate         Instances    Area                        Library                      
------------------------------------------------------------------------------------------
ADDFH_X1M_A9TL             13   145.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X1P4M_A9TL            1    11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X2M_A9TL             10   118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1M_A9TL              38   300.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1P4M_A9TL             3    28.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X2M_A9TL               7    65.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL              24   112.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1P4M_A9TL             1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X2M_A9TL               5    28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL              19    34.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL               3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL              11    43.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL               3    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL               1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL               1     7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL               3    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL               1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X4M_A9TL               2    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X6M_A9TL               1    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL             12    30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X2M_A9TL              5    18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL             10    54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X4M_A9TL              6    36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X6M_A9TL              1     9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              8    28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X3M_A9TL             14    75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X4M_A9TL             12    73.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X6M_A9TL              4    36.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               6    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X1M_A9TL               2     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1P4M_A9TL           1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL             1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X2M_A9TL             1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X3M_A9TL             1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              6    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              5    18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TR              2     7.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X3M_A9TL              6    28.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X4M_A9TL              8    48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X6M_A9TL             10    90.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X6M_A9TR              1     9.000    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI221_X2M_A9TL             1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X2M_A9TL              1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL            1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X2M_A9TL            3    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL           10    57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X4M_A9TL           15   113.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X6M_A9TL            8    83.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X8M_A9TL            1    13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BMXIT_X1M_A9TL              1    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL             1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR             1     1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X0P8M_A9TL             1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X11M_A9TL              1     9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TH               1     1.440    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2P5M_A9TL             2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL               1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X6M_A9TL               1     5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X9M_A9TL               2    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X13M_A9TL               1     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X16M_A9TL               2    20.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL                1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X6M_A9TL                4    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL             15    43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL             15    81.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL              35   126.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TR               1     3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X1P4M_A9TL             1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1P4M_A9TR             1     3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X2M_A9TL              14    55.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               8    46.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13M_A9TL               4    27.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               84    90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               81   116.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL               53   114.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TR              1     2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL               44   110.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TL                1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL               26    74.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                9    32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              8    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                4    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X4B_A9TL                2    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X4M_A9TL                2    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL            1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL              7    25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TL             22   142.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL             52   393.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X4M_A9TL              7    70.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL             1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1M_A9TL               1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TL             6    30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL               1     6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL              10    82.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL              13   126.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X6M_A9TL              14   146.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL            24    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL             7    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TR             1     2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL             4    15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X4M_A9TL             4    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X8M_A9TL             1     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL           11    23.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL           27    77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL           26   102.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL           21    98.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL           17   116.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TL            1     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             57    82.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              5     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             24    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4A_A9TL            1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL           23    49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL             32    80.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2B_A9TR              1     2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL              8    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TR              2     5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL             34   122.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3B_A9TL              1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL             14    50.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL             11    47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL             11    47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL             18    71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TR              1     3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X6A_A9TL              8    48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TL             11    67.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8A_A9TL              1     8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8B_A9TL              1     8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL              7    52.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1M_A9TL             1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1P4M_A9TL           1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X6M_A9TL             1     9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL           1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X2M_A9TL           5    19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X3M_A9TL           1     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X4M_A9TL           9    55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X6M_A9TL           5    45.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL              2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2A_A9TL              1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL              4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X4M_A9TL              9    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL              2    15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6M_A9TL              1     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X3M_A9TL          1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X4M_A9TL          1     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X4A_A9TL              1     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             16    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL              2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X6M_A9TL              1     6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X8M_A9TL              1     8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             3     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL            13    37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL            14    50.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL            12    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL            16   103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TL             4    33.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL              12    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL               2     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL               2     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL            16    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4M_A9TL             1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL              13    32.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TL               2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TR               1     2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL               1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL               9    29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3M_A9TL               1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL               4    15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4B_A9TL               1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TL               5    19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6A_A9TL               3    18.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL               1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6M_A9TL               1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8B_A9TL               1     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8M_A9TL               1     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X2M_A9TL              1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL              2    20.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL               3     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1P4M_A9TL             1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X2M_A9TL               1     4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               3     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             4    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL           1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X2M_A9TL             1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X3M_A9TL             1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL             2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X3M_A9TL             1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X4M_A9TL             2    14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL              8    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1P4M_A9TL            4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL              4    14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TR              1     3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL              7    32.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X4M_A9TL              9    55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X6M_A9TL              8    66.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X8M_A9TL              1    11.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL             1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1P4M_A9TL           1     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X3M_A9TL              1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL          1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL            5    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X3M_A9TL           12    69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X4M_A9TL           14   105.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X6M_A9TL            4    37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X8M_A9TL            1    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL              9    16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                7    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                7    22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                5    18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TL                3    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TR                1     5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR4_X8M_A9TL                1    16.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL           10    32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL              8    28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL             21   128.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL              8    63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TL              6    60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL           14    85.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P7M_A9TL            1     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1M_A9TL             14    90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1P4M_A9TL            1    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X3M_A9TL             20   280.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X4M_A9TL             19   348.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            18    58.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL              16    57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1P4M_A9TL             2    12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL              29   177.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL              51   403.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL              27   272.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL             3    18.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1M_A9TL               4    25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1P4M_A9TL             1    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X3M_A9TL              21   294.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X4M_A9TL              11   201.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
------------------------------------------------------------------------------------------
total                    1955  9637.920                                                   


                    Library                    Instances   Area   Instances % 
------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         1    1.440         0.1 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c      1939 9583.200        99.2 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c        15   53.280         0.8 

                                         
     Type      Instances   Area   Area % 
-----------------------------------------
inverter             323  672.120    7.0 
buffer                21   97.920    1.0 
logic               1611 8867.880   92.0 
physical_cells         0    0.000    0.0 
-----------------------------------------
total               1955 9637.920  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:32 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_hasher

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:32 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops            0    0.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                    0  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     0          0        0 (0.00%)    0 (0.00%)   
-------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:33 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:33 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            9637.92     100.00 
-------------------------------------
total             9637.92     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:47:33 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out          0.1   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             1955 
Physical Instance count            0 
Sequential Instance Count          0 
Combinational Instance Count    1955 
Hierarchical Instance Count        0 

Area
----
Cell Area                          9637.920
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    9637.920
Net Area                           3116.839
Total Area (Cell+Physical+Net)     12754.759

Max Fanout                         16 (n_28)
Min Fanout                         1 (k[1]_131)
Average Fanout                     2.1
Terms to net ratio                 3.0246
Terms to instance ratio            3.2706
Runtime                            198.12704300000019 seconds
Elapsed Runtime                    225 seconds
Genus peak memory usage            6890.72 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_hasher.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_hasher.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 13:47
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.db' for 'proj_hasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(genus_hasher.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_hasher' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher...
%# Begin write_design (08/11 13:47:35, mem=5265.46M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_hasher' (command execution time mm:ss cpu = 00:05, real = 00:10).
.
%# End write_design (08/11 13:47:45, total cpu=08:00:05, real=08:00:10, peak res=1180.80M, current mem=5269.46M)
@file(genus_hasher.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_hasher.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_hasher.tcl
@genus:root: 2> 
@genus:root: 2> 

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 249s, ST: 240s, FG: 240s, CPU: 43.1%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.2G, phys peak: 1.2G}, SYS {load: 1.6, cpu: 2, total: 7.5G, free: 3.5G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 250s, ST: 240s, FG: 240s, CPU: 43.1%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.2G, phys peak: 1.2G}, SYS {load: 1.6, cpu: 2, total: 7.5G, free: 3.5G}
Abnormal exit.
