{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543535167033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543535167035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 19:46:06 2018 " "Processing started: Thu Nov 29 19:46:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543535167035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535167035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535167035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543535168047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543535168047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178845 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178845 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178860 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178876 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178891 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178891 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178891 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178907 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178907 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178923 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535178923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535178923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543535179016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535179016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535179016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "DataPath.vhd" "G3" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535179016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "DataPath.vhd" "G4" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535179032 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ROM memoria_rom2.vhd(23) " "VHDL Variable Declaration warning at memoria_rom2.vhd(23): used initial value expression for variable \"ROM\" because variable was never assigned a value" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543535179079 "|DataPath|memoria_ROM2:G4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "DataPath.vhd" "G5" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "DataPath.vhd" "G6" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "DataPath.vhd" "G7" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "DataPath.vhd" "G8" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "DataPath.vhd" "G9" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "DataPath.vhd" "G10" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT QAndBIT:G11 " "Elaborating entity \"QAndBIT\" for hierarchy \"QAndBIT:G11\"" {  } { { "DataPath.vhd" "G11" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "DataPath.vhd" "G12" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "DataPath.vhd" "G15" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "DataPath.vhd" "G16" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192653 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Prod ULA.vhd(27) " "VHDL Variable Declaration warning at ULA.vhd(27): used initial value expression for variable \"Prod\" because variable was never assigned a value" {  } { { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 27 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543535192669 "|DataPath|ULA:G16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "DataPath.vhd" "G17" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535192669 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BancoRegistradores:G7\|Reg " "RAM logic \"BancoRegistradores:G7\|Reg\" is uninferred due to asynchronous read logic" {  } { { "BancoRegistradores.vhd" "Reg" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543535193450 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543535193450 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|jump " "Converted tri-state buffer \"UnidadedeControle:G5\|jump\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|aluSRC " "Converted tri-state buffer \"UnidadedeControle:G5\|aluSRC\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|branch " "Converted tri-state buffer \"UnidadedeControle:G5\|branch\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|escrevemem " "Converted tri-state buffer \"UnidadedeControle:G5\|escrevemem\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|lemem " "Converted tri-state buffer \"UnidadedeControle:G5\|lemem\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|escrevereg " "Converted tri-state buffer \"UnidadedeControle:G5\|escrevereg\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|memparareg " "Converted tri-state buffer \"UnidadedeControle:G5\|memparareg\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|origalu\[0\] " "Converted tri-state buffer \"UnidadedeControle:G5\|origalu\[0\]\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|origalu\[1\] " "Converted tri-state buffer \"UnidadedeControle:G5\|origalu\[1\]\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|origalu\[2\] " "Converted tri-state buffer \"UnidadedeControle:G5\|origalu\[2\]\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|origalu\[3\] " "Converted tri-state buffer \"UnidadedeControle:G5\|origalu\[3\]\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadedeControle:G5\|regdest " "Converted tri-state buffer \"UnidadedeControle:G5\|regdest\" feeding internal logic into a wire" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1543535193450 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1543535193450 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|op\[2\] UnidadedeControle:G5\|Equal0 " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|op\[2\]\" to the node \"UnidadedeControle:G5\|Equal0\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|op\[3\] UnidadedeControle:G5\|Equal0 " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|op\[3\]\" to the node \"UnidadedeControle:G5\|Equal0\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|rt\[1\] Multiplexador2x1:G6\|SAIDA\[1\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|rt\[1\]\" to the node \"Multiplexador2x1:G6\|SAIDA\[1\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|rt\[2\] Multiplexador2x1:G6\|SAIDA\[2\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|rt\[2\]\" to the node \"Multiplexador2x1:G6\|SAIDA\[2\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|rd\[2\] BancoRegistradores:G7\|Reg " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|rd\[2\]\" to the node \"BancoRegistradores:G7\|Reg\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|funct\[1\] ULA:G16\|Mux15 " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|funct\[1\]\" to the node \"ULA:G16\|Mux15\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|tipoi\[1\] Multiplexador2x1_16bits:G14\|SAIDA\[1\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|tipoi\[1\]\" to the node \"Multiplexador2x1_16bits:G14\|SAIDA\[1\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|tipoi\[5\] Multiplexador2x1_16bits:G14\|SAIDA\[15\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|tipoi\[5\]\" to the node \"Multiplexador2x1_16bits:G14\|SAIDA\[15\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[0\] Multiplexador2x1_16bits:G13\|SAIDA\[2\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[0\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[2\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[1\] Multiplexador2x1_16bits:G13\|SAIDA\[3\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[1\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[3\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[2\] Multiplexador2x1_16bits:G13\|SAIDA\[4\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[2\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[4\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[3\] Multiplexador2x1_16bits:G13\|SAIDA\[5\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[3\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[5\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[4\] Multiplexador2x1_16bits:G13\|SAIDA\[6\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[4\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[6\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[5\] Multiplexador2x1_16bits:G13\|SAIDA\[7\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[5\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[7\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[6\] Multiplexador2x1_16bits:G13\|SAIDA\[8\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[6\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[8\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[7\] Multiplexador2x1_16bits:G13\|SAIDA\[9\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[7\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[9\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[8\] Multiplexador2x1_16bits:G13\|SAIDA\[10\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[8\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[10\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[9\] Multiplexador2x1_16bits:G13\|SAIDA\[11\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[9\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[11\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[10\] Multiplexador2x1_16bits:G13\|SAIDA\[12\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[10\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[12\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoria_ROM2:G4\|jump\[11\] Multiplexador2x1_16bits:G13\|SAIDA\[13\] " "Converted the fanout from the open-drain buffer \"memoria_ROM2:G4\|jump\[11\]\" to the node \"Multiplexador2x1_16bits:G13\|SAIDA\[13\]\" into a wire" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1543535194559 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|rt\[0\] Multiplexador2x1:G6\|SAIDA\[0\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|rt\[0\]\" to the node \"Multiplexador2x1:G6\|SAIDA\[0\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|rs\[0\] Multiplexador2x1:G6\|SAIDA\[0\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|rs\[0\]\" to the node \"Multiplexador2x1:G6\|SAIDA\[0\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|op\[0\] UnidadedeControle:G5\|Equal0 " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|op\[0\]\" to the node \"UnidadedeControle:G5\|Equal0\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|op\[1\] UnidadedeControle:G5\|Equal0 " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|op\[1\]\" to the node \"UnidadedeControle:G5\|Equal0\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|rs\[1\] Multiplexador2x1:G6\|SAIDA\[1\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|rs\[1\]\" to the node \"Multiplexador2x1:G6\|SAIDA\[1\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|rs\[2\] Multiplexador2x1:G6\|SAIDA\[2\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|rs\[2\]\" to the node \"Multiplexador2x1:G6\|SAIDA\[2\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|rd\[0\] BancoRegistradores:G7\|Reg " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|rd\[0\]\" to the node \"BancoRegistradores:G7\|Reg\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|rd\[1\] BancoRegistradores:G7\|Reg " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|rd\[1\]\" to the node \"BancoRegistradores:G7\|Reg\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|funct\[0\] ULA:G16\|Mux15 " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|funct\[0\]\" to the node \"ULA:G16\|Mux15\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|funct\[2\] ULA:G16\|Mux15 " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|funct\[2\]\" to the node \"ULA:G16\|Mux15\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|tipoi\[0\] Multiplexador2x1_16bits:G14\|SAIDA\[0\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|tipoi\[0\]\" to the node \"Multiplexador2x1_16bits:G14\|SAIDA\[0\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|tipoi\[2\] Multiplexador2x1_16bits:G14\|SAIDA\[2\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|tipoi\[2\]\" to the node \"Multiplexador2x1_16bits:G14\|SAIDA\[2\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|tipoi\[3\] Multiplexador2x1_16bits:G14\|SAIDA\[3\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|tipoi\[3\]\" to the node \"Multiplexador2x1_16bits:G14\|SAIDA\[3\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoria_ROM2:G4\|tipoi\[4\] Multiplexador2x1_16bits:G14\|SAIDA\[4\] " "Converted the fan-out from the tri-state buffer \"memoria_ROM2:G4\|tipoi\[4\]\" to the node \"Multiplexador2x1_16bits:G14\|SAIDA\[4\]\" into an OR gate" {  } { { "memoria_rom2.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1543535194559 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~256 " "Latch memram:G17\|ram~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~257 " "Latch memram:G17\|ram~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~258 " "Latch memram:G17\|ram~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~259 " "Latch memram:G17\|ram~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~260 " "Latch memram:G17\|ram~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~80 " "Latch memram:G17\|ram~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~112 " "Latch memram:G17\|ram~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~64 " "Latch memram:G17\|ram~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~96 " "Latch memram:G17\|ram~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~208 " "Latch memram:G17\|ram~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~240 " "Latch memram:G17\|ram~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~192 " "Latch memram:G17\|ram~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~224 " "Latch memram:G17\|ram~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~81 " "Latch memram:G17\|ram~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~113 " "Latch memram:G17\|ram~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~65 " "Latch memram:G17\|ram~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~97 " "Latch memram:G17\|ram~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~209 " "Latch memram:G17\|ram~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194559 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~241 " "Latch memram:G17\|ram~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~193 " "Latch memram:G17\|ram~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~225 " "Latch memram:G17\|ram~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~82 " "Latch memram:G17\|ram~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~114 " "Latch memram:G17\|ram~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~66 " "Latch memram:G17\|ram~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~98 " "Latch memram:G17\|ram~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~210 " "Latch memram:G17\|ram~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~242 " "Latch memram:G17\|ram~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~194 " "Latch memram:G17\|ram~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~226 " "Latch memram:G17\|ram~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~83 " "Latch memram:G17\|ram~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~115 " "Latch memram:G17\|ram~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~67 " "Latch memram:G17\|ram~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~99 " "Latch memram:G17\|ram~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~211 " "Latch memram:G17\|ram~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~243 " "Latch memram:G17\|ram~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~195 " "Latch memram:G17\|ram~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~227 " "Latch memram:G17\|ram~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~84 " "Latch memram:G17\|ram~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~116 " "Latch memram:G17\|ram~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~68 " "Latch memram:G17\|ram~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~100 " "Latch memram:G17\|ram~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~212 " "Latch memram:G17\|ram~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~244 " "Latch memram:G17\|ram~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~196 " "Latch memram:G17\|ram~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~228 " "Latch memram:G17\|ram~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~16 " "Latch memram:G17\|ram~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~48 " "Latch memram:G17\|ram~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~0 " "Latch memram:G17\|ram~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~32 " "Latch memram:G17\|ram~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~144 " "Latch memram:G17\|ram~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~176 " "Latch memram:G17\|ram~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~128 " "Latch memram:G17\|ram~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~160 " "Latch memram:G17\|ram~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~17 " "Latch memram:G17\|ram~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~49 " "Latch memram:G17\|ram~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~1 " "Latch memram:G17\|ram~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~33 " "Latch memram:G17\|ram~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~145 " "Latch memram:G17\|ram~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~177 " "Latch memram:G17\|ram~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~129 " "Latch memram:G17\|ram~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~161 " "Latch memram:G17\|ram~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~18 " "Latch memram:G17\|ram~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~50 " "Latch memram:G17\|ram~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~2 " "Latch memram:G17\|ram~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~34 " "Latch memram:G17\|ram~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~146 " "Latch memram:G17\|ram~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~178 " "Latch memram:G17\|ram~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~130 " "Latch memram:G17\|ram~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~162 " "Latch memram:G17\|ram~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~19 " "Latch memram:G17\|ram~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~51 " "Latch memram:G17\|ram~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~3 " "Latch memram:G17\|ram~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~35 " "Latch memram:G17\|ram~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~147 " "Latch memram:G17\|ram~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~179 " "Latch memram:G17\|ram~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~131 " "Latch memram:G17\|ram~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~163 " "Latch memram:G17\|ram~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~20 " "Latch memram:G17\|ram~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~52 " "Latch memram:G17\|ram~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~4 " "Latch memram:G17\|ram~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~36 " "Latch memram:G17\|ram~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~148 " "Latch memram:G17\|ram~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~180 " "Latch memram:G17\|ram~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~132 " "Latch memram:G17\|ram~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~164 " "Latch memram:G17\|ram~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg~synth " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg~synth" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543535194575 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543535194575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543535194852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543535195242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543535195789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535195789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "740 " "Implemented 740 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543535195899 ""} { "Info" "ICUT_CUT_TM_OPINS" "165 " "Implemented 165 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543535195899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "574 " "Implemented 574 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543535195899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543535195899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 222 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543535195930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 19:46:35 2018 " "Processing ended: Thu Nov 29 19:46:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543535195930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543535195930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543535195930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535195930 ""}
