# -*- mode: snippet -*-
# name: qpp-Mixed-Sign-Multiply
# key: qpp-DSP-Features-for-28-nm-Device-Mixed-Sign-Multiply
# --
// Mixed Sign Multiply
// Quartus Prime Verilog Template
// Mixed sign multiply
// For use with the 28-nm device families

module mixed_sign(a, b, p);
parameter a_width = 18;
parameter b_width = 18;
input	[a_width-1:0] a;
input	[b_width-1:0] b;
output 	[a_width+b_width-1:0] p;

wire signed	[a_width-1:0] a;
wire [b_width-1:0] b;
wire signed 	[a_width+b_width-1:0] p;

//Note that mixed-sign multiplier also has a_width+b_width bits result
//Guaranteed no overflow
assign p = $signed(a) * $signed({1'b0,b});

endmodule
