$date
  Sat Feb 10 21:00:48 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module counter_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " reset_tb $end
$var reg 4 # z_tb[3:0] $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 4 & z[3:0] $end
$var reg 4 ' temp[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
bUUUU #
0$
1%
bUUUU &
bUUUU '
#10000000
1!
b0000 #
1$
b0000 &
b0000 '
#20000000
0!
0$
#30000000
1!
1$
#40000000
0!
0$
#50000000
1!
1$
#60000000
0!
0$
#70000000
1!
1$
#80000000
0!
0$
#90000000
1!
1$
#100000000
0!
0$
#110000000
1!
1$
#120000000
0!
0$
#130000000
1!
1$
#140000000
0!
0$
#150000000
1!
1$
#160000000
0!
0$
#170000000
1!
1$
#180000000
0!
0$
#190000000
1!
1$
#200000000
0!
0"
0$
0%
#210000000
1!
b0001 #
1$
b0001 &
b0001 '
#220000000
0!
0$
#230000000
1!
b0010 #
1$
b0010 &
b0010 '
#240000000
0!
0$
#250000000
1!
b0011 #
1$
b0011 &
b0011 '
#260000000
0!
0$
#270000000
1!
b0100 #
1$
b0100 &
b0100 '
#280000000
0!
0$
#290000000
1!
b0101 #
1$
b0101 &
b0101 '
#300000000
0!
0$
#310000000
1!
b0110 #
1$
b0110 &
b0110 '
#320000000
0!
0$
#330000000
1!
b0111 #
1$
b0111 &
b0111 '
#340000000
0!
0$
#350000000
1!
b1000 #
1$
b1000 &
b1000 '
#360000000
0!
0$
#370000000
1!
b1001 #
1$
b1001 &
b1001 '
#380000000
0!
0$
#390000000
1!
b1010 #
1$
b1010 &
b1010 '
#400000000
