static bool F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_3 = F_2 ( V_2 ) ;\r\nswitch ( V_3 -> V_4 ) {\r\ncase V_5 :\r\ncase V_6 :\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nstatic int F_3 ( struct V_16 * V_17 )\r\n{\r\nreturn ( V_17 -> V_18 >= V_19 && ! F_4 ( V_17 ) )\r\n|| V_17 -> V_18 == V_20\r\n|| V_17 -> V_18 == V_21\r\n|| V_17 -> V_18 == V_22 ;\r\n}\r\nstruct V_23 F_5 ( struct V_16 * V_17 )\r\n{\r\nstruct V_23 V_24 ;\r\nT_1 V_25 ;\r\nV_25 = F_6 ( V_26 ) ;\r\nV_24 . V_27 = ( V_25 & 0x7 ) + 1 ;\r\nswitch ( ( V_25 & 0xF0 ) >> 4 ) {\r\ncase 0x0 :\r\nV_24 . V_28 = 8 ;\r\nbreak;\r\ncase 0x1 :\r\nV_24 . V_28 = 16 ;\r\nbreak;\r\ncase 0x2 :\r\nV_24 . V_28 = 20 ;\r\nbreak;\r\ncase 0x3 :\r\nV_24 . V_28 = 24 ;\r\nbreak;\r\ncase 0x4 :\r\nV_24 . V_28 = 32 ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_17 -> V_29 , L_1 ,\r\n( int ) V_25 ) ;\r\nV_24 . V_28 = 16 ;\r\n}\r\nif ( V_25 & 0x4000 )\r\nV_24 . V_30 = 44100 ;\r\nelse\r\nV_24 . V_30 = 48000 ;\r\nV_24 . V_30 *= ( ( V_25 >> 11 ) & 0x7 ) + 1 ;\r\nV_24 . V_30 /= ( ( V_25 >> 8 ) & 0x7 ) + 1 ;\r\nV_25 = F_6 ( V_31 ) ;\r\nV_24 . V_32 = V_25 & 0xff ;\r\nV_24 . V_33 = ( V_25 >> 8 ) & 0xff ;\r\nreturn V_24 ;\r\n}\r\nvoid F_8 ( struct V_34 * V_35 )\r\n{\r\nstruct V_16 * V_17 = F_9 ( V_35 , struct V_16 ,\r\nV_36 ) ;\r\nstruct V_37 * V_29 = V_17 -> V_38 ;\r\nstruct V_23 V_39 = F_5 ( V_17 ) ;\r\nstruct V_1 * V_2 ;\r\nbool V_40 = false ;\r\nif ( V_17 -> V_39 . V_27 != V_39 . V_27 ||\r\nV_17 -> V_39 . V_30 != V_39 . V_30 ||\r\nV_17 -> V_39 . V_28 != V_39 . V_28 ||\r\nV_17 -> V_39 . V_32 != V_39 . V_32 ||\r\nV_17 -> V_39 . V_33 != V_39 . V_33 ) {\r\nV_17 -> V_39 = V_39 ;\r\nV_40 = true ;\r\n}\r\nF_10 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( ! F_1 ( V_2 ) )\r\ncontinue;\r\nif ( V_40 || F_11 ( V_2 ) )\r\nF_12 ( V_2 ) ;\r\n}\r\n}\r\nstatic void F_13 ( struct V_16 * V_17 , bool V_41 )\r\n{\r\nT_2 V_25 = 0 ;\r\nF_14 ( L_2 , V_41 ? L_3 : L_4 ) ;\r\nif ( F_15 ( V_17 ) ) {\r\nif ( V_41 ) {\r\nV_25 |= 0x81000000 ;\r\nV_25 |= 0x0e1000f0 ;\r\n}\r\nF_16 ( V_42 , V_25 ) ;\r\n} else {\r\nF_17 ( V_43 ,\r\nV_41 ? 0x81000000 : 0x0 , ~ 0x81000000 ) ;\r\n}\r\nV_17 -> V_44 = V_41 ;\r\n}\r\nint F_18 ( struct V_16 * V_17 )\r\n{\r\nif ( ! V_45 || ! F_3 ( V_17 ) )\r\nreturn 0 ;\r\nF_13 ( V_17 , true ) ;\r\nV_17 -> V_39 . V_27 = - 1 ;\r\nV_17 -> V_39 . V_30 = - 1 ;\r\nV_17 -> V_39 . V_28 = - 1 ;\r\nV_17 -> V_39 . V_32 = 0 ;\r\nV_17 -> V_39 . V_33 = 0 ;\r\nreturn 0 ;\r\n}\r\nvoid F_19 ( struct V_1 * V_2 , int clock )\r\n{\r\nstruct V_37 * V_29 = V_2 -> V_29 ;\r\nstruct V_16 * V_17 = V_29 -> V_46 ;\r\nstruct V_3 * V_3 = F_2 ( V_2 ) ;\r\nstruct V_47 * V_48 = V_3 -> V_49 ;\r\nstruct V_50 * V_50 = F_20 ( V_2 -> V_51 ) ;\r\nint V_52 = 48000 ;\r\nswitch ( V_3 -> V_4 ) {\r\ncase V_7 :\r\ncase V_8 :\r\nF_17 ( V_53 , 0 , ~ 0x301 ) ;\r\nbreak;\r\ncase V_12 :\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_13 :\r\nF_17 ( V_53 , 0x100 , ~ 0x301 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_17 -> V_29 , L_5 ,\r\nV_3 -> V_4 ) ;\r\nreturn;\r\n}\r\nif ( F_15 ( V_17 ) ) {\r\nF_16 ( V_54 , V_52 * 10 ) ;\r\nF_16 ( V_55 , clock * 10 ) ;\r\nF_16 ( V_56 , 0x00000071 ) ;\r\nF_16 ( 0x5ac , V_50 -> V_57 ) ;\r\n} else {\r\nswitch ( V_48 -> V_58 ) {\r\ncase 0 :\r\nF_16 ( V_59 , V_52 * 50 ) ;\r\nF_16 ( V_60 , clock * 100 ) ;\r\nF_16 ( V_61 , 0 ) ;\r\nbreak;\r\ncase 1 :\r\nF_16 ( V_62 , V_52 * 50 ) ;\r\nF_16 ( V_63 , clock * 100 ) ;\r\nF_16 ( V_61 , 1 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_17 -> V_29 ,\r\nL_6 ,\r\nV_3 -> V_4 ) ;\r\nreturn;\r\n}\r\n}\r\n}\r\nvoid F_21 ( struct V_16 * V_17 )\r\n{\r\nif ( ! V_17 -> V_44 )\r\nreturn;\r\nF_13 ( V_17 , false ) ;\r\n}
