// Seed: 2492180522
module module_0 ();
  wire id_1;
  assign module_2.id_6   = 0;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6
    , id_13,
    output tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    output tri id_10,
    input tri1 id_11
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1)
    if (id_7[1]) begin : LABEL_0
      id_8 <= id_16;
    end else if (1'b0)
      if (id_3) id_18 <= 1;
      else
        #1 begin : LABEL_0
          id_23 <= id_23;
          if (id_3 - 1) id_18 <= id_6;
          id_15 <= 1'b0;
        end
  wire id_29;
  module_0 modCall_1 ();
  assign id_27 = {1, 1, id_14};
  specify
    specparam id_30 = 1;
  endspecify
endmodule
