Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Sep  4 16:06:01 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tutorial_timing_summary_routed.rpt -pb tutorial_timing_summary_routed.pb -rpx tutorial_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.075ns  (logic 5.398ns (59.483%)  route 3.677ns (40.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  swt[4] (IN)
                         net (fo=0)                   0.000     0.000    swt[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  swt_IBUF[4]_inst/O
                         net (fo=3, routed)           1.582     3.074    swt_IBUF[4]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.152     3.226 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.095     5.322    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.754     9.075 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.075    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 5.154ns (56.855%)  route 3.911ns (43.145%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  swt_IBUF[3]_inst/O
                         net (fo=2, routed)           1.612     3.089    swt_IBUF[3]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.299     5.512    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.065 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.065    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 5.374ns (60.624%)  route 3.491ns (39.376%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  swt_IBUF[2]_inst/O
                         net (fo=2, routed)           1.562     3.047    swt_IBUF[2]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.199 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.929     5.128    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     8.865 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.865    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[6]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 5.170ns (58.991%)  route 3.594ns (41.009%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  swt[6] (IN)
                         net (fo=0)                   0.000     0.000    swt[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  swt_IBUF[6]_inst/O
                         net (fo=3, routed)           1.676     3.170    swt_IBUF[6]
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.124     3.294 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.918     5.212    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     8.764 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.764    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[4]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 5.172ns (59.923%)  route 3.459ns (40.077%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  swt[4] (IN)
                         net (fo=0)                   0.000     0.000    swt[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  swt_IBUF[4]_inst/O
                         net (fo=3, routed)           1.582     3.074    swt_IBUF[4]
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.124     3.198 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.877     5.075    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     8.630 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.630    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 5.152ns (60.799%)  route 3.322ns (39.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  swt_IBUF[3]_inst/O
                         net (fo=2, routed)           1.649     3.126    swt_IBUF[3]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.124     3.250 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.923    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.473 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.473    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 5.122ns (62.081%)  route 3.129ns (37.919%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  swt_IBUF[0]_inst/O
                         net (fo=1, routed)           1.265     2.743    swt_IBUF[0]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     2.867 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.730    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.250 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.250    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 5.063ns (64.156%)  route 2.829ns (35.844%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  swt[7] (IN)
                         net (fo=0)                   0.000     0.000    swt[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  swt_IBUF[7]_inst/O
                         net (fo=1, routed)           2.829     4.337    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.892 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.892    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.549ns (68.980%)  route 0.697ns (31.020%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  swt_IBUF[2]_inst/O
                         net (fo=2, routed)           0.355     0.608    swt_IBUF[2]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.653 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.995    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.246 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.246    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.531ns (67.310%)  route 0.744ns (32.690%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  swt[7] (IN)
                         net (fo=0)                   0.000     0.000    swt[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  swt_IBUF[7]_inst/O
                         net (fo=1, routed)           0.744     1.019    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.275 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.275    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[4]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.558ns (65.409%)  route 0.824ns (34.591%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  swt[4] (IN)
                         net (fo=0)                   0.000     0.000    swt[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  swt_IBUF[4]_inst/O
                         net (fo=3, routed)           0.380     0.641    swt_IBUF[4]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.045     0.686 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.129    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.382 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.382    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.512ns (62.931%)  route 0.891ns (37.069%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  swt_IBUF[0]_inst/O
                         net (fo=1, routed)           0.489     0.735    swt_IBUF[0]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.045     0.780 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.181    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.402 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.402    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.588ns (65.109%)  route 0.851ns (34.891%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  swt[1] (IN)
                         net (fo=0)                   0.000     0.000    swt[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  swt_IBUF[1]_inst/O
                         net (fo=2, routed)           0.407     0.654    swt_IBUF[1]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.042     0.696 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.140    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.438 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.438    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[5]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.566ns (61.948%)  route 0.962ns (38.052%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  swt[5] (IN)
                         net (fo=0)                   0.000     0.000    swt[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  swt_IBUF[5]_inst/O
                         net (fo=3, routed)           0.535     0.800    swt_IBUF[5]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.845 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.272    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.527 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.527    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.546ns (60.516%)  route 1.008ns (39.484%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  swt[1] (IN)
                         net (fo=0)                   0.000     0.000    swt[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  swt_IBUF[1]_inst/O
                         net (fo=2, routed)           0.407     0.654    swt_IBUF[1]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.699 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.301    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.554 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.554    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[5]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.627ns (60.444%)  route 1.065ns (39.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  swt[5] (IN)
                         net (fo=0)                   0.000     0.000    swt[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  swt_IBUF[5]_inst/O
                         net (fo=3, routed)           0.535     0.800    swt_IBUF[5]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.048     0.848 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.530     1.378    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.692 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.692    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





