<h1 align="center">Hi, I'm Alisson Jaime ğŸ‘‹</h1>
<p align="center">
Computer Engineering Student passionate about the intersection of hardware and software.
</p>

ğŸ‘¨â€ğŸ’» About Me

I'm a Computer Engineering student at the Federal University of CearÃ¡ (UFC) with a deep interest in building robust and efficient systems from the ground up. My passion lies in understanding the full stack, from designing digital logic in Verilog to writing low-level operating system code in Assembly. I am driven by the challenge of creating technology that is both powerful and reliable.

ğŸš€ My Pinned Projects

Here are a few projects that showcase my skills in digital design, embedded systems, and low-level software development.

<table width="100%">
<tr>
<td width="50%" valign="top">
<h3><a href="https://github.com/alissonjsb4/8-bit-cpu-and-assembler-toolchain">ğŸ–¥ï¸ 8-bit CPU and Assembler Toolchain</a></h3>
<p>A complete computer system ecosystem designed from scratch, featuring a custom 8-bit CPU in Verilog and a dedicated C++ assembler. This project demonstrates my understanding of computer architecture, RTL design, and hardware/software co-design.</p>
<sub><b>Technologies:</b> Verilog, C++, Assembly, Computer Architecture, RTL Design</sub>
</td>
<td width="50%" valign="top">
<h3><a href="https://github.com/alissonjsb4/stm32-lora-telemetry-relay">ğŸ“¡ STM32 LoRa Telemetry Relay</a></h3>
<p>A dual-node firmware project for STM32 boards that creates a long-range telemetry link using LoRa. It showcases my skills in embedded C, DMA, UART, state machines, and building event-driven, low-power systems.</p>
<sub><b>Technologies:</b> C, STM32, LoRa, Embedded Systems, DMA, UART</sub>
</td>
</tr>
<tr>
<td width="50%" valign="top">
<h3><a href="https://github.com/alissonjsb4/simple-os-x86">ğŸ’¿ Simple OS in Assembly</a></h3>
<p>A 16-bit operating system for the x86 architecture, featuring a bootloader, kernel, and text editor. This project highlights my ability to work at the lowest software level, interacting directly with hardware via BIOS interrupts.</p>
<sub><b>Technologies:</b> x86 Assembly, OS Development, Bootloader, Kernel</sub>
</td>
<td width="50%" valign="top">
<!-- You can add a fourth project here in the future! -->
</td>
</tr>
</table>

ğŸ† Academic Research & Contributions
In addition to my project work, I have also contributed to academic research in the field of digital circuit reliability.

ğŸ“„ Co-Author of a research paper accepted at SBCCI 2025

Title: â€œAuto-Tuning Aging Sensor Validated Under Burn-In, Temperature, and Voltage Variationsâ€

I contributed to the development and experimental validation of an on-chip, self-tuning aging sensor designed for long-term circuit reliability. My work involved implementing Verilog modules and Python automation scripts for the validation on an Artix-7 FPGA, advancing concepts in Silicon Lifecycle Management (SLM).

ğŸ’¡ Core Competencies
Hardware & RTL Design: Verilog, VHDL, Digital Logic, Computer Architecture, FPGA (Xilinx Vivado)

Embedded Systems & Firmware: C, STM32 (HAL), LoRa, DMA, UART, State Machines

Low-Level Software & Tools: x86 Assembly, C++, Git, Linux Environment, Makefiles

Key Concepts: HW/SW Co-design, Digital Verification, Circuit Reliability, On-Chip Sensors

ğŸ“« Let's Connect!

[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&style=flat-square)](https://www.linkedin.com/in/alissonjsb4?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)
