// Seed: 3355307405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  always @(negedge 1) begin
    if (1) begin
      #(id_2) SystemTFIdentifier;
    end else id_4 <= (id_2);
  end
  reg id_7;
  assign id_2 = id_7;
  logic id_8;
  assign id_2 = 1'b0 - id_3;
  logic id_9;
  logic id_10;
  logic id_11 = 1'b0;
endmodule
