# do {swervolf_core_tb_compile.do}
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:41:37 on Aug 12,2021
# vlog -64 -incr -work xil_defaultlib Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/nexys_a7-vivado/config/common_defines.vh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include/axi/assign.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/build.h "+incdir+../../../../config" "+incdir+../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include" "+incdir+../../../../../src/pulp-platform.org__common_cells_1.20.0/include" "+incdir+../../../../../src/serv_1.0.2/rtl" "+incdir+../../../../../src/uart16550_1.5.5-r1/rtl/verilog" "+incdir+../../../../../src/wb_common_1.0.3" "+incdir+../../../../../src/pulp-platform.org__axi_0.25.0/include" "+incdir+../../../../../src/swervolf-intercon_0.7.3" "+incdir+../../../../../src/swervolf-wb_intercon_0.7.3" "+incdir+../../../../" "+incdir+../../../../swervolf_0.7.3.srcs/sources_1/ip/sys_clk_mmcm" ../../../../swervolf_0.7.3.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm_clk_wiz.v ../../../../swervolf_0.7.3.srcs/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm.v ../../../../swervolf_0.7.3.srcs/sources_1/ip/riscv_local_ram/sim/riscv_local_ram.v ../../../../../src/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v ../../../../../src/cdc_utils_0.1-r1/rtl/verilog/cc561.v 
# -- Compiling module sys_clk_mmcm_clk_wiz
# -- Compiling module sys_clk_mmcm
# -- Compiling module riscv_local_ram
# -- Compiling module sync2_pgen
# -- Compiling module cc561
# 
# Top level modules:
# 	sys_clk_mmcm
# 	riscv_local_ram
# 	cc561
# End time: 14:41:37 on Aug 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:41:37 on Aug 12,2021
# vlog -64 -incr -sv -work xil_defaultlib Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/nexys_a7-vivado/config/common_defines.vh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include/axi/assign.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/build.h "+incdir+../../../../config" "+incdir+../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include" "+incdir+../../../../../src/pulp-platform.org__common_cells_1.20.0/include" "+incdir+../../../../../src/serv_1.0.2/rtl" "+incdir+../../../../../src/uart16550_1.5.5-r1/rtl/verilog" "+incdir+../../../../../src/wb_common_1.0.3" "+incdir+../../../../../src/pulp-platform.org__axi_0.25.0/include" "+incdir+../../../../../src/swervolf-intercon_0.7.3" "+incdir+../../../../../src/swervolf-wb_intercon_0.7.3" "+incdir+../../../../" "+incdir+../../../../swervolf_0.7.3.srcs/sources_1/ip/sys_clk_mmcm" ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_compress_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ifc_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_gpr_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_trigger.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_alu_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_div_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_clkdomain.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_trigger.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/dmi_wrapper.v ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/dmi_jtag_to_core_sync.v ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/rvjtag_tap.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/mem_lib.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/axi4_to_ahb.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/sync.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/unread.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv 
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(58): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(76): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(76): near ":": syntax error, unexpected ':'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(76): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(79): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error (suppressible): ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(79): (vlog-13169) Packed dimension must specify a range.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(86): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(87): near "}": syntax error, unexpected '}', expecting class.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv(142): (vlog-2163) Macro `TEC_RV_ICG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv(143): near "(": syntax error, unexpected '('.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(31): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(32): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(33): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(34): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(37): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(38): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(32): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(52): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(52): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(53): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(54): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(55): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(56): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(57): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(60): (vlog-2730) Undefined variable: 'TOTAL_INT'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(163): (vlog-2730) Undefined variable: 'INTPRIORITY_BASE_ADDR'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(35): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(51): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(56): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(65): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(113): (vlog-2730) Undefined variable: 'DMA_BUF_DEPTH'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(134): (vlog-2730) Undefined variable: 'DMA_BUS_TAG'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(369): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(370): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(390): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(391): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(34): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error (suppressible): ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(34): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(94): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(150): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(151): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(209): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(209): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(363): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(364): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(376): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(394): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(404): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(981): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(981): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(982): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(982): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(983): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(983): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(984): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(984): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(986): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(988): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(989): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(990): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(991): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1027): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1027): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1027): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1034): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1034): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1036): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1036): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1037): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1098): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1098): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1098): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1113): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1113): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1113): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1114): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1114): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1115): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1115): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1116): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1116): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1117): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1117): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1118): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1118): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(43): near "dec_tlu_br0_wb_pkt": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(68): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(77): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(102): (vlog-2163) Macro `RV_BTB_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(103): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(103): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(104): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(104): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(104): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(105): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(105): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(105): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(106): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(118): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(118): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(120): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(121): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(124): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(124): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(128): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(132): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(132): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(136): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(139): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(140): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(150): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(150): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(151): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(152): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(157): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(157): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(163): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(176): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(177): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(178): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(179): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(181): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(182): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(183): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(184): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(186): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(187): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(188): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(189): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(191): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(192): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(193): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(194): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(197): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(198): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(199): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(200): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(202): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(203): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(204): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(205): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(234): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(235): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(236): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(237): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(239): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(240): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(241): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(242): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(267): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(267): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(268): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(268): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(279): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(279): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(289): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(289): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(299): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(299): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(300): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(300): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(519): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(519): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(556)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(556): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(556): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(557)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(557): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(557): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(558)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(558): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(558): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(559)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(559): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(559): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(562)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(562): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(562): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(563)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(563): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(563): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(564)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(564): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(564): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(565)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(565): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(565): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(634): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(634): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(634): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(635): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(635): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(636): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(636): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(636): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(637): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(637): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(639): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(639): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(639): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(640): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(640): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(641): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(641): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(641): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(642): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(642): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(644): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(644): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(644): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(645): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(645): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(646): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(646): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(646): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(647): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(647): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(650): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(650): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(651): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(651): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(651): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(652): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(652): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(665): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(665): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(668): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(668): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1032): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1032): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1032): (vlog-2163) Macro `RV_BHT_GHR_PAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1033): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1033): (vlog-2163) Macro `RV_BHT_GHR_PAD2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1037): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1037): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1039): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1039): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1040): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1040): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1042): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1043): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1043): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1045): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1045): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1045): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1046): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1046): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1047): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1047): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1049): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1049): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1049): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1050): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1050): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1199): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1202): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1372): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1372): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1373): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1374): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1374): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1374): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1376): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1376): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1421): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1421): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1423): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1423): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1444): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1445): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1445): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1446): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1449): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1450): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1450): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1451): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1454): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1455): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1455): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1456): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1459): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1460): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1460): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1461): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1465): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1466): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1466): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1467): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1470): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1471): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1471): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1472): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1475): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1476): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1476): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1477): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1480): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1481): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1481): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1482): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1508): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1510): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1511): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1513): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1515): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1516): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1518): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1520): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1521): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1523): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1525): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1526): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1528): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1530): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1531): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1533): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1535): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1536): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1538): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1540): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1541): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1543): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1545): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1546): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1571): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1572): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1573): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1574): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1576): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1577): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1578): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1579): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1590): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1591): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1592): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1593): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1595): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1596): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1597): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1598): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1617): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1618): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1621): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1622): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1623): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1626): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1627): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1628): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1629): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1638): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1638): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1639): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1639): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1640): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1640): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1642): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1642): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1643): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1643): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1667): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(251): (vlog-2163) Macro `RV_ICACHE_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(532): (vlog-2163) Macro `RV_ICACHE_TAG_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(65): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(85): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(90): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(103): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(183): near "dec_tlu_ic_diag_pkt": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(315): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(353): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_ADDR0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_ADDR1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_ADDR2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_ADDR3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_ADDR4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_ADDR5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_ADDR6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_ADDR7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(33): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(47): (vlog-2730) Undefined variable: 'ICCM_NUM_BANKS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(63): (vlog-2730) Undefined variable: 'ICCM_INDEX_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(74): (vlog-2730) Undefined variable: 'ICCM_BANK_HI'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(74): (vlog-2730) Undefined variable: 'ICCM_BANK_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(92): (vlog-2730) Undefined variable: 'ICCM_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(94): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(102): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(110): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(118): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(131): (vlog-2730) Undefined variable: 'ICCM_BANK_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(132): (vlog-2730) Undefined variable: 'ICCM_BANK_HI'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(59): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(79): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(84): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(97): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(203): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(207): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(280): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(31): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(33): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(36): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(67): near "dec_i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(512): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(513): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(514): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(621): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(621): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(624): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(624): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(652): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(652): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(34): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(76): near "lsu_error_pkt_dc3": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(117): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(117): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(125): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(128): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(128): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(136): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(338): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(338): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(870): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(871): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(872): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(874): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(875): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(878): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(878): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(880): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(880): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(881): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(881): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(882): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(882): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(883): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(883): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_trigger.sv(31): near "trigger_pkt_any": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(75): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(77): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(80): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(122): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(226): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(226): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(234): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(237): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(237): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(245): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_alu_ctl.sv(25): near "predict_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv(33): near "mp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_div_ctl.sv(30): near "dp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(41): near "i0_predict_p_d": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(161): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(167): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(167): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(176): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(184): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(184): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(193): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(529): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(530): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(540): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(540): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(540): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(544): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(544): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(546): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(546): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(547): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(547): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(548): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(548): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(550): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(550): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(550): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(558): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(558): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(558): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(562): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(562): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(564): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(564): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(565): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(565): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(567): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(567): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(568): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(637): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(637): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(650): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(650): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(688): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(689): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(689): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(689): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(691): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(691): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(691): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(706): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(706): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(707): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(707): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(709): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(709): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(54): near "lsu_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(77): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(79): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(82): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(98): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(99): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(100): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(101): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(103): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(104): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(117): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(137): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(142): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(155): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(69): near "lsu_pkt_dc1": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(124): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(126): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(129): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(141): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(161): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(166): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(179): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(195): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(196): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_clkdomain.sv(53): near "lsu_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(37): near "lsu_pkt_dc1": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(55): (vlog-2163) Macro `RV_DCCM_REGION is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(56): (vlog-2163) Macro `RV_PIC_REGION is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(57): (vlog-2163) Macro `RV_ICCM_REGION is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(82): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(83): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(90): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(91): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(110): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(111): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(118): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(119): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(79): near "lsu_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(61): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(62): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(79): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(80): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(81): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(89): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(90): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(91): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(93): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(94): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(95): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(99): near "lsu_pkt_dc2": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(103): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(104): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(105): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(106): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(60): near "lsu_pkt_dc1": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(114): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(116): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(119): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(131): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(151): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(156): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(169): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(38): near "lsu_pkt_dc3": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(41): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(42): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(44): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(46): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(47): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(48): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(49): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(51): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(52): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(53): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(54): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(58): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(59): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(61): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(40): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(41): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(42): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(43): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(45): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(46): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(54): (vlog-2730) Undefined variable: 'DCCM_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(54): (vlog-2730) Undefined variable: 'DCCM_BANK_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(56): (vlog-2730) Undefined variable: 'DCCM_NUM_BANKS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(61): (vlog-2730) Undefined variable: 'DCCM_FDATA_WIDTH'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(123): (vlog-2163) Macro `RV_DCCM_DATA_CELL is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(44): near "lsu_pkt_dc3": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(50): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(51): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(55): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(57): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(58): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(59): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(60): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(61): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(62): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(65): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(66): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(68): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(69): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(70): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(71): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(72): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(73): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(85): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(86): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(87): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(88): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(90): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(91): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(113): (vlog-2163) Macro `RV_PIC_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(174): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(174): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(174): (vlog-2163) Macro `RV_PIC_BITS is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_trigger.sv(32): near "trigger_pkt_any": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(64): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(84): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(89): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(102): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(591): (vlog-2163) Macro `RV_DCCM_REGION is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(591): near ")": syntax error, unexpected ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(592): (vlog-2163) Macro `RV_ICCM_REGION is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(592): near ")": syntax error, unexpected ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(593): (vlog-2163) Macro `RV_PIC_REGION is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(593): near ")": syntax error, unexpected ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(731): (vlog-2730) Undefined variable: 'SB_BUS_TAG'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(214): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(215): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(235): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(236): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(72): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(73): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(74): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(75): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(77): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(78): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(381): (vlog-2163) Macro `RV_PIC_TOTAL_INT is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(381): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(541): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(558): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(563): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(573): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(691): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(693): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(695): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(778): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(780): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(790): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(811): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(811): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(812): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(812): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(1019): (vlog-2163) Macro `RV_PIC_TOTAL_INT is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(300): (vlog-2163) Macro `RV_PIC_TOTAL_INT is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(300): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv(53): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv(53): (vlog-2730) Undefined variable: 'cf_math_pkg'.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv(53): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv(50): (vlog-2164) Class or package 'cb_filter_pkg' not found.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv(50): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv(50): (vlog-2164) Class or package 'cb_filter_pkg' not found.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv(29): (vlog-13006) Could not find the package (ecc_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv(22): (vlog-13006) Could not find the package (ecc_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv(33): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv(33): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(122): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(122): near "::": syntax error, unexpected ::.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(123): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(130): (vlog-2730) Undefined variable: 'NumLanes'.
# End time: 14:41:39 on Aug 12,2021, Elapsed time: 0:00:02
# Errors: 1644, Warnings: 1
# child process exited abnormally
# Error in macro ./swervolf_core_tb_compile.do line 136
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:41:37 on Aug 12,2021
# vlog -64 -incr -sv -work xil_defaultlib Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/nexys_a7-vivado/config/common_defines.vh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include/axi/assign.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/build.h "+incdir+../../../../config" "+incdir+../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include" "+incdir+../../../../../src/pulp-platform.org__common_cells_1.20.0/include" "+incdir+../../../../../src/serv_1.0.2/rtl" "+incdir+../../../../../src/uart16550_1.5.5-r1/rtl/verilog" "+incdir+../../../../../src/wb_common_1.0.3" "+incdir+../../../../../src/pulp-platform.org__axi_0.25.0/include" "+incdir+../../../../../src/swervolf-intercon_0.7.3" "+incdir+../../../../../src/swervolf-wb_intercon_0.7.3" "+incdir+../../../../" "+incdir+../../../../swervolf_0.7.3.srcs/sources_1/ip/sys_clk_mmcm" ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_compress_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ifc_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_gpr_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_trigger.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_alu_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_div_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_clkdomain.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_trigger.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/dmi_wrapper.v ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/dmi_jtag_to_core_sync.v ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/rvjtag_tap.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/mem_lib.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/axi4_to_ahb.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/sync.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/unread.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv 
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(58): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(76): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(76): near ":": syntax error, unexpected ':'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(76): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(79): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error (suppressible): ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(79): (vlog-13169) Packed dimension must specify a range.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(86): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv(87): near "}": syntax error, unexpected '}', expecting class.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv(142): (vlog-2163) Macro `TEC_RV_ICG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv(143): near "(": syntax error, unexpected '('.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(31): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(32): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(33): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(34): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(37): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(38): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv(93)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(32): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(49)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(52): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(52): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(53): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(54): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(55): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(56): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(57): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(60): (vlog-2730) Undefined variable: 'TOTAL_INT'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv(163): (vlog-2730) Undefined variable: 'INTPRIORITY_BASE_ADDR'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(35): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(51): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(56): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(65): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(113): (vlog-2730) Undefined variable: 'DMA_BUF_DEPTH'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(134): (vlog-2730) Undefined variable: 'DMA_BUS_TAG'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(369): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(370): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(390): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv(391): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(34): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error (suppressible): ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(34): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(94): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(150): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(151): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(209): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(209): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(363): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(364): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(376): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(394): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(404): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(981): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(981): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(982): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(982): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(983): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(983): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(984): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(984): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(986): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(988): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(989): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(990): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(991): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1027): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1027): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1027): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1033): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1034): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1034): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1036): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1036): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1037): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1098): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1098): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1098): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1106): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1107): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1108): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1109): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1110): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ** while parsing macro expansion: 'RV_BTB_RANGE' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1111): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1113): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1113): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1113): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1114): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1114): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1115): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1115): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1116): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1116): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1117): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1117): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1118): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv(1118): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(43): near "dec_tlu_br0_wb_pkt": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(68): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(77): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(102): (vlog-2163) Macro `RV_BTB_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(103): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(103): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(104): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(104): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(104): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(105): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(105): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(105): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(106): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(118): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(118): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(120): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(121): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(124): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(124): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(128): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(132): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(132): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(136): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(139): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(140): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(150): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(150): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(151): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(152): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(157): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(157): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(163): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(176): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(177): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(178): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(179): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(181): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(182): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(183): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(184): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(186): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(187): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(188): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(189): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(191): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(192): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(193): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(194): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(197): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(198): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(199): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(200): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(202): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(203): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(204): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(205): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(234): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(235): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(236): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(237): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(239): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(240): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(241): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(242): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(265): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(267): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(267): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(268): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(268): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(273): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(279): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(279): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(283): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(289): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(289): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(299): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(299): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(300): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(300): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(516): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(519): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(519): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(521): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(556)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(556): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(556): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(557)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(557): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(557): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(558)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(558): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(558): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(559)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(559): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(559): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(562)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(562): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(562): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(563)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(563): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(563): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(564)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(564): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(564): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ** while parsing macro expansion: 'TAG' starting at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(565)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(565): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(565): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(634): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(634): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(634): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(635): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(635): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(636): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(636): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(636): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(637): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(637): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(639): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(639): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(639): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(640): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(640): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(641): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(641): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(641): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(642): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(642): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(644): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(644): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(644): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(645): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(645): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(646): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(646): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(646): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(647): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(647): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(650): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(650): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(651): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(651): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(651): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(652): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(652): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(665): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(665): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(668): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(668): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1032): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1032): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1032): (vlog-2163) Macro `RV_BHT_GHR_PAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1033): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1033): (vlog-2163) Macro `RV_BHT_GHR_PAD2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1037): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1037): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1039): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1039): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1040): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1040): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1042): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1043): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1043): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1045): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1045): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1045): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1046): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1046): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1047): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1047): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1049): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1049): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1049): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1050): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1050): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1199): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1202): (vlog-2163) Macro `RV_RET_STACK_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1366): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1372): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1372): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1373): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1374): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1374): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1374): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1376): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1376): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1404): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1421): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1421): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1423): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1423): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1424): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1425): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1426): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1427): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1429): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1430): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1431): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1432): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1444): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1445): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1445): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1446): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1449): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1450): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1450): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1451): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1454): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1455): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1455): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1456): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1459): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1460): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1460): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1461): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1465): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1466): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1466): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1467): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1470): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1471): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1471): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1472): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1475): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1476): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1476): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1477): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1480): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1481): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1481): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1482): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1508): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1510): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1511): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1513): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1515): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1516): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1518): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1520): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1521): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1523): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1525): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1526): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1528): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1530): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1531): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1533): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1535): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1536): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1538): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1540): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1541): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1543): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1545): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1546): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1571): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1572): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1573): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1574): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1576): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1577): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1578): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1579): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1588): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1590): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1591): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1592): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1593): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1595): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1596): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1597): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1598): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1617): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1618): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1621): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1622): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1623): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1626): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1627): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1628): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1629): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1638): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1638): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1639): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1639): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1640): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1640): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1642): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1642): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1643): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1643): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1667): (vlog-2163) Macro `RV_BHT_ARRAY_DEPTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv(1668): (vlog-2163) Macro `RV_BHT_ADDR_LO is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(62)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(251): (vlog-2163) Macro `RV_ICACHE_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv(532): (vlog-2163) Macro `RV_ICACHE_TAG_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(65): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(85): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(90): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(103): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(183): near "dec_tlu_ic_diag_pkt": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(191)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(315): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(353): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1509): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_ADDR0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1510): (vlog-2163) Macro `RV_INST_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_ADDR1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1511): (vlog-2163) Macro `RV_INST_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_ADDR2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1512): (vlog-2163) Macro `RV_INST_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_ADDR3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1513): (vlog-2163) Macro `RV_INST_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_ADDR4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1514): (vlog-2163) Macro `RV_INST_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_ADDR5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1515): (vlog-2163) Macro `RV_INST_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_ADDR6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1516): (vlog-2163) Macro `RV_INST_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_ADDR7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv(1517): (vlog-2163) Macro `RV_INST_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(33): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(44)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(47): (vlog-2730) Undefined variable: 'ICCM_NUM_BANKS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(63): (vlog-2730) Undefined variable: 'ICCM_INDEX_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(74): (vlog-2730) Undefined variable: 'ICCM_BANK_HI'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(74): (vlog-2730) Undefined variable: 'ICCM_BANK_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(92): (vlog-2730) Undefined variable: 'ICCM_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(94): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(102): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(110): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(118): (vlog-2163) Macro `RV_ICCM_DATA_CELL is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(131): (vlog-2730) Undefined variable: 'ICCM_BANK_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv(132): (vlog-2730) Undefined variable: 'ICCM_BANK_HI'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(59): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(79): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(84): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(97): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(203): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(207): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv(280): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(31): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(33): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(36): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(67): near "dec_i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(512): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(513): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(514): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(619): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(621): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(621): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(624): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(624): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(647): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(649): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(652): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv(652): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(34): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv(109)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(76): near "lsu_error_pkt_dc3": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(117): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(117): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(125): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(128): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(128): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(136): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(338): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(338): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(788): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(790): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(870): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(871): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(872): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(874): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(875): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(878): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(878): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(880): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(880): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(881): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(881): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(882): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(882): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(883): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv(883): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_trigger.sv(31): near "trigger_pkt_any": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(75): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(77): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(80): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(122): near "i0_brp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(226): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(226): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(234): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(237): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(237): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv(245): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_alu_ctl.sv(25): near "predict_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv(33): near "mp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_div_ctl.sv(30): near "dp": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(41): near "i0_predict_p_d": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(161): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(167): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(167): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(176): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(184): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(184): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(193): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(378): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(384): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(529): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(530): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(540): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(540): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(540): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(544): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(544): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(546): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(546): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(547): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(547): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(548): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(548): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(550): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(550): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(550): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(558): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(558): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(558): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(562): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(562): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(564): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(564): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(565): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(565): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(567): (vlog-2163) Macro `RV_BHT_GHR_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(567): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(568): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(637): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(637): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(640): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(650): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(650): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(653): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(688): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(689): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(689): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(689): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(691): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(691): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(691): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(704): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(706): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(706): (vlog-2163) Macro `RV_BTB_BTAG_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(707): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(707): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(709): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv(709): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(54): near "lsu_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(77): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(79): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(82): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(98): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(99): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(100): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(101): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(103): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(104): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(117): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(137): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(142): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(155): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv(183)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(69): near "lsu_pkt_dc1": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(124): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(126): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(129): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(141): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(161): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(166): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(179): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(189)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(195): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv(196): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_clkdomain.sv(53): near "lsu_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(37): near "lsu_pkt_dc1": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(53)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(55): (vlog-2163) Macro `RV_DCCM_REGION is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(56): (vlog-2163) Macro `RV_PIC_REGION is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(57): (vlog-2163) Macro `RV_ICCM_REGION is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(82): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(83): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(90): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(91): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(110): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(111): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(118): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(119): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(135): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(137): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(138): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(139): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(140): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(141): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(142): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(143): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(144): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(146): (vlog-2163) Macro `RV_DATA_ACCESS_MASK0 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(147): (vlog-2163) Macro `RV_DATA_ACCESS_MASK1 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(148): (vlog-2163) Macro `RV_DATA_ACCESS_MASK2 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(149): (vlog-2163) Macro `RV_DATA_ACCESS_MASK3 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(150): (vlog-2163) Macro `RV_DATA_ACCESS_MASK4 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(151): (vlog-2163) Macro `RV_DATA_ACCESS_MASK5 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(152): (vlog-2163) Macro `RV_DATA_ACCESS_MASK6 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_ENABLE7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_ADDR7 is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv(153): (vlog-2163) Macro `RV_DATA_ACCESS_MASK7 is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(79): near "lsu_p": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv(144)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(61): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(62): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(79): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(80): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(81): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(89): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(90): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(91): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(93): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(94): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(95): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(99): near "lsu_pkt_dc2": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(103): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(104): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(105): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(106): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv(112)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(60): near "lsu_pkt_dc1": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(114): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(116): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(119): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(131): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(151): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(156): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(169): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv(178)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(38): near "lsu_pkt_dc3": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(41): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(42): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(44): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(46): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(47): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(48): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(49): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(51): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(52): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(53): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(54): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(58): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(59): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(61): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv(70)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(40): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(41): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(42): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(43): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(45): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(46): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(51)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(54): (vlog-2730) Undefined variable: 'DCCM_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(54): (vlog-2730) Undefined variable: 'DCCM_BANK_BITS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(56): (vlog-2730) Undefined variable: 'DCCM_NUM_BANKS'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(61): (vlog-2730) Undefined variable: 'DCCM_FDATA_WIDTH'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv(123): (vlog-2163) Macro `RV_DCCM_DATA_CELL is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(44): near "lsu_pkt_dc3": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(50): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(51): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(55): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(57): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(58): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(59): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(60): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(61): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(62): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(65): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(66): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(68): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(69): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(70): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(71): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(72): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(73): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(85): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(86): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(87): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(88): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(90): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(91): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(104)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(113): (vlog-2163) Macro `RV_PIC_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(174): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(174): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv(174): (vlog-2163) Macro `RV_PIC_BITS is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_trigger.sv(32): near "trigger_pkt_any": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(64): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(84): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(89): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(102): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): near "/": syntax error, unexpected '/'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): near ";": syntax error, unexpected ';'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(118)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): near ";": syntax error, unexpected ';'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(591): (vlog-2163) Macro `RV_DCCM_REGION is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(591): near ")": syntax error, unexpected ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(592): (vlog-2163) Macro `RV_ICCM_REGION is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(592): near ")": syntax error, unexpected ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(593): (vlog-2163) Macro `RV_PIC_REGION is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(593): near ")": syntax error, unexpected ')'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv(731): (vlog-2730) Undefined variable: 'SB_BUS_TAG'.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(214): (vlog-2163) Macro `RV_DCCM_SADR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(215): (vlog-2163) Macro `RV_DCCM_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(235): (vlog-2163) Macro `RV_PIC_BASE_ADDR is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv(236): (vlog-2163) Macro `RV_PIC_SIZE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(72): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(73): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(74): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(75): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(77): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(78): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(381): (vlog-2163) Macro `RV_PIC_TOTAL_INT is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(381): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(386)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(541): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(558): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(563): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(573): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(691): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(693): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(695): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD_WIDTH is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(778): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(780): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(790): (vlog-2163) Macro `RV_BHT_GHR_RANGE is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(811): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(811): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(812): (vlog-2163) Macro `RV_BTB_ADDR_HI is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(812): (vlog-2163) Macro `RV_BTB_ADDR_LO is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv(1019): (vlog-2163) Macro `RV_PIC_TOTAL_INT is undefined.
# ** Error: ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(300): (vlog-2163) Macro `RV_PIC_TOTAL_INT is undefined.
# ** Error: (vlog-13069) ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(300): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(16): (vlog-2163) Macro `RV_PIC_TOTAL_INT_PLUS1 is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(18): (vlog-2163) Macro `RV_DCCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(19): (vlog-2163) Macro `RV_DCCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(20): (vlog-2163) Macro `RV_DCCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(21): (vlog-2163) Macro `RV_DCCM_DATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(22): (vlog-2163) Macro `RV_DCCM_FDATA_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(23): (vlog-2163) Macro `RV_DCCM_BYTE_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(24): (vlog-2163) Macro `RV_DCCM_ECC_WIDTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(26): (vlog-2163) Macro `RV_LSU_NUM_NBLOAD is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(27): (vlog-2163) Macro `RV_DMA_BUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(28): (vlog-2163) Macro `RV_LSU_STBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(29): (vlog-2163) Macro `RV_LSU_SB_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(31): (vlog-2163) Macro `RV_DEC_INSTBUF_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(33): (vlog-2163) Macro `RV_ICCM_SIZE is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(34): (vlog-2163) Macro `RV_ICCM_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(35): (vlog-2163) Macro `RV_ICCM_NUM_BANKS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(36): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(37): (vlog-2163) Macro `RV_ICCM_INDEX_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(38): (vlog-2163) Macro `RV_ICCM_BANK_BITS is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(40): (vlog-2163) Macro `RV_ICACHE_TAG_HIGH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(41): (vlog-2163) Macro `RV_ICACHE_TAG_LOW is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(42): (vlog-2163) Macro `RV_ICACHE_IC_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(43): (vlog-2163) Macro `RV_ICACHE_TAG_DEPTH is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(45): (vlog-2163) Macro `RV_LSU_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(46): (vlog-2163) Macro `RV_DMA_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(47): (vlog-2163) Macro `RV_SB_BUS_TAG is undefined.
# ** Error: ** while parsing file included at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv(331)
# ** at ../../../../../src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/global.h(49): (vlog-2163) Macro `RV_IFU_BUS_TAG is undefined.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv(53): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv(53): (vlog-2730) Undefined variable: 'cf_math_pkg'.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv(53): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv(50): (vlog-2164) Class or package 'cb_filter_pkg' not found.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv(50): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv(50): (vlog-2164) Class or package 'cb_filter_pkg' not found.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv(29): (vlog-13006) Could not find the package (ecc_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv(22): (vlog-13006) Could not find the package (ecc_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv(33): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv(33): near "::": syntax error, unexpected ::, expecting ')'.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(122): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: (vlog-13069) ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(122): near "::": syntax error, unexpected ::.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(123): (vlog-2164) Class or package 'cf_math_pkg' not found.
# ** Error: ../../../../../src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv(130): (vlog-2730) Undefined variable: 'NumLanes'.
# End time: 14:41:39 on Aug 12,2021, Elapsed time: 0:00:02
# Errors: 1644, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {C:\Microsemi\Libero_SoC_v11.9\Modelsim\win32acoem\vlog.EXE} -64 -incr -sv -work xil_defaultlib Z:/Projects/ASIC2/swervolf/build/swervolf_0..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\Microsemi\\Libero_SoC_v11.9\\Modelsim\\win32acoem\\vlog -64 -incr -sv -work xil_defaultlib "Z:/Projects/ASIC2/swervolf/build/swervolf_0.7.3/nexys_..."
