
OAGP_ANKU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000172cc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  08017460  08017460  00018460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017bbc  08017bbc  000191f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017bbc  08017bbc  00018bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017bc4  08017bc4  000191f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08017bc4  08017bc4  00018bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017bd0  08017bd0  00018bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08017bd4  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000191f8  2**0
                  CONTENTS
 10 .bss          00006988  200001f8  200001f8  000191f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20006b80  20006b80  000191f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000191f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002fff6  00000000  00000000  00019228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000783b  00000000  00000000  0004921e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002390  00000000  00000000  00050a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b61  00000000  00000000  00052df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002dc6d  00000000  00000000  00054951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00032fc9  00000000  00000000  000825be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6bbd  00000000  00000000  000b5587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0019c144  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a930  00000000  00000000  0019c188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001a6ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017444 	.word	0x08017444

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	08017444 	.word	0x08017444

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b9be 	b.w	8000fe0 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f83c 	bl	8000ce8 <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_d2lz>:
 8000c7c:	b538      	push	{r3, r4, r5, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2300      	movs	r3, #0
 8000c82:	4604      	mov	r4, r0
 8000c84:	460d      	mov	r5, r1
 8000c86:	f7ff ff21 	bl	8000acc <__aeabi_dcmplt>
 8000c8a:	b928      	cbnz	r0, 8000c98 <__aeabi_d2lz+0x1c>
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	4629      	mov	r1, r5
 8000c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c94:	f000 b80a 	b.w	8000cac <__aeabi_d2ulz>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c9e:	f000 f805 	bl	8000cac <__aeabi_d2ulz>
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	bd38      	pop	{r3, r4, r5, pc}
 8000caa:	bf00      	nop

08000cac <__aeabi_d2ulz>:
 8000cac:	b5d0      	push	{r4, r6, r7, lr}
 8000cae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <__aeabi_d2ulz+0x34>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4606      	mov	r6, r0
 8000cb4:	460f      	mov	r7, r1
 8000cb6:	f7ff fc97 	bl	80005e8 <__aeabi_dmul>
 8000cba:	f7ff ff57 	bl	8000b6c <__aeabi_d2uiz>
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	f7ff fc18 	bl	80004f4 <__aeabi_ui2d>
 8000cc4:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <__aeabi_d2ulz+0x38>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f7ff fc8e 	bl	80005e8 <__aeabi_dmul>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	4639      	mov	r1, r7
 8000cd4:	f7ff fad0 	bl	8000278 <__aeabi_dsub>
 8000cd8:	f7ff ff48 	bl	8000b6c <__aeabi_d2uiz>
 8000cdc:	4621      	mov	r1, r4
 8000cde:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce0:	3df00000 	.word	0x3df00000
 8000ce4:	41f00000 	.word	0x41f00000

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	468e      	mov	lr, r1
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14a      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf8:	428a      	cmp	r2, r1
 8000cfa:	4617      	mov	r7, r2
 8000cfc:	d962      	bls.n	8000dc4 <__udivmoddi4+0xdc>
 8000cfe:	fab2 f682 	clz	r6, r2
 8000d02:	b14e      	cbz	r6, 8000d18 <__udivmoddi4+0x30>
 8000d04:	f1c6 0320 	rsb	r3, r6, #32
 8000d08:	fa01 f806 	lsl.w	r8, r1, r6
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	ea43 0808 	orr.w	r8, r3, r8
 8000d16:	40b4      	lsls	r4, r6
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	fa1f fc87 	uxth.w	ip, r7
 8000d20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x62>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d3c:	f080 80ea 	bcs.w	8000f14 <__udivmoddi4+0x22c>
 8000d40:	429a      	cmp	r2, r3
 8000d42:	f240 80e7 	bls.w	8000f14 <__udivmoddi4+0x22c>
 8000d46:	3902      	subs	r1, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	1a9a      	subs	r2, r3, r2
 8000d4c:	b2a3      	uxth	r3, r4
 8000d4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5e:	459c      	cmp	ip, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x8e>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d68:	f080 80d6 	bcs.w	8000f18 <__udivmoddi4+0x230>
 8000d6c:	459c      	cmp	ip, r3
 8000d6e:	f240 80d3 	bls.w	8000f18 <__udivmoddi4+0x230>
 8000d72:	443b      	add	r3, r7
 8000d74:	3802      	subs	r0, #2
 8000d76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7a:	eba3 030c 	sub.w	r3, r3, ip
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa2>
 8000d82:	40f3      	lsrs	r3, r6
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xb6>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb0>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x14c>
 8000da6:	4573      	cmp	r3, lr
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xc8>
 8000daa:	4282      	cmp	r2, r0
 8000dac:	f200 8105 	bhi.w	8000fba <__udivmoddi4+0x2d2>
 8000db0:	1a84      	subs	r4, r0, r2
 8000db2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	4690      	mov	r8, r2
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d0e5      	beq.n	8000d8a <__udivmoddi4+0xa2>
 8000dbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000dc2:	e7e2      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f000 8090 	beq.w	8000eea <__udivmoddi4+0x202>
 8000dca:	fab2 f682 	clz	r6, r2
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f040 80a4 	bne.w	8000f1c <__udivmoddi4+0x234>
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	0c03      	lsrs	r3, r0, #16
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	b2bc      	uxth	r4, r7
 8000de0:	2101      	movs	r1, #1
 8000de2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000de6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dee:	fb04 f20c 	mul.w	r2, r4, ip
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x11e>
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x11c>
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	f200 80e0 	bhi.w	8000fc4 <__udivmoddi4+0x2dc>
 8000e04:	46c4      	mov	ip, r8
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e14:	fb02 f404 	mul.w	r4, r2, r4
 8000e18:	429c      	cmp	r4, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x144>
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x142>
 8000e24:	429c      	cmp	r4, r3
 8000e26:	f200 80ca 	bhi.w	8000fbe <__udivmoddi4+0x2d6>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	1b1b      	subs	r3, r3, r4
 8000e2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x98>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa0e f401 	lsl.w	r4, lr, r1
 8000e44:	fa20 f306 	lsr.w	r3, r0, r6
 8000e48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e50:	4323      	orrs	r3, r4
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	fa1f fc87 	uxth.w	ip, r7
 8000e5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e5e:	0c1c      	lsrs	r4, r3, #16
 8000e60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d909      	bls.n	8000e88 <__udivmoddi4+0x1a0>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e7a:	f080 809c 	bcs.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f240 8099 	bls.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e84:	3802      	subs	r0, #2
 8000e86:	443c      	add	r4, r7
 8000e88:	eba4 040e 	sub.w	r4, r4, lr
 8000e8c:	fa1f fe83 	uxth.w	lr, r3
 8000e90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e94:	fb09 4413 	mls	r4, r9, r3, r4
 8000e98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea0:	45a4      	cmp	ip, r4
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1ce>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eaa:	f080 8082 	bcs.w	8000fb2 <__udivmoddi4+0x2ca>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d97f      	bls.n	8000fb2 <__udivmoddi4+0x2ca>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eba:	eba4 040c 	sub.w	r4, r4, ip
 8000ebe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ec2:	4564      	cmp	r4, ip
 8000ec4:	4673      	mov	r3, lr
 8000ec6:	46e1      	mov	r9, ip
 8000ec8:	d362      	bcc.n	8000f90 <__udivmoddi4+0x2a8>
 8000eca:	d05f      	beq.n	8000f8c <__udivmoddi4+0x2a4>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x1fe>
 8000ece:	ebb8 0203 	subs.w	r2, r8, r3
 8000ed2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	fa22 f301 	lsr.w	r3, r2, r1
 8000ede:	431e      	orrs	r6, r3
 8000ee0:	40cc      	lsrs	r4, r1
 8000ee2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	e74f      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000eea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eee:	0c01      	lsrs	r1, r0, #16
 8000ef0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ef4:	b280      	uxth	r0, r0
 8000ef6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000efa:	463b      	mov	r3, r7
 8000efc:	4638      	mov	r0, r7
 8000efe:	463c      	mov	r4, r7
 8000f00:	46b8      	mov	r8, r7
 8000f02:	46be      	mov	lr, r7
 8000f04:	2620      	movs	r6, #32
 8000f06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f0a:	eba2 0208 	sub.w	r2, r2, r8
 8000f0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f12:	e766      	b.n	8000de2 <__udivmoddi4+0xfa>
 8000f14:	4601      	mov	r1, r0
 8000f16:	e718      	b.n	8000d4a <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e72c      	b.n	8000d76 <__udivmoddi4+0x8e>
 8000f1c:	f1c6 0220 	rsb	r2, r6, #32
 8000f20:	fa2e f302 	lsr.w	r3, lr, r2
 8000f24:	40b7      	lsls	r7, r6
 8000f26:	40b1      	lsls	r1, r6
 8000f28:	fa20 f202 	lsr.w	r2, r0, r2
 8000f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f30:	430a      	orrs	r2, r1
 8000f32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f36:	b2bc      	uxth	r4, r7
 8000f38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb08 f904 	mul.w	r9, r8, r4
 8000f46:	40b0      	lsls	r0, r6
 8000f48:	4589      	cmp	r9, r1
 8000f4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f4e:	b280      	uxth	r0, r0
 8000f50:	d93e      	bls.n	8000fd0 <__udivmoddi4+0x2e8>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f58:	d201      	bcs.n	8000f5e <__udivmoddi4+0x276>
 8000f5a:	4589      	cmp	r9, r1
 8000f5c:	d81f      	bhi.n	8000f9e <__udivmoddi4+0x2b6>
 8000f5e:	eba1 0109 	sub.w	r1, r1, r9
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fb09 f804 	mul.w	r8, r9, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f74:	4542      	cmp	r2, r8
 8000f76:	d229      	bcs.n	8000fcc <__udivmoddi4+0x2e4>
 8000f78:	18ba      	adds	r2, r7, r2
 8000f7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f7e:	d2c4      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f80:	4542      	cmp	r2, r8
 8000f82:	d2c2      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f84:	f1a9 0102 	sub.w	r1, r9, #2
 8000f88:	443a      	add	r2, r7
 8000f8a:	e7be      	b.n	8000f0a <__udivmoddi4+0x222>
 8000f8c:	45f0      	cmp	r8, lr
 8000f8e:	d29d      	bcs.n	8000ecc <__udivmoddi4+0x1e4>
 8000f90:	ebbe 0302 	subs.w	r3, lr, r2
 8000f94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f98:	3801      	subs	r0, #1
 8000f9a:	46e1      	mov	r9, ip
 8000f9c:	e796      	b.n	8000ecc <__udivmoddi4+0x1e4>
 8000f9e:	eba7 0909 	sub.w	r9, r7, r9
 8000fa2:	4449      	add	r1, r9
 8000fa4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fa8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fac:	fb09 f804 	mul.w	r8, r9, r4
 8000fb0:	e7db      	b.n	8000f6a <__udivmoddi4+0x282>
 8000fb2:	4673      	mov	r3, lr
 8000fb4:	e77f      	b.n	8000eb6 <__udivmoddi4+0x1ce>
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	e766      	b.n	8000e88 <__udivmoddi4+0x1a0>
 8000fba:	4608      	mov	r0, r1
 8000fbc:	e6fd      	b.n	8000dba <__udivmoddi4+0xd2>
 8000fbe:	443b      	add	r3, r7
 8000fc0:	3a02      	subs	r2, #2
 8000fc2:	e733      	b.n	8000e2c <__udivmoddi4+0x144>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	443b      	add	r3, r7
 8000fca:	e71c      	b.n	8000e06 <__udivmoddi4+0x11e>
 8000fcc:	4649      	mov	r1, r9
 8000fce:	e79c      	b.n	8000f0a <__udivmoddi4+0x222>
 8000fd0:	eba1 0109 	sub.w	r1, r1, r9
 8000fd4:	46c4      	mov	ip, r8
 8000fd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fda:	fb09 f804 	mul.w	r8, r9, r4
 8000fde:	e7c4      	b.n	8000f6a <__udivmoddi4+0x282>

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <MX_DMA_Init+0x4c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a0f      	ldr	r2, [pc, #60]	@ (8001030 <MX_DMA_Init+0x4c>)
 8000ff4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <MX_DMA_Init+0x4c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2105      	movs	r1, #5
 800100a:	200c      	movs	r0, #12
 800100c:	f001 ffc2 	bl	8002f94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001010:	200c      	movs	r0, #12
 8001012:	f001 ffdb 	bl	8002fcc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2105      	movs	r1, #5
 800101a:	200e      	movs	r0, #14
 800101c:	f001 ffba 	bl	8002f94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001020:	200e      	movs	r0, #14
 8001022:	f001 ffd3 	bl	8002fcc <HAL_NVIC_EnableIRQ>

}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023800 	.word	0x40023800

08001034 <_ZN3IMU7konumxXEv>:
    void AccToKonum(float accX, float accY, float accZ);
    float* PitchAl();
    float* RollAl();
    float* YawAl();
    float* SicaklikAl();
    float konumxX(){ return konumX;}
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	69db      	ldr	r3, [r3, #28]
 8001040:	ee07 3a90 	vmov	s15, r3
 8001044:	eeb0 0a67 	vmov.f32	s0, s15
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <_ZN3IMU7konumyYEv>:
    float konumyY(){return konumY; }
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a1b      	ldr	r3, [r3, #32]
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eeb0 0a67 	vmov.f32	s0, s15
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <_ZN3IMU5hizxXEv>:
    float hizxX(){ return hizX;}
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	695b      	ldr	r3, [r3, #20]
 800107c:	ee07 3a90 	vmov	s15, r3
 8001080:	eeb0 0a67 	vmov.f32	s0, s15
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <_ZN3IMU5hizyYEv>:
    float hizyY(){return hizY; }
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eeb0 0a67 	vmov.f32	s0, s15
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_ZN3IMU1xEv>:
    float x(){return ivmeX;}
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eeb0 0a67 	vmov.f32	s0, s15
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr

080010ca <_ZN3IMU1yEv>:
    float y(){return ivmeY;}
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eeb0 0a67 	vmov.f32	s0, s15
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4a07      	ldr	r2, [pc, #28]	@ (8001114 <vApplicationGetIdleTaskMemory+0x2c>)
 80010f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	4a06      	ldr	r2, [pc, #24]	@ (8001118 <vApplicationGetIdleTaskMemory+0x30>)
 80010fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2280      	movs	r2, #128	@ 0x80
 8001104:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001106:	bf00      	nop
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	200008dc 	.word	0x200008dc
 8001118:	2000097c 	.word	0x2000097c

0800111c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b096      	sub	sp, #88	@ 0x58
 8001120:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001122:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <MX_FREERTOS_Init+0x7c>)
 8001124:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001128:	461d      	mov	r5, r3
 800112a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800112c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800112e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001132:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001136:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f00e fa00 	bl	800f542 <osThreadCreate>
 8001142:	4603      	mov	r3, r0
 8001144:	4a15      	ldr	r2, [pc, #84]	@ (800119c <MX_FREERTOS_Init+0x80>)
 8001146:	6013      	str	r3, [r2, #0]

  /* definition and creation of myPaketTask */
  osThreadDef(myPaketTask, StartPaketTask, osPriorityIdle, 0, 1024);
 8001148:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <MX_FREERTOS_Init+0x84>)
 800114a:	f107 0420 	add.w	r4, r7, #32
 800114e:	461d      	mov	r5, r3
 8001150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001154:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001158:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPaketTaskHandle = osThreadCreate(osThread(myPaketTask), NULL);
 800115c:	f107 0320 	add.w	r3, r7, #32
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f00e f9ed 	bl	800f542 <osThreadCreate>
 8001168:	4603      	mov	r3, r0
 800116a:	4a0e      	ldr	r2, [pc, #56]	@ (80011a4 <MX_FREERTOS_Init+0x88>)
 800116c:	6013      	str	r3, [r2, #0]

  /* definition and creation of myImuTask */
  osThreadDef(myImuTask, StartImuTask, osPriorityIdle, 0, 2048);
 800116e:	4b0e      	ldr	r3, [pc, #56]	@ (80011a8 <MX_FREERTOS_Init+0x8c>)
 8001170:	1d3c      	adds	r4, r7, #4
 8001172:	461d      	mov	r5, r3
 8001174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001178:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800117c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myImuTaskHandle = osThreadCreate(osThread(myImuTask), NULL);
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f00e f9dc 	bl	800f542 <osThreadCreate>
 800118a:	4603      	mov	r3, r0
 800118c:	4a07      	ldr	r2, [pc, #28]	@ (80011ac <MX_FREERTOS_Init+0x90>)
 800118e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001190:	bf00      	nop
 8001192:	3758      	adds	r7, #88	@ 0x58
 8001194:	46bd      	mov	sp, r7
 8001196:	bdb0      	pop	{r4, r5, r7, pc}
 8001198:	0801746c 	.word	0x0801746c
 800119c:	200008d0 	.word	0x200008d0
 80011a0:	08017494 	.word	0x08017494
 80011a4:	200008d4 	.word	0x200008d4
 80011a8:	080174bc 	.word	0x080174bc
 80011ac:	200008d8 	.word	0x200008d8

080011b0 <_Z16StartDefaultTaskPKv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80011b8:	f011 fa54 	bl	8012664 <MX_USB_HOST_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 80011bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011c0:	f00e fa0b 	bl	800f5da <osDelay>
 80011c4:	e7fa      	b.n	80011bc <_Z16StartDefaultTaskPKv+0xc>
	...

080011c8 <_Z14StartPaketTaskPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPaketTask */
void StartPaketTask(void const * argument)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPaketTask */
  /* Infinite loop */
	ArayuzPaket.PaketKesmeYapilandir();
 80011d0:	482b      	ldr	r0, [pc, #172]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 80011d2:	f010 fd3c 	bl	8011c4e <_ZN5Paket20PaketKesmeYapilandirEv>
	for(;;)
	{
		if(ArayuzPaket.PaketCozBayrak)
 80011d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d032      	beq.n	8001244 <_Z14StartPaketTaskPKv+0x7c>
		{
		ArayuzPaket.PaketCozBayrak = false;
 80011de:	4b28      	ldr	r3, [pc, #160]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
		ArayuzPaket.PaketCoz();
 80011e4:	4826      	ldr	r0, [pc, #152]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 80011e6:	f010 fedf 	bl	8011fa8 <_ZN5Paket8PaketCozEv>
			if(ArayuzPaket.VersiyonPaketBayrak==true)
 80011ea:	4b25      	ldr	r3, [pc, #148]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 80011ec:	785b      	ldrb	r3, [r3, #1]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d113      	bne.n	800121a <_Z14StartPaketTaskPKv+0x52>
			{
				VersiyonPaket.VersiyonPaketOlustur(0, 0, 2);
 80011f2:	2302      	movs	r3, #2
 80011f4:	2200      	movs	r2, #0
 80011f6:	2100      	movs	r1, #0
 80011f8:	4822      	ldr	r0, [pc, #136]	@ (8001284 <_Z14StartPaketTaskPKv+0xbc>)
 80011fa:	f010 fda9 	bl	8011d50 <_ZN5Paket20VersiyonPaketOlusturEhhh>
				VersiyonPaket.versiyonPaketCagir(VersiyonVeriPaket);
 80011fe:	4922      	ldr	r1, [pc, #136]	@ (8001288 <_Z14StartPaketTaskPKv+0xc0>)
 8001200:	4820      	ldr	r0, [pc, #128]	@ (8001284 <_Z14StartPaketTaskPKv+0xbc>)
 8001202:	f010 fe69 	bl	8011ed8 <_ZN5Paket18versiyonPaketCagirEPh>
				HAL_UART_Transmit(&huart3, VersiyonVeriPaket, sizeof(VersiyonVeriPaket), 1000);
 8001206:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120a:	2208      	movs	r2, #8
 800120c:	491e      	ldr	r1, [pc, #120]	@ (8001288 <_Z14StartPaketTaskPKv+0xc0>)
 800120e:	481f      	ldr	r0, [pc, #124]	@ (800128c <_Z14StartPaketTaskPKv+0xc4>)
 8001210:	f008 f89a 	bl	8009348 <HAL_UART_Transmit>
				ArayuzPaket.VersiyonPaketBayrak=false;
 8001214:	4b1a      	ldr	r3, [pc, #104]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 8001216:	2200      	movs	r2, #0
 8001218:	705a      	strb	r2, [r3, #1]
			}
			if(ArayuzPaket.YoklamaPaketFlag==true)
 800121a:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 800121c:	791b      	ldrb	r3, [r3, #4]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d110      	bne.n	8001244 <_Z14StartPaketTaskPKv+0x7c>
			{
				YoklamaPaket.YoklamaPaketOlustur();
 8001222:	481b      	ldr	r0, [pc, #108]	@ (8001290 <_Z14StartPaketTaskPKv+0xc8>)
 8001224:	f010 fdd6 	bl	8011dd4 <_ZN5Paket19YoklamaPaketOlusturEv>
				YoklamaPaket.yoklamaPaketCagir(YoklamaVeriPaket);
 8001228:	491a      	ldr	r1, [pc, #104]	@ (8001294 <_Z14StartPaketTaskPKv+0xcc>)
 800122a:	4819      	ldr	r0, [pc, #100]	@ (8001290 <_Z14StartPaketTaskPKv+0xc8>)
 800122c:	f010 fe64 	bl	8011ef8 <_ZN5Paket17yoklamaPaketCagirEPh>
				HAL_UART_Transmit(&huart3, YoklamaVeriPaket, sizeof(YoklamaVeriPaket), 1000);
 8001230:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001234:	2208      	movs	r2, #8
 8001236:	4917      	ldr	r1, [pc, #92]	@ (8001294 <_Z14StartPaketTaskPKv+0xcc>)
 8001238:	4814      	ldr	r0, [pc, #80]	@ (800128c <_Z14StartPaketTaskPKv+0xc4>)
 800123a:	f008 f885 	bl	8009348 <HAL_UART_Transmit>
				ArayuzPaket.YoklamaPaketFlag=false;
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 8001240:	2200      	movs	r2, #0
 8001242:	711a      	strb	r2, [r3, #4]
			}
		}
		if(ArayuzPaket.GidilecekNoktaBayrak==false && ArayuzPaket.RotaGeldiBayrak==true)
 8001244:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 8001246:	78db      	ldrb	r3, [r3, #3]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d114      	bne.n	8001276 <_Z14StartPaketTaskPKv+0xae>
 800124c:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 800124e:	795b      	ldrb	r3, [r3, #5]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d110      	bne.n	8001276 <_Z14StartPaketTaskPKv+0xae>
		{
			RotaPaket.RotaPaketOlustur();
 8001254:	4810      	ldr	r0, [pc, #64]	@ (8001298 <_Z14StartPaketTaskPKv+0xd0>)
 8001256:	f010 fdf6 	bl	8011e46 <_ZN5Paket16RotaPaketOlusturEv>
			RotaPaket.rotaPaketCagir(RotaVeriPaket);
 800125a:	4910      	ldr	r1, [pc, #64]	@ (800129c <_Z14StartPaketTaskPKv+0xd4>)
 800125c:	480e      	ldr	r0, [pc, #56]	@ (8001298 <_Z14StartPaketTaskPKv+0xd0>)
 800125e:	f010 fe5b 	bl	8011f18 <_ZN5Paket14rotaPaketCagirEPh>
			HAL_UART_Transmit(&huart3, RotaVeriPaket, sizeof(RotaVeriPaket), 1000);
 8001262:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001266:	2208      	movs	r2, #8
 8001268:	490c      	ldr	r1, [pc, #48]	@ (800129c <_Z14StartPaketTaskPKv+0xd4>)
 800126a:	4808      	ldr	r0, [pc, #32]	@ (800128c <_Z14StartPaketTaskPKv+0xc4>)
 800126c:	f008 f86c 	bl	8009348 <HAL_UART_Transmit>
			ArayuzPaket.RotaGeldiBayrak=false;
 8001270:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <_Z14StartPaketTaskPKv+0xb8>)
 8001272:	2200      	movs	r2, #0
 8001274:	715a      	strb	r2, [r3, #5]
		}
		osDelay(10);
 8001276:	200a      	movs	r0, #10
 8001278:	f00e f9af 	bl	800f5da <osDelay>
		if(ArayuzPaket.PaketCozBayrak)
 800127c:	e7ab      	b.n	80011d6 <_Z14StartPaketTaskPKv+0xe>
 800127e:	bf00      	nop
 8001280:	20000e10 	.word	0x20000e10
 8001284:	20000434 	.word	0x20000434
 8001288:	200008b8 	.word	0x200008b8
 800128c:	2000100c 	.word	0x2000100c
 8001290:	20000544 	.word	0x20000544
 8001294:	200008c0 	.word	0x200008c0
 8001298:	20000654 	.word	0x20000654
 800129c:	200008c8 	.word	0x200008c8

080012a0 <_Z12StartImuTaskPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartImuTask */
void StartImuTask(void const * argument)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartImuTask */
  /* Infinite loop */
	uint8_t pozisyonVeriCounter=0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	73fb      	strb	r3, [r7, #15]
	heading =*mag.HeadingOlustur(pitch,roll);
 80012ac:	4b58      	ldr	r3, [pc, #352]	@ (8001410 <_Z12StartImuTaskPKv+0x170>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	4b58      	ldr	r3, [pc, #352]	@ (8001414 <_Z12StartImuTaskPKv+0x174>)
 80012b4:	ed93 7a00 	vldr	s14, [r3]
 80012b8:	eef0 0a47 	vmov.f32	s1, s14
 80012bc:	eeb0 0a67 	vmov.f32	s0, s15
 80012c0:	4855      	ldr	r0, [pc, #340]	@ (8001418 <_Z12StartImuTaskPKv+0x178>)
 80012c2:	f00b f92d 	bl	800c520 <_ZN3MAG14HeadingOlusturEff>
 80012c6:	4603      	mov	r3, r0
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a54      	ldr	r2, [pc, #336]	@ (800141c <_Z12StartImuTaskPKv+0x17c>)
 80012cc:	6013      	str	r3, [r2, #0]
	for(;;)
	{
		GPIOD->ODR ^= GPIO_PIN_13;
 80012ce:	4b54      	ldr	r3, [pc, #336]	@ (8001420 <_Z12StartImuTaskPKv+0x180>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4a53      	ldr	r2, [pc, #332]	@ (8001420 <_Z12StartImuTaskPKv+0x180>)
 80012d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80012d8:	6153      	str	r3, [r2, #20]
		imu.aciBul(); //imu pitch roll yaw al
 80012da:	4852      	ldr	r0, [pc, #328]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 80012dc:	f00b fd5c 	bl	800cd98 <_ZN3IMU6aciBulEv>

		konumX = imu.konumxX();
 80012e0:	4850      	ldr	r0, [pc, #320]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 80012e2:	f7ff fea7 	bl	8001034 <_ZN3IMU7konumxXEv>
 80012e6:	eef0 7a40 	vmov.f32	s15, s0
 80012ea:	4b4f      	ldr	r3, [pc, #316]	@ (8001428 <_Z12StartImuTaskPKv+0x188>)
 80012ec:	edc3 7a00 	vstr	s15, [r3]
		konumY = imu.konumyY();
 80012f0:	484c      	ldr	r0, [pc, #304]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 80012f2:	f7ff feae 	bl	8001052 <_ZN3IMU7konumyYEv>
 80012f6:	eef0 7a40 	vmov.f32	s15, s0
 80012fa:	4b4c      	ldr	r3, [pc, #304]	@ (800142c <_Z12StartImuTaskPKv+0x18c>)
 80012fc:	edc3 7a00 	vstr	s15, [r3]
		hizX = imu.hizxX();
 8001300:	4848      	ldr	r0, [pc, #288]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 8001302:	f7ff feb5 	bl	8001070 <_ZN3IMU5hizxXEv>
 8001306:	eef0 7a40 	vmov.f32	s15, s0
 800130a:	4b49      	ldr	r3, [pc, #292]	@ (8001430 <_Z12StartImuTaskPKv+0x190>)
 800130c:	edc3 7a00 	vstr	s15, [r3]
		hizY = imu.hizyY();
 8001310:	4844      	ldr	r0, [pc, #272]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 8001312:	f7ff febc 	bl	800108e <_ZN3IMU5hizyYEv>
 8001316:	eef0 7a40 	vmov.f32	s15, s0
 800131a:	4b46      	ldr	r3, [pc, #280]	@ (8001434 <_Z12StartImuTaskPKv+0x194>)
 800131c:	edc3 7a00 	vstr	s15, [r3]
		ivmeX = imu.x();
 8001320:	4840      	ldr	r0, [pc, #256]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 8001322:	f7ff fec3 	bl	80010ac <_ZN3IMU1xEv>
 8001326:	eef0 7a40 	vmov.f32	s15, s0
 800132a:	4b43      	ldr	r3, [pc, #268]	@ (8001438 <_Z12StartImuTaskPKv+0x198>)
 800132c:	edc3 7a00 	vstr	s15, [r3]
		ivmeY = imu.y();
 8001330:	483c      	ldr	r0, [pc, #240]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 8001332:	f7ff feca 	bl	80010ca <_ZN3IMU1yEv>
 8001336:	eef0 7a40 	vmov.f32	s15, s0
 800133a:	4b40      	ldr	r3, [pc, #256]	@ (800143c <_Z12StartImuTaskPKv+0x19c>)
 800133c:	edc3 7a00 	vstr	s15, [r3]

		// imu.EnlemBoylamGuncelle(basheading,41.2174316,36.4566603);
		//	yeniEnlem=*imu.LatAl();
		//	yeniBoylam=*imu.LongAl();

		pitch=*imu.PitchAl();
 8001340:	4838      	ldr	r0, [pc, #224]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 8001342:	f00b fecf 	bl	800d0e4 <_ZN3IMU7PitchAlEv>
 8001346:	4603      	mov	r3, r0
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a31      	ldr	r2, [pc, #196]	@ (8001410 <_Z12StartImuTaskPKv+0x170>)
 800134c:	6013      	str	r3, [r2, #0]
		roll=*imu.RollAl();
 800134e:	4835      	ldr	r0, [pc, #212]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 8001350:	f00b fed4 	bl	800d0fc <_ZN3IMU6RollAlEv>
 8001354:	4603      	mov	r3, r0
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a2e      	ldr	r2, [pc, #184]	@ (8001414 <_Z12StartImuTaskPKv+0x174>)
 800135a:	6013      	str	r3, [r2, #0]
		yaw=*imu.YawAl();
 800135c:	4831      	ldr	r0, [pc, #196]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 800135e:	f00b fed9 	bl	800d114 <_ZN3IMU5YawAlEv>
 8001362:	4603      	mov	r3, r0
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a36      	ldr	r2, [pc, #216]	@ (8001440 <_Z12StartImuTaskPKv+0x1a0>)
 8001368:	6013      	str	r3, [r2, #0]
		imucipsicaklik=*imu.SicaklikAl();
 800136a:	482e      	ldr	r0, [pc, #184]	@ (8001424 <_Z12StartImuTaskPKv+0x184>)
 800136c:	f00b fede 	bl	800d12c <_ZN3IMU10SicaklikAlEv>
 8001370:	4603      	mov	r3, r0
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a33      	ldr	r2, [pc, #204]	@ (8001444 <_Z12StartImuTaskPKv+0x1a4>)
 8001376:	6013      	str	r3, [r2, #0]
		heading =*mag.HeadingOlustur(pitch,roll);
 8001378:	4b25      	ldr	r3, [pc, #148]	@ (8001410 <_Z12StartImuTaskPKv+0x170>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <_Z12StartImuTaskPKv+0x174>)
 8001380:	ed93 7a00 	vldr	s14, [r3]
 8001384:	eef0 0a47 	vmov.f32	s1, s14
 8001388:	eeb0 0a67 	vmov.f32	s0, s15
 800138c:	4822      	ldr	r0, [pc, #136]	@ (8001418 <_Z12StartImuTaskPKv+0x178>)
 800138e:	f00b f8c7 	bl	800c520 <_ZN3MAG14HeadingOlusturEff>
 8001392:	4603      	mov	r3, r0
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a21      	ldr	r2, [pc, #132]	@ (800141c <_Z12StartImuTaskPKv+0x17c>)
 8001398:	6013      	str	r3, [r2, #0]

		pozisyonVeriCounter++;
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	3301      	adds	r3, #1
 800139e:	73fb      	strb	r3, [r7, #15]
		if(pozisyonVeriCounter%50 == 0)
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	4a29      	ldr	r2, [pc, #164]	@ (8001448 <_Z12StartImuTaskPKv+0x1a8>)
 80013a4:	fba2 1203 	umull	r1, r2, r2, r3
 80013a8:	0912      	lsrs	r2, r2, #4
 80013aa:	2132      	movs	r1, #50	@ 0x32
 80013ac:	fb01 f202 	mul.w	r2, r1, r2
 80013b0:	1a9b      	subs	r3, r3, r2
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d127      	bne.n	8001408 <_Z12StartImuTaskPKv+0x168>
		{
			if(ArayuzPaket.YoklamaFlag)
 80013b8:	4b24      	ldr	r3, [pc, #144]	@ (800144c <_Z12StartImuTaskPKv+0x1ac>)
 80013ba:	789b      	ldrb	r3, [r3, #2]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d021      	beq.n	8001404 <_Z12StartImuTaskPKv+0x164>
			{
				ImuPaket.ImuPaketOlustur(pitch, roll,heading, imucipsicaklik);
 80013c0:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <_Z12StartImuTaskPKv+0x170>)
 80013c2:	edd3 7a00 	vldr	s15, [r3]
 80013c6:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <_Z12StartImuTaskPKv+0x174>)
 80013c8:	ed93 7a00 	vldr	s14, [r3]
 80013cc:	4b13      	ldr	r3, [pc, #76]	@ (800141c <_Z12StartImuTaskPKv+0x17c>)
 80013ce:	edd3 6a00 	vldr	s13, [r3]
 80013d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001444 <_Z12StartImuTaskPKv+0x1a4>)
 80013d4:	ed93 6a00 	vldr	s12, [r3]
 80013d8:	eef0 1a46 	vmov.f32	s3, s12
 80013dc:	eeb0 1a66 	vmov.f32	s2, s13
 80013e0:	eef0 0a47 	vmov.f32	s1, s14
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4819      	ldr	r0, [pc, #100]	@ (8001450 <_Z12StartImuTaskPKv+0x1b0>)
 80013ea:	f010 fc40 	bl	8011c6e <_ZN5Paket15ImuPaketOlusturEffff>
				ImuPaket.imuPaketCagir(ImuVeriPaket);
 80013ee:	4919      	ldr	r1, [pc, #100]	@ (8001454 <_Z12StartImuTaskPKv+0x1b4>)
 80013f0:	4817      	ldr	r0, [pc, #92]	@ (8001450 <_Z12StartImuTaskPKv+0x1b0>)
 80013f2:	f010 fd61 	bl	8011eb8 <_ZN5Paket13imuPaketCagirEPh>
				HAL_UART_Transmit(&huart3, ImuVeriPaket, sizeof(ImuVeriPaket), 1000);
 80013f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013fa:	2215      	movs	r2, #21
 80013fc:	4915      	ldr	r1, [pc, #84]	@ (8001454 <_Z12StartImuTaskPKv+0x1b4>)
 80013fe:	4816      	ldr	r0, [pc, #88]	@ (8001458 <_Z12StartImuTaskPKv+0x1b8>)
 8001400:	f007 ffa2 	bl	8009348 <HAL_UART_Transmit>
			}
			pozisyonVeriCounter=0;
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]
		}
		osDelay(5);
 8001408:	2005      	movs	r0, #5
 800140a:	f00e f8e6 	bl	800f5da <osDelay>
		GPIOD->ODR ^= GPIO_PIN_13;
 800140e:	e75e      	b.n	80012ce <_Z12StartImuTaskPKv+0x2e>
 8001410:	2000088c 	.word	0x2000088c
 8001414:	20000890 	.word	0x20000890
 8001418:	20000ca4 	.word	0x20000ca4
 800141c:	20000898 	.word	0x20000898
 8001420:	40020c00 	.word	0x40020c00
 8001424:	20000c18 	.word	0x20000c18
 8001428:	20000874 	.word	0x20000874
 800142c:	20000878 	.word	0x20000878
 8001430:	2000087c 	.word	0x2000087c
 8001434:	20000880 	.word	0x20000880
 8001438:	20000884 	.word	0x20000884
 800143c:	20000888 	.word	0x20000888
 8001440:	20000894 	.word	0x20000894
 8001444:	2000089c 	.word	0x2000089c
 8001448:	51eb851f 	.word	0x51eb851f
 800144c:	20000e10 	.word	0x20000e10
 8001450:	20000324 	.word	0x20000324
 8001454:	200008a0 	.word	0x200008a0
 8001458:	2000100c 	.word	0x2000100c

0800145c <_Z41__static_initialization_and_destruction_0v>:
	}
  /* USER CODE END StartImuTask */
}
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af02      	add	r7, sp, #8
Paket GpsPaket(0x12, 0x34, 0x01, 0x0D); //veri boyutu 13
 8001462:	230d      	movs	r3, #13
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	2301      	movs	r3, #1
 8001468:	2234      	movs	r2, #52	@ 0x34
 800146a:	2112      	movs	r1, #18
 800146c:	4816      	ldr	r0, [pc, #88]	@ (80014c8 <_Z41__static_initialization_and_destruction_0v+0x6c>)
 800146e:	f010 fb96 	bl	8011b9e <_ZN5PaketC1Ehhhh>
Paket ImuPaket(0x12, 0x34, 0x02, 0x11);//veri boyutu 17
 8001472:	2311      	movs	r3, #17
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2302      	movs	r3, #2
 8001478:	2234      	movs	r2, #52	@ 0x34
 800147a:	2112      	movs	r1, #18
 800147c:	4813      	ldr	r0, [pc, #76]	@ (80014cc <_Z41__static_initialization_and_destruction_0v+0x70>)
 800147e:	f010 fb8e 	bl	8011b9e <_ZN5PaketC1Ehhhh>
Paket VersiyonPaket(0x12, 0x34, 0x03, 0x04); //veri boyutu 4
 8001482:	2304      	movs	r3, #4
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2303      	movs	r3, #3
 8001488:	2234      	movs	r2, #52	@ 0x34
 800148a:	2112      	movs	r1, #18
 800148c:	4810      	ldr	r0, [pc, #64]	@ (80014d0 <_Z41__static_initialization_and_destruction_0v+0x74>)
 800148e:	f010 fb86 	bl	8011b9e <_ZN5PaketC1Ehhhh>
Paket YoklamaPaket(0x12, 0x34, 0x04, 0x04);//veri boyutu 4
 8001492:	2304      	movs	r3, #4
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	2304      	movs	r3, #4
 8001498:	2234      	movs	r2, #52	@ 0x34
 800149a:	2112      	movs	r1, #18
 800149c:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <_Z41__static_initialization_and_destruction_0v+0x78>)
 800149e:	f010 fb7e 	bl	8011b9e <_ZN5PaketC1Ehhhh>
Paket RotaPaket(0x12, 0x34, 0x05, 0x04);//veri boyutu 4
 80014a2:	2304      	movs	r3, #4
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2305      	movs	r3, #5
 80014a8:	2234      	movs	r2, #52	@ 0x34
 80014aa:	2112      	movs	r1, #18
 80014ac:	480a      	ldr	r0, [pc, #40]	@ (80014d8 <_Z41__static_initialization_and_destruction_0v+0x7c>)
 80014ae:	f010 fb76 	bl	8011b9e <_ZN5PaketC1Ehhhh>
Paket SistemPaket(0x12, 0x34, 0x06, 0x09);//veri boyutu 9
 80014b2:	2309      	movs	r3, #9
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	2306      	movs	r3, #6
 80014b8:	2234      	movs	r2, #52	@ 0x34
 80014ba:	2112      	movs	r1, #18
 80014bc:	4807      	ldr	r0, [pc, #28]	@ (80014dc <_Z41__static_initialization_and_destruction_0v+0x80>)
 80014be:	f010 fb6e 	bl	8011b9e <_ZN5PaketC1Ehhhh>
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000214 	.word	0x20000214
 80014cc:	20000324 	.word	0x20000324
 80014d0:	20000434 	.word	0x20000434
 80014d4:	20000544 	.word	0x20000544
 80014d8:	20000654 	.word	0x20000654
 80014dc:	20000764 	.word	0x20000764

080014e0 <_GLOBAL__sub_I_GpsPaket>:
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	f7ff ffba 	bl	800145c <_Z41__static_initialization_and_destruction_0v>
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC3   ------> I2S2_SD
*/
void MX_GPIO_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	@ 0x30
 80014f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]
 8001506:	4b69      	ldr	r3, [pc, #420]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a68      	ldr	r2, [pc, #416]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 800150c:	f043 0310 	orr.w	r3, r3, #16
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b66      	ldr	r3, [pc, #408]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0310 	and.w	r3, r3, #16
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
 8001522:	4b62      	ldr	r3, [pc, #392]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	4a61      	ldr	r2, [pc, #388]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	6313      	str	r3, [r2, #48]	@ 0x30
 800152e:	4b5f      	ldr	r3, [pc, #380]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b5b      	ldr	r3, [pc, #364]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a5a      	ldr	r2, [pc, #360]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b58      	ldr	r3, [pc, #352]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	4b54      	ldr	r3, [pc, #336]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	4a53      	ldr	r2, [pc, #332]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6313      	str	r3, [r2, #48]	@ 0x30
 8001566:	4b51      	ldr	r3, [pc, #324]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	4b4d      	ldr	r3, [pc, #308]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a4c      	ldr	r2, [pc, #304]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b4a      	ldr	r3, [pc, #296]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	4b46      	ldr	r3, [pc, #280]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	4a45      	ldr	r2, [pc, #276]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 8001598:	f043 0308 	orr.w	r3, r3, #8
 800159c:	6313      	str	r3, [r2, #48]	@ 0x30
 800159e:	4b43      	ldr	r3, [pc, #268]	@ (80016ac <MX_GPIO_Init+0x1c0>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	f003 0308 	and.w	r3, r3, #8
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2108      	movs	r1, #8
 80015ae:	4840      	ldr	r0, [pc, #256]	@ (80016b0 <MX_GPIO_Init+0x1c4>)
 80015b0:	f002 fab8 	bl	8003b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015b4:	2201      	movs	r2, #1
 80015b6:	2101      	movs	r1, #1
 80015b8:	483e      	ldr	r0, [pc, #248]	@ (80016b4 <MX_GPIO_Init+0x1c8>)
 80015ba:	f002 fab3 	bl	8003b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80015be:	2200      	movs	r2, #0
 80015c0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80015c4:	483c      	ldr	r0, [pc, #240]	@ (80016b8 <MX_GPIO_Init+0x1cc>)
 80015c6:	f002 faad 	bl	8003b24 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80015ca:	2308      	movs	r3, #8
 80015cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 031c 	add.w	r3, r7, #28
 80015de:	4619      	mov	r1, r3
 80015e0:	4833      	ldr	r0, [pc, #204]	@ (80016b0 <MX_GPIO_Init+0x1c4>)
 80015e2:	f002 f903 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80015e6:	2301      	movs	r3, #1
 80015e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	4619      	mov	r1, r3
 80015fc:	482d      	ldr	r0, [pc, #180]	@ (80016b4 <MX_GPIO_Init+0x1c8>)
 80015fe:	f002 f8f5 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001602:	2308      	movs	r3, #8
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	2302      	movs	r3, #2
 8001608:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001612:	2305      	movs	r3, #5
 8001614:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001616:	f107 031c 	add.w	r3, r7, #28
 800161a:	4619      	mov	r1, r3
 800161c:	4825      	ldr	r0, [pc, #148]	@ (80016b4 <MX_GPIO_Init+0x1c8>)
 800161e:	f002 f8e5 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001622:	2301      	movs	r3, #1
 8001624:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001626:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800162a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001630:	f107 031c 	add.w	r3, r7, #28
 8001634:	4619      	mov	r1, r3
 8001636:	4821      	ldr	r0, [pc, #132]	@ (80016bc <MX_GPIO_Init+0x1d0>)
 8001638:	f002 f8d8 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800163c:	2304      	movs	r3, #4
 800163e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001640:	2300      	movs	r3, #0
 8001642:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001648:	f107 031c 	add.w	r3, r7, #28
 800164c:	4619      	mov	r1, r3
 800164e:	481c      	ldr	r0, [pc, #112]	@ (80016c0 <MX_GPIO_Init+0x1d4>)
 8001650:	f002 f8cc 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001654:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001658:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001666:	f107 031c 	add.w	r3, r7, #28
 800166a:	4619      	mov	r1, r3
 800166c:	4812      	ldr	r0, [pc, #72]	@ (80016b8 <MX_GPIO_Init+0x1cc>)
 800166e:	f002 f8bd 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001672:	2320      	movs	r3, #32
 8001674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001676:	2300      	movs	r3, #0
 8001678:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800167e:	f107 031c 	add.w	r3, r7, #28
 8001682:	4619      	mov	r1, r3
 8001684:	480c      	ldr	r0, [pc, #48]	@ (80016b8 <MX_GPIO_Init+0x1cc>)
 8001686:	f002 f8b1 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800168a:	2302      	movs	r3, #2
 800168c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800168e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001692:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	4619      	mov	r1, r3
 800169e:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <MX_GPIO_Init+0x1c4>)
 80016a0:	f002 f8a4 	bl	80037ec <HAL_GPIO_Init>

}
 80016a4:	bf00      	nop
 80016a6:	3730      	adds	r7, #48	@ 0x30
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40020800 	.word	0x40020800
 80016b8:	40020c00 	.word	0x40020c00
 80016bc:	40020000 	.word	0x40020000
 80016c0:	40020400 	.word	0x40020400

080016c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c8:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016ca:	4a13      	ldr	r2, [pc, #76]	@ (8001718 <MX_I2C1_Init+0x54>)
 80016cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016ce:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016d0:	4a12      	ldr	r2, [pc, #72]	@ (800171c <MX_I2C1_Init+0x58>)
 80016d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016da:	4b0e      	ldr	r3, [pc, #56]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016dc:	2200      	movs	r2, #0
 80016de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ee:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f4:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <MX_I2C1_Init+0x50>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001700:	4804      	ldr	r0, [pc, #16]	@ (8001714 <MX_I2C1_Init+0x50>)
 8001702:	f004 fb5d 	bl	8005dc0 <HAL_I2C_Init>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800170c:	f000 ff58 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000b7c 	.word	0x20000b7c
 8001718:	40005400 	.word	0x40005400
 800171c:	000186a0 	.word	0x000186a0

08001720 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	@ 0x28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a19      	ldr	r2, [pc, #100]	@ (80017a4 <HAL_I2C_MspInit+0x84>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d12c      	bne.n	800179c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a17      	ldr	r2, [pc, #92]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 800174c:	f043 0302 	orr.w	r3, r3, #2
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800175e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001762:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001764:	2312      	movs	r3, #18
 8001766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001768:	2301      	movs	r3, #1
 800176a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001770:	2304      	movs	r3, #4
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	4619      	mov	r1, r3
 800177a:	480c      	ldr	r0, [pc, #48]	@ (80017ac <HAL_I2C_MspInit+0x8c>)
 800177c:	f002 f836 	bl	80037ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001788:	4a07      	ldr	r2, [pc, #28]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 800178a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800178e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001790:	4b05      	ldr	r3, [pc, #20]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001794:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	@ 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40005400 	.word	0x40005400
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020400 	.word	0x40020400

080017b0 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80017b4:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017b6:	4a14      	ldr	r2, [pc, #80]	@ (8001808 <MX_I2S3_Init+0x58>)
 80017b8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80017ba:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017c0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80017c2:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80017c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80017ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017d4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80017d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017d8:	4a0c      	ldr	r2, [pc, #48]	@ (800180c <MX_I2S3_Init+0x5c>)
 80017da:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80017dc:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017de:	2200      	movs	r2, #0
 80017e0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80017e2:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80017e8:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80017ee:	4805      	ldr	r0, [pc, #20]	@ (8001804 <MX_I2S3_Init+0x54>)
 80017f0:	f005 ff8a 	bl	8007708 <HAL_I2S_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80017fa:	f000 fee1 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000bd0 	.word	0x20000bd0
 8001808:	40003c00 	.word	0x40003c00
 800180c:	00017700 	.word	0x00017700

08001810 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08e      	sub	sp, #56	@ 0x38
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a31      	ldr	r2, [pc, #196]	@ (8001900 <HAL_I2S_MspInit+0xf0>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d15a      	bne.n	80018f6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001840:	2301      	movs	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001844:	23c0      	movs	r3, #192	@ 0xc0
 8001846:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001848:	2302      	movs	r3, #2
 800184a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	4618      	mov	r0, r3
 8001852:	f007 f8c3 	bl	80089dc <HAL_RCCEx_PeriphCLKConfig>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800185c:	f000 feb0 	bl	80025c0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	4b27      	ldr	r3, [pc, #156]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001868:	4a26      	ldr	r2, [pc, #152]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 800186a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800186e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001870:	4b24      	ldr	r3, [pc, #144]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001874:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187c:	2300      	movs	r3, #0
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	4b20      	ldr	r3, [pc, #128]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 8001882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001884:	4a1f      	ldr	r2, [pc, #124]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	6313      	str	r3, [r2, #48]	@ 0x30
 800188c:	4b1d      	ldr	r3, [pc, #116]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 800188e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a0:	4a18      	ldr	r2, [pc, #96]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a8:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <HAL_I2S_MspInit+0xf4>)
 80018aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80018b4:	2310      	movs	r3, #16
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b8:	2302      	movs	r3, #2
 80018ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c0:	2300      	movs	r3, #0
 80018c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018c4:	2306      	movs	r3, #6
 80018c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018cc:	4619      	mov	r1, r3
 80018ce:	480e      	ldr	r0, [pc, #56]	@ (8001908 <HAL_I2S_MspInit+0xf8>)
 80018d0:	f001 ff8c 	bl	80037ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80018d4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018e6:	2306      	movs	r3, #6
 80018e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ee:	4619      	mov	r1, r3
 80018f0:	4806      	ldr	r0, [pc, #24]	@ (800190c <HAL_I2S_MspInit+0xfc>)
 80018f2:	f001 ff7b 	bl	80037ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80018f6:	bf00      	nop
 80018f8:	3738      	adds	r7, #56	@ 0x38
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40003c00 	.word	0x40003c00
 8001904:	40023800 	.word	0x40023800
 8001908:	40020000 	.word	0x40020000
 800190c:	40020800 	.word	0x40020800

08001910 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d106      	bne.n	8001932 <prv_parse_number+0x22>
        t = gh->p.term_str;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3371      	adds	r3, #113	@ 0x71
 8001928:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 800192a:	e002      	b.n	8001932 <prv_parse_number+0x22>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <prv_parse_number+0x30>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b20      	cmp	r3, #32
 800193e:	d0f5      	beq.n	800192c <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b2d      	cmp	r3, #45	@ 0x2d
 8001946:	d104      	bne.n	8001952 <prv_parse_number+0x42>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	3301      	adds	r3, #1
 800194c:	603b      	str	r3, [r7, #0]
 800194e:	2301      	movs	r3, #1
 8001950:	e000      	b.n	8001954 <prv_parse_number+0x44>
 8001952:	2300      	movs	r3, #0
 8001954:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8001956:	e00d      	b.n	8001974 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4613      	mov	r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	461a      	mov	r2, r3
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	3b30      	subs	r3, #48	@ 0x30
 800196a:	4413      	add	r3, r2
 800196c:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d007      	beq.n	800198a <prv_parse_number+0x7a>
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001980:	d903      	bls.n	800198a <prv_parse_number+0x7a>
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b39      	cmp	r3, #57	@ 0x39
 8001988:	d9e6      	bls.n	8001958 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 800198a:	7afb      	ldrb	r3, [r7, #11]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d002      	beq.n	8001996 <prv_parse_number+0x86>
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	425b      	negs	r3, r3
 8001994:	e000      	b.n	8001998 <prv_parse_number+0x88>
 8001996:	68fb      	ldr	r3, [r7, #12]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d106      	bne.n	80019c2 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3371      	adds	r3, #113	@ 0x71
 80019b8:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80019ba:	e002      	b.n	80019c2 <prv_parse_float_number+0x1e>
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	3301      	adds	r3, #1
 80019c0:	603b      	str	r3, [r7, #0]
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <prv_parse_float_number+0x2c>
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b20      	cmp	r3, #32
 80019ce:	d0f5      	beq.n	80019bc <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 80019d0:	2100      	movs	r1, #0
 80019d2:	6838      	ldr	r0, [r7, #0]
 80019d4:	f013 fda4 	bl	8015520 <strtod>
 80019d8:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 80019dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019e0:	ec43 2b17 	vmov	d7, r2, r3
}
 80019e4:	eeb0 0a47 	vmov.f32	s0, s14
 80019e8:	eef0 0a67 	vmov.f32	s1, s15
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 80019fc:	2100      	movs	r1, #0
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff ffd0 	bl	80019a4 <prv_parse_float_number>
 8001a04:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8001a08:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a0c:	f7ff f886 	bl	8000b1c <__aeabi_d2iz>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a1d      	ldr	r2, [pc, #116]	@ (8001a88 <prv_parse_lat_long+0x94>)
 8001a14:	fb82 1203 	smull	r1, r2, r2, r3
 8001a18:	1152      	asrs	r2, r2, #5
 8001a1a:	17db      	asrs	r3, r3, #31
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd78 	bl	8000514 <__aeabi_i2d>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <prv_parse_lat_long+0x98>)
 8001a32:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a36:	f7fe fdd7 	bl	80005e8 <__aeabi_dmul>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a42:	f7fe fc19 	bl	8000278 <__aeabi_dsub>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <prv_parse_lat_long+0x9c>)
 8001a54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a58:	f7fe fef0 	bl	800083c <__aeabi_ddiv>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a64:	f7fe fc0a 	bl	800027c <__adddf3>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8001a70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a74:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a78:	eeb0 0a47 	vmov.f32	s0, s14
 8001a7c:	eef0 0a67 	vmov.f32	s1, s15
 8001a80:	3720      	adds	r7, #32
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	51eb851f 	.word	0x51eb851f
 8001a8c:	40590000 	.word	0x40590000
 8001a90:	404e0000 	.word	0x404e0000

08001a94 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8001a94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8001aa4:	2900      	cmp	r1, #0
 8001aa6:	d169      	bne.n	8001b7c <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3371      	adds	r3, #113	@ 0x71
 8001aac:	2206      	movs	r2, #6
 8001aae:	49ba      	ldr	r1, [pc, #744]	@ (8001d98 <prv_parse_term+0x304>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f013 fe4e 	bl	8015752 <strncmp>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d009      	beq.n	8001ad0 <prv_parse_term+0x3c>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3371      	adds	r3, #113	@ 0x71
 8001ac0:	2206      	movs	r2, #6
 8001ac2:	49b6      	ldr	r1, [pc, #728]	@ (8001d9c <prv_parse_term+0x308>)
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f013 fe44 	bl	8015752 <strncmp>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d104      	bne.n	8001ada <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001ad8:	e04e      	b.n	8001b78 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3371      	adds	r3, #113	@ 0x71
 8001ade:	2206      	movs	r2, #6
 8001ae0:	49af      	ldr	r1, [pc, #700]	@ (8001da0 <prv_parse_term+0x30c>)
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f013 fe35 	bl	8015752 <strncmp>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d009      	beq.n	8001b02 <prv_parse_term+0x6e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3371      	adds	r3, #113	@ 0x71
 8001af2:	2206      	movs	r2, #6
 8001af4:	49ab      	ldr	r1, [pc, #684]	@ (8001da4 <prv_parse_term+0x310>)
 8001af6:	4618      	mov	r0, r3
 8001af8:	f013 fe2b 	bl	8015752 <strncmp>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d104      	bne.n	8001b0c <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2202      	movs	r2, #2
 8001b06:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001b0a:	e035      	b.n	8001b78 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3371      	adds	r3, #113	@ 0x71
 8001b10:	2206      	movs	r2, #6
 8001b12:	49a5      	ldr	r1, [pc, #660]	@ (8001da8 <prv_parse_term+0x314>)
 8001b14:	4618      	mov	r0, r3
 8001b16:	f013 fe1c 	bl	8015752 <strncmp>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d009      	beq.n	8001b34 <prv_parse_term+0xa0>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3371      	adds	r3, #113	@ 0x71
 8001b24:	2206      	movs	r2, #6
 8001b26:	49a1      	ldr	r1, [pc, #644]	@ (8001dac <prv_parse_term+0x318>)
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f013 fe12 	bl	8015752 <strncmp>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d104      	bne.n	8001b3e <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2203      	movs	r2, #3
 8001b38:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001b3c:	e01c      	b.n	8001b78 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3371      	adds	r3, #113	@ 0x71
 8001b42:	2206      	movs	r2, #6
 8001b44:	499a      	ldr	r1, [pc, #616]	@ (8001db0 <prv_parse_term+0x31c>)
 8001b46:	4618      	mov	r0, r3
 8001b48:	f013 fe03 	bl	8015752 <strncmp>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d009      	beq.n	8001b66 <prv_parse_term+0xd2>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3371      	adds	r3, #113	@ 0x71
 8001b56:	2206      	movs	r2, #6
 8001b58:	4996      	ldr	r1, [pc, #600]	@ (8001db4 <prv_parse_term+0x320>)
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f013 fdf9 	bl	8015752 <strncmp>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d104      	bne.n	8001b70 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2204      	movs	r2, #4
 8001b6a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001b6e:	e003      	b.n	8001b78 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e231      	b.n	8001fe0 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001b82:	2900      	cmp	r1, #0
 8001b84:	f000 822b 	beq.w	8001fde <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001b8e:	2901      	cmp	r1, #1
 8001b90:	f040 80c9 	bne.w	8001d26 <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	2b0a      	cmp	r3, #10
 8001b9e:	f200 8213 	bhi.w	8001fc8 <prv_parse_term+0x534>
 8001ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <prv_parse_term+0x114>)
 8001ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba8:	08001bd5 	.word	0x08001bd5
 8001bac:	08001c4f 	.word	0x08001c4f
 8001bb0:	08001c65 	.word	0x08001c65
 8001bb4:	08001c8f 	.word	0x08001c8f
 8001bb8:	08001ca5 	.word	0x08001ca5
 8001bbc:	08001ccf 	.word	0x08001ccf
 8001bc0:	08001ce3 	.word	0x08001ce3
 8001bc4:	08001fc9 	.word	0x08001fc9
 8001bc8:	08001cf7 	.word	0x08001cf7
 8001bcc:	08001fc9 	.word	0x08001fc9
 8001bd0:	08001d0f 	.word	0x08001d0f
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001bda:	3b30      	subs	r3, #48	@ 0x30
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	461a      	mov	r2, r3
 8001be0:	0092      	lsls	r2, r2, #2
 8001be2:	4413      	add	r3, r2
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8001bee:	4413      	add	r3, r2
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	3b30      	subs	r3, #48	@ 0x30
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8001c02:	3b30      	subs	r3, #48	@ 0x30
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	461a      	mov	r2, r3
 8001c08:	0092      	lsls	r2, r2, #2
 8001c0a:	4413      	add	r3, r2
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	b2da      	uxtb	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8001c16:	4413      	add	r3, r2
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	3b30      	subs	r3, #48	@ 0x30
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8001c2a:	3b30      	subs	r3, #48	@ 0x30
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	461a      	mov	r2, r3
 8001c30:	0092      	lsls	r2, r2, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8001c3e:	4413      	add	r3, r2
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	3b30      	subs	r3, #48	@ 0x30
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 8001c4c:	e1c7      	b.n	8001fde <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff fed0 	bl	80019f4 <prv_parse_lat_long>
 8001c54:	eeb0 7a40 	vmov.f32	s14, s0
 8001c58:	eef0 7a60 	vmov.f32	s15, s1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8001c62:	e1bc      	b.n	8001fde <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001c6a:	2b53      	cmp	r3, #83	@ 0x53
 8001c6c:	d005      	beq.n	8001c7a <prv_parse_term+0x1e6>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001c74:	2b73      	cmp	r3, #115	@ 0x73
 8001c76:	f040 81a9 	bne.w	8001fcc <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8001c80:	4690      	mov	r8, r2
 8001c82:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 8001c8c:	e19e      	b.n	8001fcc <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff feb0 	bl	80019f4 <prv_parse_lat_long>
 8001c94:	eeb0 7a40 	vmov.f32	s14, s0
 8001c98:	eef0 7a60 	vmov.f32	s15, s1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8001ca2:	e19c      	b.n	8001fde <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001caa:	2b57      	cmp	r3, #87	@ 0x57
 8001cac:	d005      	beq.n	8001cba <prv_parse_term+0x226>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001cb4:	2b77      	cmp	r3, #119	@ 0x77
 8001cb6:	f040 818b 	bne.w	8001fd0 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8001cc0:	4614      	mov	r4, r2
 8001cc2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 8001ccc:	e180      	b.n	8001fd0 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8001cce:	2100      	movs	r1, #0
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff fe1d 	bl	8001910 <prv_parse_number>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                break;
 8001ce0:	e17d      	b.n	8001fde <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff fe13 	bl	8001910 <prv_parse_number>
 8001cea:	4603      	mov	r3, r0
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                break;
 8001cf4:	e173      	b.n	8001fde <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fe53 	bl	80019a4 <prv_parse_float_number>
 8001cfe:	eeb0 7a40 	vmov.f32	s14, s0
 8001d02:	eef0 7a60 	vmov.f32	s15, s1
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8001d0c:	e167      	b.n	8001fde <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8001d0e:	2100      	movs	r1, #0
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff fe47 	bl	80019a4 <prv_parse_float_number>
 8001d16:	eeb0 7a40 	vmov.f32	s14, s0
 8001d1a:	eef0 7a60 	vmov.f32	s15, s1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8001d24:	e15b      	b.n	8001fde <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8001d26:	6879      	ldr	r1, [r7, #4]
 8001d28:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001d2c:	2902      	cmp	r1, #2
 8001d2e:	f040 8083 	bne.w	8001e38 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001d38:	3b02      	subs	r3, #2
 8001d3a:	2b0f      	cmp	r3, #15
 8001d3c:	d860      	bhi.n	8001e00 <prv_parse_term+0x36c>
 8001d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d44 <prv_parse_term+0x2b0>)
 8001d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d44:	08001d85 	.word	0x08001d85
 8001d48:	08001e01 	.word	0x08001e01
 8001d4c:	08001e01 	.word	0x08001e01
 8001d50:	08001e01 	.word	0x08001e01
 8001d54:	08001e01 	.word	0x08001e01
 8001d58:	08001e01 	.word	0x08001e01
 8001d5c:	08001e01 	.word	0x08001e01
 8001d60:	08001e01 	.word	0x08001e01
 8001d64:	08001e01 	.word	0x08001e01
 8001d68:	08001e01 	.word	0x08001e01
 8001d6c:	08001e01 	.word	0x08001e01
 8001d70:	08001e01 	.word	0x08001e01
 8001d74:	08001e01 	.word	0x08001e01
 8001d78:	08001db9 	.word	0x08001db9
 8001d7c:	08001dd1 	.word	0x08001dd1
 8001d80:	08001de9 	.word	0x08001de9
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8001d84:	2100      	movs	r1, #0
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff fdc2 	bl	8001910 <prv_parse_number>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                break;
 8001d96:	e122      	b.n	8001fde <prv_parse_term+0x54a>
 8001d98:	080174d8 	.word	0x080174d8
 8001d9c:	080174e0 	.word	0x080174e0
 8001da0:	080174e8 	.word	0x080174e8
 8001da4:	080174f0 	.word	0x080174f0
 8001da8:	080174f8 	.word	0x080174f8
 8001dac:	08017500 	.word	0x08017500
 8001db0:	08017508 	.word	0x08017508
 8001db4:	08017510 	.word	0x08017510
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8001db8:	2100      	movs	r1, #0
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff fdf2 	bl	80019a4 <prv_parse_float_number>
 8001dc0:	eeb0 7a40 	vmov.f32	s14, s0
 8001dc4:	eef0 7a60 	vmov.f32	s15, s1
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8001dce:	e106      	b.n	8001fde <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7ff fde6 	bl	80019a4 <prv_parse_float_number>
 8001dd8:	eeb0 7a40 	vmov.f32	s14, s0
 8001ddc:	eef0 7a60 	vmov.f32	s15, s1
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8001de6:	e0fa      	b.n	8001fde <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8001de8:	2100      	movs	r1, #0
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff fdda 	bl	80019a4 <prv_parse_float_number>
 8001df0:	eeb0 7a40 	vmov.f32	s14, s0
 8001df4:	eef0 7a60 	vmov.f32	s15, s1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8001dfe:	e0ee      	b.n	8001fde <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	f240 80e4 	bls.w	8001fd4 <prv_parse_term+0x540>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001e12:	2b0e      	cmp	r3, #14
 8001e14:	f200 80de 	bhi.w	8001fd4 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8001e18:	2100      	movs	r1, #0
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff fd78 	bl	8001910 <prv_parse_number>
 8001e20:	4602      	mov	r2, r0
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001e28:	3b03      	subs	r3, #3
 8001e2a:	b2d1      	uxtb	r1, r2
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	460a      	mov	r2, r1
 8001e32:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 8001e36:	e0cd      	b.n	8001fd4 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001e3e:	2903      	cmp	r1, #3
 8001e40:	d11b      	bne.n	8001e7a <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d002      	beq.n	8001e52 <prv_parse_term+0x3be>
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	d00a      	beq.n	8001e66 <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8001e50:	e0c5      	b.n	8001fde <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8001e52:	2100      	movs	r1, #0
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f7ff fd5b 	bl	8001910 <prv_parse_number>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 8001e64:	e0bb      	b.n	8001fde <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8001e66:	2100      	movs	r1, #0
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7ff fd51 	bl	8001910 <prv_parse_number>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8001e78:	e0b1      	b.n	8001fde <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001e80:	2904      	cmp	r1, #4
 8001e82:	f040 80ac 	bne.w	8001fde <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8001e8c:	3902      	subs	r1, #2
 8001e8e:	2909      	cmp	r1, #9
 8001e90:	f200 80a2 	bhi.w	8001fd8 <prv_parse_term+0x544>
 8001e94:	a001      	add	r0, pc, #4	@ (adr r0, 8001e9c <prv_parse_term+0x408>)
 8001e96:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8001e9a:	bf00      	nop
 8001e9c:	08001ec5 	.word	0x08001ec5
 8001ea0:	08001fd9 	.word	0x08001fd9
 8001ea4:	08001fd9 	.word	0x08001fd9
 8001ea8:	08001fd9 	.word	0x08001fd9
 8001eac:	08001fd9 	.word	0x08001fd9
 8001eb0:	08001edf 	.word	0x08001edf
 8001eb4:	08001ef7 	.word	0x08001ef7
 8001eb8:	08001f0f 	.word	0x08001f0f
 8001ebc:	08001f89 	.word	0x08001f89
 8001ec0:	08001fa1 	.word	0x08001fa1
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001eca:	2b41      	cmp	r3, #65	@ 0x41
 8001ecc:	bf0c      	ite	eq
 8001ece:	2301      	moveq	r3, #1
 8001ed0:	2300      	movne	r3, #0
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8001edc:	e07f      	b.n	8001fde <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8001ede:	2100      	movs	r1, #0
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff fd5f 	bl	80019a4 <prv_parse_float_number>
 8001ee6:	eeb0 7a40 	vmov.f32	s14, s0
 8001eea:	eef0 7a60 	vmov.f32	s15, s1
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8001ef4:	e073      	b.n	8001fde <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff fd53 	bl	80019a4 <prv_parse_float_number>
 8001efe:	eeb0 7a40 	vmov.f32	s14, s0
 8001f02:	eef0 7a60 	vmov.f32	s15, s1
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8001f0c:	e067      	b.n	8001fde <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001f14:	3b30      	subs	r3, #48	@ 0x30
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	461a      	mov	r2, r3
 8001f1a:	0092      	lsls	r2, r2, #2
 8001f1c:	4413      	add	r3, r2
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8001f28:	4413      	add	r3, r2
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	3b30      	subs	r3, #48	@ 0x30
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8001f3c:	3b30      	subs	r3, #48	@ 0x30
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	461a      	mov	r2, r3
 8001f42:	0092      	lsls	r2, r2, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8001f50:	4413      	add	r3, r2
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	3b30      	subs	r3, #48	@ 0x30
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8001f64:	3b30      	subs	r3, #48	@ 0x30
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	461a      	mov	r2, r3
 8001f6a:	0092      	lsls	r2, r2, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8001f78:	4413      	add	r3, r2
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	3b30      	subs	r3, #48	@ 0x30
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 8001f86:	e02a      	b.n	8001fde <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8001f88:	2100      	movs	r1, #0
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f7ff fd0a 	bl	80019a4 <prv_parse_float_number>
 8001f90:	eeb0 7a40 	vmov.f32	s14, s0
 8001f94:	eef0 7a60 	vmov.f32	s15, s1
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8001f9e:	e01e      	b.n	8001fde <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8001fa6:	2957      	cmp	r1, #87	@ 0x57
 8001fa8:	d004      	beq.n	8001fb4 <prv_parse_term+0x520>
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8001fb0:	2977      	cmp	r1, #119	@ 0x77
 8001fb2:	d113      	bne.n	8001fdc <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8001fb4:	6879      	ldr	r1, [r7, #4]
 8001fb6:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 8001fba:	4602      	mov	r2, r0
 8001fbc:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 8001fc6:	e009      	b.n	8001fdc <prv_parse_term+0x548>
                break;
 8001fc8:	bf00      	nop
 8001fca:	e008      	b.n	8001fde <prv_parse_term+0x54a>
                break;
 8001fcc:	bf00      	nop
 8001fce:	e006      	b.n	8001fde <prv_parse_term+0x54a>
                break;
 8001fd0:	bf00      	nop
 8001fd2:	e004      	b.n	8001fde <prv_parse_term+0x54a>
                break;
 8001fd4:	bf00      	nop
 8001fd6:	e002      	b.n	8001fde <prv_parse_term+0x54a>
            default:
                break;
 8001fd8:	bf00      	nop
 8001fda:	e000      	b.n	8001fde <prv_parse_term+0x54a>
                break;
 8001fdc:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8001fde:	2301      	movs	r3, #1
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fea:	bf00      	nop

08001fec <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001ffa:	2b2f      	cmp	r3, #47	@ 0x2f
 8001ffc:	d90d      	bls.n	800201a <prv_check_crc+0x2e>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002004:	2b39      	cmp	r3, #57	@ 0x39
 8002006:	d808      	bhi.n	800201a <prv_check_crc+0x2e>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800200e:	3b30      	subs	r3, #48	@ 0x30
 8002010:	b2db      	uxtb	r3, r3
 8002012:	b25b      	sxtb	r3, r3
 8002014:	011b      	lsls	r3, r3, #4
 8002016:	b25a      	sxtb	r2, r3
 8002018:	e026      	b.n	8002068 <prv_check_crc+0x7c>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002020:	2b60      	cmp	r3, #96	@ 0x60
 8002022:	d90d      	bls.n	8002040 <prv_check_crc+0x54>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800202a:	2b7a      	cmp	r3, #122	@ 0x7a
 800202c:	d808      	bhi.n	8002040 <prv_check_crc+0x54>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002034:	3b57      	subs	r3, #87	@ 0x57
 8002036:	b2db      	uxtb	r3, r3
 8002038:	b25b      	sxtb	r3, r3
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	b25a      	sxtb	r2, r3
 800203e:	e013      	b.n	8002068 <prv_check_crc+0x7c>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002046:	2b40      	cmp	r3, #64	@ 0x40
 8002048:	d90d      	bls.n	8002066 <prv_check_crc+0x7a>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002050:	2b5a      	cmp	r3, #90	@ 0x5a
 8002052:	d808      	bhi.n	8002066 <prv_check_crc+0x7a>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800205a:	3b37      	subs	r3, #55	@ 0x37
 800205c:	b2db      	uxtb	r3, r3
 800205e:	b25b      	sxtb	r3, r3
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	b25a      	sxtb	r2, r3
 8002064:	e000      	b.n	8002068 <prv_check_crc+0x7c>
 8002066:	2200      	movs	r2, #0
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800206e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002070:	d90c      	bls.n	800208c <prv_check_crc+0xa0>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002078:	2b39      	cmp	r3, #57	@ 0x39
 800207a:	d807      	bhi.n	800208c <prv_check_crc+0xa0>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002082:	b25b      	sxtb	r3, r3
 8002084:	f003 030f 	and.w	r3, r3, #15
 8002088:	b25b      	sxtb	r3, r3
 800208a:	e028      	b.n	80020de <prv_check_crc+0xf2>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002092:	2b60      	cmp	r3, #96	@ 0x60
 8002094:	d90e      	bls.n	80020b4 <prv_check_crc+0xc8>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800209c:	2b7a      	cmp	r3, #122	@ 0x7a
 800209e:	d809      	bhi.n	80020b4 <prv_check_crc+0xc8>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80020a6:	3b57      	subs	r3, #87	@ 0x57
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	f003 030f 	and.w	r3, r3, #15
 80020b0:	b25b      	sxtb	r3, r3
 80020b2:	e014      	b.n	80020de <prv_check_crc+0xf2>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80020ba:	2b40      	cmp	r3, #64	@ 0x40
 80020bc:	d90e      	bls.n	80020dc <prv_check_crc+0xf0>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80020c4:	2b5a      	cmp	r3, #90	@ 0x5a
 80020c6:	d809      	bhi.n	80020dc <prv_check_crc+0xf0>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80020ce:	3b37      	subs	r3, #55	@ 0x37
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	b25b      	sxtb	r3, r3
 80020d4:	f003 030f 	and.w	r3, r3, #15
 80020d8:	b25b      	sxtb	r3, r3
 80020da:	e000      	b.n	80020de <prv_check_crc+0xf2>
 80020dc:	2300      	movs	r3, #0
 80020de:	4313      	orrs	r3, r2
 80020e0:	b25b      	sxtb	r3, r3
 80020e2:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80020ea:	7bfa      	ldrb	r2, [r7, #15]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	bf0c      	ite	eq
 80020f0:	2301      	moveq	r3, #1
 80020f2:	2300      	movne	r3, #0
 80020f4:	b2db      	uxtb	r3, r3
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8002102:	b580      	push	{r7, lr}
 8002104:	b082      	sub	sp, #8
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002110:	2b01      	cmp	r3, #1
 8002112:	d136      	bne.n	8002182 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8002132:	6879      	ldr	r1, [r7, #4]
 8002134:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002180:	e061      	b.n	8002246 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002188:	2b02      	cmp	r3, #2
 800218a:	d121      	bne.n	80021d0 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	33a1      	adds	r3, #161	@ 0xa1
 80021c6:	220c      	movs	r2, #12
 80021c8:	4619      	mov	r1, r3
 80021ca:	f013 fbb6 	bl	801593a <memcpy>
 80021ce:	e03a      	b.n	8002246 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d106      	bne.n	80021e8 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80021e6:	e02e      	b.n	8002246 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d129      	bne.n	8002246 <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8002246:	2301      	movs	r3, #1
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8002258:	22b0      	movs	r2, #176	@ 0xb0
 800225a:	2100      	movs	r1, #0
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f013 fa70 	bl	8015742 <memset>
    return 1;
 8002262:	2301      	movs	r3, #1
}
 8002264:	4618      	mov	r0, r3
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 800227c:	e0ad      	b.n	80023da <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b24      	cmp	r3, #36	@ 0x24
 8002284:	d128      	bne.n	80022d8 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	3370      	adds	r3, #112	@ 0x70
 800228a:	2240      	movs	r2, #64	@ 0x40
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f013 fa57 	bl	8015742 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800229a:	2b0b      	cmp	r3, #11
 800229c:	f200 8097 	bhi.w	80023ce <lwgps_process+0x162>
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80022a6:	4619      	mov	r1, r3
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	781a      	ldrb	r2, [r3, #0]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	440b      	add	r3, r1
 80022b0:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80022ba:	3301      	adds	r3, #1
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80022ca:	461a      	mov	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4413      	add	r3, r2
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80022d6:	e07a      	b.n	80023ce <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	2b2c      	cmp	r3, #44	@ 0x2c
 80022de:	d11d      	bne.n	800231c <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7ff fbd7 	bl	8001a94 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	4053      	eors	r3, r2
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002310:	3301      	adds	r3, #1
 8002312:	b2da      	uxtb	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 800231a:	e058      	b.n	80023ce <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b2a      	cmp	r3, #42	@ 0x2a
 8002322:	d117      	bne.n	8002354 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f7ff fbb5 	bl	8001a94 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002348:	3301      	adds	r3, #1
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8002352:	e03c      	b.n	80023ce <lwgps_process+0x162>
        } else if (*d == '\r') {
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b0d      	cmp	r3, #13
 800235a:	d109      	bne.n	8002370 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f7ff fe45 	bl	8001fec <prv_check_crc>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d032      	beq.n	80023ce <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f7ff feca 	bl	8002102 <prv_copy_from_tmp_memory>
 800236e:	e02e      	b.n	80023ce <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002376:	2b00      	cmp	r3, #0
 8002378:	d109      	bne.n	800238e <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	4053      	eors	r3, r2
 8002386:	b2da      	uxtb	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002394:	2b0b      	cmp	r3, #11
 8002396:	d81a      	bhi.n	80023ce <lwgps_process+0x162>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800239e:	4619      	mov	r1, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	781a      	ldrb	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	440b      	add	r3, r1
 80023a8:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80023b2:	3301      	adds	r3, #1
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80023c2:	461a      	mov	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4413      	add	r3, r2
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	3301      	adds	r3, #1
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3b01      	subs	r3, #1
 80023d8:	607b      	str	r3, [r7, #4]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f47f af4e 	bne.w	800227e <lwgps_process+0x12>
        }
    }
    return 1;
 80023e2:	2301      	movs	r3, #1
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023f0:	f000 fcb2 	bl	8002d58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023f4:	f000 f83e 	bl	8002474 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023f8:	f7ff f878 	bl	80014ec <MX_GPIO_Init>
  MX_DMA_Init();
 80023fc:	f7fe fdf2 	bl	8000fe4 <MX_DMA_Init>
  MX_I2C1_Init();
 8002400:	f7ff f960 	bl	80016c4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8002404:	f7ff f9d4 	bl	80017b0 <MX_I2S3_Init>
  MX_SPI1_Init();
 8002408:	f000 f908 	bl	800261c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800240c:	f000 fb5c 	bl	8002ac8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  mag.Yapilandir();
 8002410:	4814      	ldr	r0, [pc, #80]	@ (8002464 <main+0x78>)
 8002412:	f009 ffa9 	bl	800c368 <_ZN3MAG10YapilandirEv>
  imu.Yapilandir();
 8002416:	4814      	ldr	r0, [pc, #80]	@ (8002468 <main+0x7c>)
 8002418:	f00a fa62 	bl	800c8e0 <_ZN3IMU10YapilandirEv>
  gps.Yapilandir();
 800241c:	4813      	ldr	r0, [pc, #76]	@ (800246c <main+0x80>)
 800241e:	f009 fb40 	bl	800baa2 <_ZN3GPS10YapilandirEv>
  HAL_Delay(1000);
 8002422:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002426:	f000 fcd9 	bl	8002ddc <HAL_Delay>
  GPIOD->ODR ^= GPIO_PIN_12;
 800242a:	4b11      	ldr	r3, [pc, #68]	@ (8002470 <main+0x84>)
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	4a10      	ldr	r2, [pc, #64]	@ (8002470 <main+0x84>)
 8002430:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002434:	6153      	str	r3, [r2, #20]
  mag.XveYKalibreEt();
 8002436:	480b      	ldr	r0, [pc, #44]	@ (8002464 <main+0x78>)
 8002438:	f009 fffb 	bl	800c432 <_ZN3MAG13XveYKalibreEtEv>
  GPIOD->ODR ^= GPIO_PIN_12;
 800243c:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <main+0x84>)
 800243e:	695b      	ldr	r3, [r3, #20]
 8002440:	4a0b      	ldr	r2, [pc, #44]	@ (8002470 <main+0x84>)
 8002442:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002446:	6153      	str	r3, [r2, #20]
  HAL_Delay(1000);
 8002448:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800244c:	f000 fcc6 	bl	8002ddc <HAL_Delay>
  imu.kalibreEt();
 8002450:	4805      	ldr	r0, [pc, #20]	@ (8002468 <main+0x7c>)
 8002452:	f00a fb75 	bl	800cb40 <_ZN3IMU9kalibreEtEv>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002456:	f7fe fe61 	bl	800111c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800245a:	f00d f86b 	bl	800f534 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 800245e:	bf00      	nop
 8002460:	e7fd      	b.n	800245e <main+0x72>
 8002462:	bf00      	nop
 8002464:	20000ca4 	.word	0x20000ca4
 8002468:	20000c18 	.word	0x20000c18
 800246c:	20000cc8 	.word	0x20000cc8
 8002470:	40020c00 	.word	0x40020c00

08002474 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b094      	sub	sp, #80	@ 0x50
 8002478:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800247a:	f107 0320 	add.w	r3, r7, #32
 800247e:	2230      	movs	r2, #48	@ 0x30
 8002480:	2100      	movs	r1, #0
 8002482:	4618      	mov	r0, r3
 8002484:	f013 f95d 	bl	8015742 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002488:	f107 030c 	add.w	r3, r7, #12
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002498:	2300      	movs	r3, #0
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	4b2d      	ldr	r3, [pc, #180]	@ (8002554 <_Z18SystemClock_Configv+0xe0>)
 800249e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a0:	4a2c      	ldr	r2, [pc, #176]	@ (8002554 <_Z18SystemClock_Configv+0xe0>)
 80024a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80024a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002554 <_Z18SystemClock_Configv+0xe0>)
 80024aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024b4:	2300      	movs	r3, #0
 80024b6:	607b      	str	r3, [r7, #4]
 80024b8:	4b27      	ldr	r3, [pc, #156]	@ (8002558 <_Z18SystemClock_Configv+0xe4>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a26      	ldr	r2, [pc, #152]	@ (8002558 <_Z18SystemClock_Configv+0xe4>)
 80024be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	4b24      	ldr	r3, [pc, #144]	@ (8002558 <_Z18SystemClock_Configv+0xe4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024cc:	607b      	str	r3, [r7, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024d0:	2301      	movs	r3, #1
 80024d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024da:	2302      	movs	r3, #2
 80024dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024e4:	2308      	movs	r3, #8
 80024e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80024e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80024ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024ee:	2302      	movs	r3, #2
 80024f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80024f2:	2307      	movs	r3, #7
 80024f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024f6:	f107 0320 	add.w	r3, r7, #32
 80024fa:	4618      	mov	r0, r3
 80024fc:	f005 fda4 	bl	8008048 <HAL_RCC_OscConfig>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	bf14      	ite	ne
 8002506:	2301      	movne	r3, #1
 8002508:	2300      	moveq	r3, #0
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <_Z18SystemClock_Configv+0xa0>
  {
    Error_Handler();
 8002510:	f000 f856 	bl	80025c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002514:	230f      	movs	r3, #15
 8002516:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002518:	2302      	movs	r3, #2
 800251a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002520:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002524:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002526:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800252a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	2105      	movs	r1, #5
 8002532:	4618      	mov	r0, r3
 8002534:	f006 f800 	bl	8008538 <HAL_RCC_ClockConfig>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	bf14      	ite	ne
 800253e:	2301      	movne	r3, #1
 8002540:	2300      	moveq	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 8002548:	f000 f83a 	bl	80025c0 <Error_Handler>
  }
}
 800254c:	bf00      	nop
 800254e:	3750      	adds	r7, #80	@ 0x50
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40023800 	.word	0x40023800
 8002558:	40007000 	.word	0x40007000

0800255c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a08      	ldr	r2, [pc, #32]	@ (800258c <HAL_UART_RxCpltCallback+0x30>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d102      	bne.n	8002574 <HAL_UART_RxCpltCallback+0x18>
	{
		gps.UartRxCpltCallback();
 800256e:	4808      	ldr	r0, [pc, #32]	@ (8002590 <HAL_UART_RxCpltCallback+0x34>)
 8002570:	f009 faad 	bl	800bace <_ZN3GPS18UartRxCpltCallbackEv>
	}

    if(huart->Instance == USART3)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a06      	ldr	r2, [pc, #24]	@ (8002594 <HAL_UART_RxCpltCallback+0x38>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d102      	bne.n	8002584 <HAL_UART_RxCpltCallback+0x28>
    {
    	ArayuzPaket.ArayuzDataAlveBayrakKaldir();
 800257e:	4806      	ldr	r0, [pc, #24]	@ (8002598 <HAL_UART_RxCpltCallback+0x3c>)
 8002580:	f00f fcda 	bl	8011f38 <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv>
    }
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40004400 	.word	0x40004400
 8002590:	20000cc8 	.word	0x20000cc8
 8002594:	40004800 	.word	0x40004800
 8002598:	20000e10 	.word	0x20000e10

0800259c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a04      	ldr	r2, [pc, #16]	@ (80025bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d101      	bne.n	80025b2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80025ae:	f000 fbf5 	bl	8002d9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40001000 	.word	0x40001000

080025c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c4:	b672      	cpsid	i
}
 80025c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <Error_Handler+0x8>

080025cc <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
IMU imu(&hi2c1);
 80025d0:	4908      	ldr	r1, [pc, #32]	@ (80025f4 <_Z41__static_initialization_and_destruction_0v+0x28>)
 80025d2:	4809      	ldr	r0, [pc, #36]	@ (80025f8 <_Z41__static_initialization_and_destruction_0v+0x2c>)
 80025d4:	f00a f950 	bl	800c878 <_ZN3IMUC1EP17I2C_HandleTypeDef>
MAG mag(&hi2c1);
 80025d8:	4906      	ldr	r1, [pc, #24]	@ (80025f4 <_Z41__static_initialization_and_destruction_0v+0x28>)
 80025da:	4808      	ldr	r0, [pc, #32]	@ (80025fc <_Z41__static_initialization_and_destruction_0v+0x30>)
 80025dc:	f009 fe98 	bl	800c310 <_ZN3MAGC1EP17I2C_HandleTypeDef>
GPS gps(&huart2);
 80025e0:	4907      	ldr	r1, [pc, #28]	@ (8002600 <_Z41__static_initialization_and_destruction_0v+0x34>)
 80025e2:	4808      	ldr	r0, [pc, #32]	@ (8002604 <_Z41__static_initialization_and_destruction_0v+0x38>)
 80025e4:	f009 fa3c 	bl	800ba60 <_ZN3GPSC1EP20__UART_HandleTypeDef>
Paket ArayuzPaket(&huart3);
 80025e8:	4907      	ldr	r1, [pc, #28]	@ (8002608 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 80025ea:	4808      	ldr	r0, [pc, #32]	@ (800260c <_Z41__static_initialization_and_destruction_0v+0x40>)
 80025ec:	f00f fa94 	bl	8011b18 <_ZN5PaketC1EP20__UART_HandleTypeDef>
}
 80025f0:	bf00      	nop
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20000b7c 	.word	0x20000b7c
 80025f8:	20000c18 	.word	0x20000c18
 80025fc:	20000ca4 	.word	0x20000ca4
 8002600:	20000fc4 	.word	0x20000fc4
 8002604:	20000cc8 	.word	0x20000cc8
 8002608:	2000100c 	.word	0x2000100c
 800260c:	20000e10 	.word	0x20000e10

08002610 <_GLOBAL__sub_I_imu>:
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
 8002614:	f7ff ffda 	bl	80025cc <_Z41__static_initialization_and_destruction_0v>
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002620:	4b17      	ldr	r3, [pc, #92]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002622:	4a18      	ldr	r2, [pc, #96]	@ (8002684 <MX_SPI1_Init+0x68>)
 8002624:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002626:	4b16      	ldr	r3, [pc, #88]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002628:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800262c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800262e:	4b14      	ldr	r3, [pc, #80]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002630:	2200      	movs	r2, #0
 8002632:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002634:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002636:	2200      	movs	r2, #0
 8002638:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800263a:	4b11      	ldr	r3, [pc, #68]	@ (8002680 <MX_SPI1_Init+0x64>)
 800263c:	2200      	movs	r2, #0
 800263e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002640:	4b0f      	ldr	r3, [pc, #60]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002642:	2200      	movs	r2, #0
 8002644:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002646:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800264c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800264e:	4b0c      	ldr	r3, [pc, #48]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002650:	2200      	movs	r2, #0
 8002652:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002654:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002656:	2200      	movs	r2, #0
 8002658:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800265a:	4b09      	ldr	r3, [pc, #36]	@ (8002680 <MX_SPI1_Init+0x64>)
 800265c:	2200      	movs	r2, #0
 800265e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002660:	4b07      	ldr	r3, [pc, #28]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002662:	2200      	movs	r2, #0
 8002664:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002666:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <MX_SPI1_Init+0x64>)
 8002668:	220a      	movs	r2, #10
 800266a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800266c:	4804      	ldr	r0, [pc, #16]	@ (8002680 <MX_SPI1_Init+0x64>)
 800266e:	f006 faf7 	bl	8008c60 <HAL_SPI_Init>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002678:	f7ff ffa2 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800267c:	bf00      	nop
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20000f20 	.word	0x20000f20
 8002684:	40013000 	.word	0x40013000

08002688 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08a      	sub	sp, #40	@ 0x28
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a19      	ldr	r2, [pc, #100]	@ (800270c <HAL_SPI_MspInit+0x84>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d12b      	bne.n	8002702 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	613b      	str	r3, [r7, #16]
 80026ae:	4b18      	ldr	r3, [pc, #96]	@ (8002710 <HAL_SPI_MspInit+0x88>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b2:	4a17      	ldr	r2, [pc, #92]	@ (8002710 <HAL_SPI_MspInit+0x88>)
 80026b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ba:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <HAL_SPI_MspInit+0x88>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <HAL_SPI_MspInit+0x88>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	4a10      	ldr	r2, [pc, #64]	@ (8002710 <HAL_SPI_MspInit+0x88>)
 80026d0:	f043 0301 	orr.w	r3, r3, #1
 80026d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002710 <HAL_SPI_MspInit+0x88>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80026e2:	23e0      	movs	r3, #224	@ 0xe0
 80026e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e6:	2302      	movs	r3, #2
 80026e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ee:	2300      	movs	r3, #0
 80026f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026f2:	2305      	movs	r3, #5
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f6:	f107 0314 	add.w	r3, r7, #20
 80026fa:	4619      	mov	r1, r3
 80026fc:	4805      	ldr	r0, [pc, #20]	@ (8002714 <HAL_SPI_MspInit+0x8c>)
 80026fe:	f001 f875 	bl	80037ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002702:	bf00      	nop
 8002704:	3728      	adds	r7, #40	@ 0x28
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40013000 	.word	0x40013000
 8002710:	40023800 	.word	0x40023800
 8002714:	40020000 	.word	0x40020000

08002718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	607b      	str	r3, [r7, #4]
 8002722:	4b12      	ldr	r3, [pc, #72]	@ (800276c <HAL_MspInit+0x54>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	4a11      	ldr	r2, [pc, #68]	@ (800276c <HAL_MspInit+0x54>)
 8002728:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800272c:	6453      	str	r3, [r2, #68]	@ 0x44
 800272e:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <HAL_MspInit+0x54>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002736:	607b      	str	r3, [r7, #4]
 8002738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	603b      	str	r3, [r7, #0]
 800273e:	4b0b      	ldr	r3, [pc, #44]	@ (800276c <HAL_MspInit+0x54>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	4a0a      	ldr	r2, [pc, #40]	@ (800276c <HAL_MspInit+0x54>)
 8002744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002748:	6413      	str	r3, [r2, #64]	@ 0x40
 800274a:	4b08      	ldr	r3, [pc, #32]	@ (800276c <HAL_MspInit+0x54>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002752:	603b      	str	r3, [r7, #0]
 8002754:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002756:	2200      	movs	r2, #0
 8002758:	210f      	movs	r1, #15
 800275a:	f06f 0001 	mvn.w	r0, #1
 800275e:	f000 fc19 	bl	8002f94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40023800 	.word	0x40023800

08002770 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08e      	sub	sp, #56	@ 0x38
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002780:	2300      	movs	r3, #0
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	4b33      	ldr	r3, [pc, #204]	@ (8002854 <HAL_InitTick+0xe4>)
 8002786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002788:	4a32      	ldr	r2, [pc, #200]	@ (8002854 <HAL_InitTick+0xe4>)
 800278a:	f043 0310 	orr.w	r3, r3, #16
 800278e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002790:	4b30      	ldr	r3, [pc, #192]	@ (8002854 <HAL_InitTick+0xe4>)
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	f003 0310 	and.w	r3, r3, #16
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800279c:	f107 0210 	add.w	r2, r7, #16
 80027a0:	f107 0314 	add.w	r3, r7, #20
 80027a4:	4611      	mov	r1, r2
 80027a6:	4618      	mov	r0, r3
 80027a8:	f006 f8e6 	bl	8008978 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80027b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d103      	bne.n	80027be <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80027b6:	f006 f8b7 	bl	8008928 <HAL_RCC_GetPCLK1Freq>
 80027ba:	6378      	str	r0, [r7, #52]	@ 0x34
 80027bc:	e004      	b.n	80027c8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80027be:	f006 f8b3 	bl	8008928 <HAL_RCC_GetPCLK1Freq>
 80027c2:	4603      	mov	r3, r0
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80027c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ca:	4a23      	ldr	r2, [pc, #140]	@ (8002858 <HAL_InitTick+0xe8>)
 80027cc:	fba2 2303 	umull	r2, r3, r2, r3
 80027d0:	0c9b      	lsrs	r3, r3, #18
 80027d2:	3b01      	subs	r3, #1
 80027d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80027d6:	4b21      	ldr	r3, [pc, #132]	@ (800285c <HAL_InitTick+0xec>)
 80027d8:	4a21      	ldr	r2, [pc, #132]	@ (8002860 <HAL_InitTick+0xf0>)
 80027da:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80027dc:	4b1f      	ldr	r3, [pc, #124]	@ (800285c <HAL_InitTick+0xec>)
 80027de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80027e2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80027e4:	4a1d      	ldr	r2, [pc, #116]	@ (800285c <HAL_InitTick+0xec>)
 80027e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80027ea:	4b1c      	ldr	r3, [pc, #112]	@ (800285c <HAL_InitTick+0xec>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f0:	4b1a      	ldr	r3, [pc, #104]	@ (800285c <HAL_InitTick+0xec>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f6:	4b19      	ldr	r3, [pc, #100]	@ (800285c <HAL_InitTick+0xec>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80027fc:	4817      	ldr	r0, [pc, #92]	@ (800285c <HAL_InitTick+0xec>)
 80027fe:	f006 fab8 	bl	8008d72 <HAL_TIM_Base_Init>
 8002802:	4603      	mov	r3, r0
 8002804:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002808:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800280c:	2b00      	cmp	r3, #0
 800280e:	d11b      	bne.n	8002848 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002810:	4812      	ldr	r0, [pc, #72]	@ (800285c <HAL_InitTick+0xec>)
 8002812:	f006 fb07 	bl	8008e24 <HAL_TIM_Base_Start_IT>
 8002816:	4603      	mov	r3, r0
 8002818:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800281c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002820:	2b00      	cmp	r3, #0
 8002822:	d111      	bne.n	8002848 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002824:	2036      	movs	r0, #54	@ 0x36
 8002826:	f000 fbd1 	bl	8002fcc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b0f      	cmp	r3, #15
 800282e:	d808      	bhi.n	8002842 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002830:	2200      	movs	r2, #0
 8002832:	6879      	ldr	r1, [r7, #4]
 8002834:	2036      	movs	r0, #54	@ 0x36
 8002836:	f000 fbad 	bl	8002f94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800283a:	4a0a      	ldr	r2, [pc, #40]	@ (8002864 <HAL_InitTick+0xf4>)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	e002      	b.n	8002848 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002848:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800284c:	4618      	mov	r0, r3
 800284e:	3738      	adds	r7, #56	@ 0x38
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40023800 	.word	0x40023800
 8002858:	431bde83 	.word	0x431bde83
 800285c:	20000f78 	.word	0x20000f78
 8002860:	40001000 	.word	0x40001000
 8002864:	20000004 	.word	0x20000004

08002868 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800286c:	bf00      	nop
 800286e:	e7fd      	b.n	800286c <NMI_Handler+0x4>

08002870 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002874:	bf00      	nop
 8002876:	e7fd      	b.n	8002874 <HardFault_Handler+0x4>

08002878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800287c:	bf00      	nop
 800287e:	e7fd      	b.n	800287c <MemManage_Handler+0x4>

08002880 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002884:	bf00      	nop
 8002886:	e7fd      	b.n	8002884 <BusFault_Handler+0x4>

08002888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800288c:	bf00      	nop
 800288e:	e7fd      	b.n	800288c <UsageFault_Handler+0x4>

08002890 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
	...

080028a0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80028a4:	4802      	ldr	r0, [pc, #8]	@ (80028b0 <DMA1_Stream1_IRQHandler+0x10>)
 80028a6:	f000 fd37 	bl	8003318 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20001054 	.word	0x20001054

080028b4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80028b8:	4802      	ldr	r0, [pc, #8]	@ (80028c4 <DMA1_Stream3_IRQHandler+0x10>)
 80028ba:	f000 fd2d 	bl	8003318 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	200010b4 	.word	0x200010b4

080028c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028cc:	4802      	ldr	r0, [pc, #8]	@ (80028d8 <USART2_IRQHandler+0x10>)
 80028ce:	f006 fe11 	bl	80094f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000fc4 	.word	0x20000fc4

080028dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80028e0:	4802      	ldr	r0, [pc, #8]	@ (80028ec <USART3_IRQHandler+0x10>)
 80028e2:	f006 fe07 	bl	80094f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	2000100c 	.word	0x2000100c

080028f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80028f4:	4802      	ldr	r0, [pc, #8]	@ (8002900 <TIM6_DAC_IRQHandler+0x10>)
 80028f6:	f006 fb05 	bl	8008f04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20000f78 	.word	0x20000f78

08002904 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002908:	4802      	ldr	r0, [pc, #8]	@ (8002914 <OTG_FS_IRQHandler+0x10>)
 800290a:	f001 fc05 	bl	8004118 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20006654 	.word	0x20006654

08002918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return 1;
 800291c:	2301      	movs	r3, #1
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <_kill>:

int _kill(int pid, int sig)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002932:	f012 ffd5 	bl	80158e0 <__errno>
 8002936:	4603      	mov	r3, r0
 8002938:	2216      	movs	r2, #22
 800293a:	601a      	str	r2, [r3, #0]
  return -1;
 800293c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002940:	4618      	mov	r0, r3
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <_exit>:

void _exit (int status)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ffe7 	bl	8002928 <_kill>
  while (1) {}    /* Make sure we hang here */
 800295a:	bf00      	nop
 800295c:	e7fd      	b.n	800295a <_exit+0x12>

0800295e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	e00a      	b.n	8002986 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002970:	f3af 8000 	nop.w
 8002974:	4601      	mov	r1, r0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	60ba      	str	r2, [r7, #8]
 800297c:	b2ca      	uxtb	r2, r1
 800297e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3301      	adds	r3, #1
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	dbf0      	blt.n	8002970 <_read+0x12>
  }

  return len;
 800298e:	687b      	ldr	r3, [r7, #4]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	e009      	b.n	80029be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	1c5a      	adds	r2, r3, #1
 80029ae:	60ba      	str	r2, [r7, #8]
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	3301      	adds	r3, #1
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	dbf1      	blt.n	80029aa <_write+0x12>
  }
  return len;
 80029c6:	687b      	ldr	r3, [r7, #4]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <_close>:

int _close(int file)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029dc:	4618      	mov	r0, r3
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029f8:	605a      	str	r2, [r3, #4]
  return 0;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <_isatty>:

int _isatty(int file)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a10:	2301      	movs	r3, #1
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b085      	sub	sp, #20
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a40:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <_sbrk+0x5c>)
 8002a42:	4b15      	ldr	r3, [pc, #84]	@ (8002a98 <_sbrk+0x60>)
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a4c:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <_sbrk+0x64>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d102      	bne.n	8002a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a54:	4b11      	ldr	r3, [pc, #68]	@ (8002a9c <_sbrk+0x64>)
 8002a56:	4a12      	ldr	r2, [pc, #72]	@ (8002aa0 <_sbrk+0x68>)
 8002a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a5a:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <_sbrk+0x64>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4413      	add	r3, r2
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d207      	bcs.n	8002a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a68:	f012 ff3a 	bl	80158e0 <__errno>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	220c      	movs	r2, #12
 8002a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
 8002a76:	e009      	b.n	8002a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a78:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <_sbrk+0x64>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a7e:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <_sbrk+0x64>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4413      	add	r3, r2
 8002a86:	4a05      	ldr	r2, [pc, #20]	@ (8002a9c <_sbrk+0x64>)
 8002a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20020000 	.word	0x20020000
 8002a98:	00000400 	.word	0x00000400
 8002a9c:	20000fc0 	.word	0x20000fc0
 8002aa0:	20006b80 	.word	0x20006b80

08002aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aa8:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <SystemInit+0x20>)
 8002aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aae:	4a05      	ldr	r2, [pc, #20]	@ (8002ac4 <SystemInit+0x20>)
 8002ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ace:	4a12      	ldr	r2, [pc, #72]	@ (8002b18 <MX_USART3_UART_Init+0x50>)
 8002ad0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ad8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ada:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002aec:	4b09      	ldr	r3, [pc, #36]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002aee:	220c      	movs	r2, #12
 8002af0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002af2:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002af8:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002afe:	4805      	ldr	r0, [pc, #20]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002b00:	f006 fbd2 	bl	80092a8 <HAL_UART_Init>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002b0a:	f7ff fd59 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	2000100c 	.word	0x2000100c
 8002b18:	40004800 	.word	0x40004800

08002b1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08c      	sub	sp, #48	@ 0x30
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b24:	f107 031c 	add.w	r3, r7, #28
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	605a      	str	r2, [r3, #4]
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	60da      	str	r2, [r3, #12]
 8002b32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a69      	ldr	r2, [pc, #420]	@ (8002ce0 <HAL_UART_MspInit+0x1c4>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d134      	bne.n	8002ba8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
 8002b42:	4b68      	ldr	r3, [pc, #416]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	4a67      	ldr	r2, [pc, #412]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b4e:	4b65      	ldr	r3, [pc, #404]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b56:	61bb      	str	r3, [r7, #24]
 8002b58:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	4b61      	ldr	r3, [pc, #388]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	4a60      	ldr	r2, [pc, #384]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6a:	4b5e      	ldr	r3, [pc, #376]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b76:	230c      	movs	r3, #12
 8002b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b82:	2303      	movs	r3, #3
 8002b84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b86:	2307      	movs	r3, #7
 8002b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8a:	f107 031c 	add.w	r3, r7, #28
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4855      	ldr	r0, [pc, #340]	@ (8002ce8 <HAL_UART_MspInit+0x1cc>)
 8002b92:	f000 fe2b 	bl	80037ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002b96:	2200      	movs	r2, #0
 8002b98:	2105      	movs	r1, #5
 8002b9a:	2026      	movs	r0, #38	@ 0x26
 8002b9c:	f000 f9fa 	bl	8002f94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ba0:	2026      	movs	r0, #38	@ 0x26
 8002ba2:	f000 fa13 	bl	8002fcc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002ba6:	e097      	b.n	8002cd8 <HAL_UART_MspInit+0x1bc>
  else if(uartHandle->Instance==USART3)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a4f      	ldr	r2, [pc, #316]	@ (8002cec <HAL_UART_MspInit+0x1d0>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	f040 8092 	bne.w	8002cd8 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbc:	4a49      	ldr	r2, [pc, #292]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002bbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc4:	4b47      	ldr	r3, [pc, #284]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	4b43      	ldr	r3, [pc, #268]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd8:	4a42      	ldr	r2, [pc, #264]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002bda:	f043 0308 	orr.w	r3, r3, #8
 8002bde:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be0:	4b40      	ldr	r3, [pc, #256]	@ (8002ce4 <HAL_UART_MspInit+0x1c8>)
 8002be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002bec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002bfe:	2307      	movs	r3, #7
 8002c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c02:	f107 031c 	add.w	r3, r7, #28
 8002c06:	4619      	mov	r1, r3
 8002c08:	4839      	ldr	r0, [pc, #228]	@ (8002cf0 <HAL_UART_MspInit+0x1d4>)
 8002c0a:	f000 fdef 	bl	80037ec <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002c0e:	4b39      	ldr	r3, [pc, #228]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c10:	4a39      	ldr	r2, [pc, #228]	@ (8002cf8 <HAL_UART_MspInit+0x1dc>)
 8002c12:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002c14:	4b37      	ldr	r3, [pc, #220]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c16:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c1a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c1c:	4b35      	ldr	r3, [pc, #212]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c22:	4b34      	ldr	r3, [pc, #208]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c28:	4b32      	ldr	r3, [pc, #200]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c2e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c30:	4b30      	ldr	r3, [pc, #192]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c36:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002c3c:	4b2d      	ldr	r3, [pc, #180]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c42:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c44:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c4a:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002c50:	4828      	ldr	r0, [pc, #160]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c52:	f000 f9c9 	bl	8002fe8 <HAL_DMA_Init>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_UART_MspInit+0x144>
      Error_Handler();
 8002c5c:	f7ff fcb0 	bl	80025c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c66:	4a23      	ldr	r2, [pc, #140]	@ (8002cf4 <HAL_UART_MspInit+0x1d8>)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002c6c:	4b23      	ldr	r3, [pc, #140]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c6e:	4a24      	ldr	r2, [pc, #144]	@ (8002d00 <HAL_UART_MspInit+0x1e4>)
 8002c70:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002c72:	4b22      	ldr	r3, [pc, #136]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c78:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c7a:	4b20      	ldr	r3, [pc, #128]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c7c:	2240      	movs	r2, #64	@ 0x40
 8002c7e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c80:	4b1e      	ldr	r3, [pc, #120]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c86:	4b1d      	ldr	r3, [pc, #116]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c8c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c94:	4b19      	ldr	r3, [pc, #100]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002c9a:	4b18      	ldr	r3, [pc, #96]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ca0:	4b16      	ldr	r3, [pc, #88]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ca6:	4b15      	ldr	r3, [pc, #84]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002cac:	4813      	ldr	r0, [pc, #76]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002cae:	f000 f99b 	bl	8002fe8 <HAL_DMA_Init>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8002cb8:	f7ff fc82 	bl	80025c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002cc0:	639a      	str	r2, [r3, #56]	@ 0x38
 8002cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <HAL_UART_MspInit+0x1e0>)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002cc8:	2200      	movs	r2, #0
 8002cca:	2105      	movs	r1, #5
 8002ccc:	2027      	movs	r0, #39	@ 0x27
 8002cce:	f000 f961 	bl	8002f94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002cd2:	2027      	movs	r0, #39	@ 0x27
 8002cd4:	f000 f97a 	bl	8002fcc <HAL_NVIC_EnableIRQ>
}
 8002cd8:	bf00      	nop
 8002cda:	3730      	adds	r7, #48	@ 0x30
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40004400 	.word	0x40004400
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40020000 	.word	0x40020000
 8002cec:	40004800 	.word	0x40004800
 8002cf0:	40020c00 	.word	0x40020c00
 8002cf4:	20001054 	.word	0x20001054
 8002cf8:	40026028 	.word	0x40026028
 8002cfc:	200010b4 	.word	0x200010b4
 8002d00:	40026058 	.word	0x40026058

08002d04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002d08:	f7ff fecc 	bl	8002aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d0c:	480c      	ldr	r0, [pc, #48]	@ (8002d40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d0e:	490d      	ldr	r1, [pc, #52]	@ (8002d44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d10:	4a0d      	ldr	r2, [pc, #52]	@ (8002d48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d14:	e002      	b.n	8002d1c <LoopCopyDataInit>

08002d16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d1a:	3304      	adds	r3, #4

08002d1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d20:	d3f9      	bcc.n	8002d16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d22:	4a0a      	ldr	r2, [pc, #40]	@ (8002d4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d24:	4c0a      	ldr	r4, [pc, #40]	@ (8002d50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d28:	e001      	b.n	8002d2e <LoopFillZerobss>

08002d2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d2c:	3204      	adds	r2, #4

08002d2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d30:	d3fb      	bcc.n	8002d2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d32:	f012 fddb 	bl	80158ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d36:	f7ff fb59 	bl	80023ec <main>
  bx  lr    
 8002d3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d44:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002d48:	08017bd4 	.word	0x08017bd4
  ldr r2, =_sbss
 8002d4c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002d50:	20006b80 	.word	0x20006b80

08002d54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d54:	e7fe      	b.n	8002d54 <ADC_IRQHandler>
	...

08002d58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d98 <HAL_Init+0x40>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a0d      	ldr	r2, [pc, #52]	@ (8002d98 <HAL_Init+0x40>)
 8002d62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d68:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <HAL_Init+0x40>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d98 <HAL_Init+0x40>)
 8002d6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d74:	4b08      	ldr	r3, [pc, #32]	@ (8002d98 <HAL_Init+0x40>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a07      	ldr	r2, [pc, #28]	@ (8002d98 <HAL_Init+0x40>)
 8002d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d80:	2003      	movs	r0, #3
 8002d82:	f000 f8fc 	bl	8002f7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d86:	200f      	movs	r0, #15
 8002d88:	f7ff fcf2 	bl	8002770 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d8c:	f7ff fcc4 	bl	8002718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	40023c00 	.word	0x40023c00

08002d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002da0:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <HAL_IncTick+0x20>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b06      	ldr	r3, [pc, #24]	@ (8002dc0 <HAL_IncTick+0x24>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4413      	add	r3, r2
 8002dac:	4a04      	ldr	r2, [pc, #16]	@ (8002dc0 <HAL_IncTick+0x24>)
 8002dae:	6013      	str	r3, [r2, #0]
}
 8002db0:	bf00      	nop
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	20000008 	.word	0x20000008
 8002dc0:	20001114 	.word	0x20001114

08002dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc8:	4b03      	ldr	r3, [pc, #12]	@ (8002dd8 <HAL_GetTick+0x14>)
 8002dca:	681b      	ldr	r3, [r3, #0]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20001114 	.word	0x20001114

08002ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002de4:	f7ff ffee 	bl	8002dc4 <HAL_GetTick>
 8002de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df4:	d005      	beq.n	8002e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002df6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <HAL_Delay+0x44>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4413      	add	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e02:	bf00      	nop
 8002e04:	f7ff ffde 	bl	8002dc4 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d8f7      	bhi.n	8002e04 <HAL_Delay+0x28>
  {
  }
}
 8002e14:	bf00      	nop
 8002e16:	bf00      	nop
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000008 	.word	0x20000008

08002e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e34:	4b0c      	ldr	r3, [pc, #48]	@ (8002e68 <__NVIC_SetPriorityGrouping+0x44>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e40:	4013      	ands	r3, r2
 8002e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e56:	4a04      	ldr	r2, [pc, #16]	@ (8002e68 <__NVIC_SetPriorityGrouping+0x44>)
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	60d3      	str	r3, [r2, #12]
}
 8002e5c:	bf00      	nop
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000ed00 	.word	0xe000ed00

08002e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e70:	4b04      	ldr	r3, [pc, #16]	@ (8002e84 <__NVIC_GetPriorityGrouping+0x18>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	0a1b      	lsrs	r3, r3, #8
 8002e76:	f003 0307 	and.w	r3, r3, #7
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	e000ed00 	.word	0xe000ed00

08002e88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	db0b      	blt.n	8002eb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	f003 021f 	and.w	r2, r3, #31
 8002ea0:	4907      	ldr	r1, [pc, #28]	@ (8002ec0 <__NVIC_EnableIRQ+0x38>)
 8002ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8002eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000e100 	.word	0xe000e100

08002ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	6039      	str	r1, [r7, #0]
 8002ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	db0a      	blt.n	8002eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	490c      	ldr	r1, [pc, #48]	@ (8002f10 <__NVIC_SetPriority+0x4c>)
 8002ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee2:	0112      	lsls	r2, r2, #4
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eec:	e00a      	b.n	8002f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	4908      	ldr	r1, [pc, #32]	@ (8002f14 <__NVIC_SetPriority+0x50>)
 8002ef4:	79fb      	ldrb	r3, [r7, #7]
 8002ef6:	f003 030f 	and.w	r3, r3, #15
 8002efa:	3b04      	subs	r3, #4
 8002efc:	0112      	lsls	r2, r2, #4
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	440b      	add	r3, r1
 8002f02:	761a      	strb	r2, [r3, #24]
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	e000e100 	.word	0xe000e100
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b089      	sub	sp, #36	@ 0x24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 0307 	and.w	r3, r3, #7
 8002f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f1c3 0307 	rsb	r3, r3, #7
 8002f32:	2b04      	cmp	r3, #4
 8002f34:	bf28      	it	cs
 8002f36:	2304      	movcs	r3, #4
 8002f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	2b06      	cmp	r3, #6
 8002f40:	d902      	bls.n	8002f48 <NVIC_EncodePriority+0x30>
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	3b03      	subs	r3, #3
 8002f46:	e000      	b.n	8002f4a <NVIC_EncodePriority+0x32>
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	43da      	mvns	r2, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f60:	f04f 31ff 	mov.w	r1, #4294967295
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6a:	43d9      	mvns	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f70:	4313      	orrs	r3, r2
         );
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3724      	adds	r7, #36	@ 0x24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff ff4c 	bl	8002e24 <__NVIC_SetPriorityGrouping>
}
 8002f8c:	bf00      	nop
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
 8002fa0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa6:	f7ff ff61 	bl	8002e6c <__NVIC_GetPriorityGrouping>
 8002faa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	68b9      	ldr	r1, [r7, #8]
 8002fb0:	6978      	ldr	r0, [r7, #20]
 8002fb2:	f7ff ffb1 	bl	8002f18 <NVIC_EncodePriority>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff ff80 	bl	8002ec4 <__NVIC_SetPriority>
}
 8002fc4:	bf00      	nop
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff ff54 	bl	8002e88 <__NVIC_EnableIRQ>
}
 8002fe0:	bf00      	nop
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ff4:	f7ff fee6 	bl	8002dc4 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e099      	b.n	8003138 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f022 0201 	bic.w	r2, r2, #1
 8003022:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003024:	e00f      	b.n	8003046 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003026:	f7ff fecd 	bl	8002dc4 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b05      	cmp	r3, #5
 8003032:	d908      	bls.n	8003046 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2220      	movs	r2, #32
 8003038:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2203      	movs	r2, #3
 800303e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e078      	b.n	8003138 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e8      	bne.n	8003026 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	4b38      	ldr	r3, [pc, #224]	@ (8003140 <HAL_DMA_Init+0x158>)
 8003060:	4013      	ands	r3, r2
 8003062:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003072:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800307e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800308a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	4313      	orrs	r3, r2
 8003096:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	2b04      	cmp	r3, #4
 800309e:	d107      	bne.n	80030b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a8:	4313      	orrs	r3, r2
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	697a      	ldr	r2, [r7, #20]
 80030b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	f023 0307 	bic.w	r3, r3, #7
 80030c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d117      	bne.n	800310a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00e      	beq.n	800310a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 fb01 	bl	80036f4 <DMA_CheckFifoParam>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d008      	beq.n	800310a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2240      	movs	r2, #64	@ 0x40
 80030fc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003106:	2301      	movs	r3, #1
 8003108:	e016      	b.n	8003138 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 fab8 	bl	8003688 <DMA_CalcBaseAndBitshift>
 8003118:	4603      	mov	r3, r0
 800311a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003120:	223f      	movs	r2, #63	@ 0x3f
 8003122:	409a      	lsls	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	f010803f 	.word	0xf010803f

08003144 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003162:	2b01      	cmp	r3, #1
 8003164:	d101      	bne.n	800316a <HAL_DMA_Start_IT+0x26>
 8003166:	2302      	movs	r3, #2
 8003168:	e040      	b.n	80031ec <HAL_DMA_Start_IT+0xa8>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d12f      	bne.n	80031de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2202      	movs	r2, #2
 8003182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 fa4a 	bl	800362c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800319c:	223f      	movs	r2, #63	@ 0x3f
 800319e:	409a      	lsls	r2, r3
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0216 	orr.w	r2, r2, #22
 80031b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d007      	beq.n	80031cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0208 	orr.w	r2, r2, #8
 80031ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]
 80031dc:	e005      	b.n	80031ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031e6:	2302      	movs	r3, #2
 80031e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003200:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003202:	f7ff fddf 	bl	8002dc4 <HAL_GetTick>
 8003206:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d008      	beq.n	8003226 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2280      	movs	r2, #128	@ 0x80
 8003218:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e052      	b.n	80032cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0216 	bic.w	r2, r2, #22
 8003234:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	695a      	ldr	r2, [r3, #20]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003244:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324a:	2b00      	cmp	r3, #0
 800324c:	d103      	bne.n	8003256 <HAL_DMA_Abort+0x62>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003252:	2b00      	cmp	r3, #0
 8003254:	d007      	beq.n	8003266 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0208 	bic.w	r2, r2, #8
 8003264:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0201 	bic.w	r2, r2, #1
 8003274:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003276:	e013      	b.n	80032a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003278:	f7ff fda4 	bl	8002dc4 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b05      	cmp	r3, #5
 8003284:	d90c      	bls.n	80032a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2220      	movs	r2, #32
 800328a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2203      	movs	r2, #3
 8003290:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e015      	b.n	80032cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1e4      	bne.n	8003278 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b2:	223f      	movs	r2, #63	@ 0x3f
 80032b4:	409a      	lsls	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d004      	beq.n	80032f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2280      	movs	r2, #128	@ 0x80
 80032ec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e00c      	b.n	800330c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2205      	movs	r2, #5
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003324:	4b8e      	ldr	r3, [pc, #568]	@ (8003560 <HAL_DMA_IRQHandler+0x248>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a8e      	ldr	r2, [pc, #568]	@ (8003564 <HAL_DMA_IRQHandler+0x24c>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	0a9b      	lsrs	r3, r3, #10
 8003330:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003336:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003342:	2208      	movs	r2, #8
 8003344:	409a      	lsls	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	4013      	ands	r3, r2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d01a      	beq.n	8003384 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d013      	beq.n	8003384 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0204 	bic.w	r2, r2, #4
 800336a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003370:	2208      	movs	r2, #8
 8003372:	409a      	lsls	r2, r3
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337c:	f043 0201 	orr.w	r2, r3, #1
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003388:	2201      	movs	r2, #1
 800338a:	409a      	lsls	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4013      	ands	r3, r2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d012      	beq.n	80033ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00b      	beq.n	80033ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a6:	2201      	movs	r2, #1
 80033a8:	409a      	lsls	r2, r3
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b2:	f043 0202 	orr.w	r2, r3, #2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033be:	2204      	movs	r2, #4
 80033c0:	409a      	lsls	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d012      	beq.n	80033f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00b      	beq.n	80033f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033dc:	2204      	movs	r2, #4
 80033de:	409a      	lsls	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e8:	f043 0204 	orr.w	r2, r3, #4
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f4:	2210      	movs	r2, #16
 80033f6:	409a      	lsls	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4013      	ands	r3, r2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d043      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b00      	cmp	r3, #0
 800340c:	d03c      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003412:	2210      	movs	r2, #16
 8003414:	409a      	lsls	r2, r3
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d018      	beq.n	800345a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d108      	bne.n	8003448 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d024      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	4798      	blx	r3
 8003446:	e01f      	b.n	8003488 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344c:	2b00      	cmp	r3, #0
 800344e:	d01b      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	4798      	blx	r3
 8003458:	e016      	b.n	8003488 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003464:	2b00      	cmp	r3, #0
 8003466:	d107      	bne.n	8003478 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0208 	bic.w	r2, r2, #8
 8003476:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348c:	2220      	movs	r2, #32
 800348e:	409a      	lsls	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 808f 	beq.w	80035b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0310 	and.w	r3, r3, #16
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 8087 	beq.w	80035b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ae:	2220      	movs	r2, #32
 80034b0:	409a      	lsls	r2, r3
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b05      	cmp	r3, #5
 80034c0:	d136      	bne.n	8003530 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0216 	bic.w	r2, r2, #22
 80034d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	695a      	ldr	r2, [r3, #20]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d103      	bne.n	80034f2 <HAL_DMA_IRQHandler+0x1da>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d007      	beq.n	8003502 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0208 	bic.w	r2, r2, #8
 8003500:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003506:	223f      	movs	r2, #63	@ 0x3f
 8003508:	409a      	lsls	r2, r3
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003522:	2b00      	cmp	r3, #0
 8003524:	d07e      	beq.n	8003624 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	4798      	blx	r3
        }
        return;
 800352e:	e079      	b.n	8003624 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d01d      	beq.n	800357a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10d      	bne.n	8003568 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003550:	2b00      	cmp	r3, #0
 8003552:	d031      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
 800355c:	e02c      	b.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
 800355e:	bf00      	nop
 8003560:	20000000 	.word	0x20000000
 8003564:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356c:	2b00      	cmp	r3, #0
 800356e:	d023      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	4798      	blx	r3
 8003578:	e01e      	b.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10f      	bne.n	80035a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0210 	bic.w	r2, r2, #16
 8003596:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d032      	beq.n	8003626 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d022      	beq.n	8003612 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2205      	movs	r2, #5
 80035d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	3301      	adds	r3, #1
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d307      	bcc.n	8003600 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f2      	bne.n	80035e4 <HAL_DMA_IRQHandler+0x2cc>
 80035fe:	e000      	b.n	8003602 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003600:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003616:	2b00      	cmp	r3, #0
 8003618:	d005      	beq.n	8003626 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
 8003622:	e000      	b.n	8003626 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003624:	bf00      	nop
    }
  }
}
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003648:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b40      	cmp	r3, #64	@ 0x40
 8003658:	d108      	bne.n	800366c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800366a:	e007      	b.n	800367c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	60da      	str	r2, [r3, #12]
}
 800367c:	bf00      	nop
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	3b10      	subs	r3, #16
 8003698:	4a14      	ldr	r2, [pc, #80]	@ (80036ec <DMA_CalcBaseAndBitshift+0x64>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	091b      	lsrs	r3, r3, #4
 80036a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036a2:	4a13      	ldr	r2, [pc, #76]	@ (80036f0 <DMA_CalcBaseAndBitshift+0x68>)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4413      	add	r3, r2
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	461a      	mov	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d909      	bls.n	80036ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036be:	f023 0303 	bic.w	r3, r3, #3
 80036c2:	1d1a      	adds	r2, r3, #4
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80036c8:	e007      	b.n	80036da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036d2:	f023 0303 	bic.w	r3, r3, #3
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	aaaaaaab 	.word	0xaaaaaaab
 80036f0:	08017574 	.word	0x08017574

080036f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036fc:	2300      	movs	r3, #0
 80036fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003704:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d11f      	bne.n	800374e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b03      	cmp	r3, #3
 8003712:	d856      	bhi.n	80037c2 <DMA_CheckFifoParam+0xce>
 8003714:	a201      	add	r2, pc, #4	@ (adr r2, 800371c <DMA_CheckFifoParam+0x28>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	0800372d 	.word	0x0800372d
 8003720:	0800373f 	.word	0x0800373f
 8003724:	0800372d 	.word	0x0800372d
 8003728:	080037c3 	.word	0x080037c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003730:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d046      	beq.n	80037c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800373c:	e043      	b.n	80037c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003742:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003746:	d140      	bne.n	80037ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800374c:	e03d      	b.n	80037ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003756:	d121      	bne.n	800379c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	2b03      	cmp	r3, #3
 800375c:	d837      	bhi.n	80037ce <DMA_CheckFifoParam+0xda>
 800375e:	a201      	add	r2, pc, #4	@ (adr r2, 8003764 <DMA_CheckFifoParam+0x70>)
 8003760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003764:	08003775 	.word	0x08003775
 8003768:	0800377b 	.word	0x0800377b
 800376c:	08003775 	.word	0x08003775
 8003770:	0800378d 	.word	0x0800378d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]
      break;
 8003778:	e030      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d025      	beq.n	80037d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800378a:	e022      	b.n	80037d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003790:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003794:	d11f      	bne.n	80037d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800379a:	e01c      	b.n	80037d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d903      	bls.n	80037aa <DMA_CheckFifoParam+0xb6>
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d003      	beq.n	80037b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037a8:	e018      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	73fb      	strb	r3, [r7, #15]
      break;
 80037ae:	e015      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00e      	beq.n	80037da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
      break;
 80037c0:	e00b      	b.n	80037da <DMA_CheckFifoParam+0xe6>
      break;
 80037c2:	bf00      	nop
 80037c4:	e00a      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037c6:	bf00      	nop
 80037c8:	e008      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037ca:	bf00      	nop
 80037cc:	e006      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037ce:	bf00      	nop
 80037d0:	e004      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037d2:	bf00      	nop
 80037d4:	e002      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;   
 80037d6:	bf00      	nop
 80037d8:	e000      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037da:	bf00      	nop
    }
  } 
  
  return status; 
 80037dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop

080037ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b089      	sub	sp, #36	@ 0x24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037fe:	2300      	movs	r3, #0
 8003800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003802:	2300      	movs	r3, #0
 8003804:	61fb      	str	r3, [r7, #28]
 8003806:	e16b      	b.n	8003ae0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003808:	2201      	movs	r2, #1
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4013      	ands	r3, r2
 800381a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	429a      	cmp	r2, r3
 8003822:	f040 815a 	bne.w	8003ada <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d005      	beq.n	800383e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800383a:	2b02      	cmp	r3, #2
 800383c:	d130      	bne.n	80038a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	2203      	movs	r2, #3
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	43db      	mvns	r3, r3
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4013      	ands	r3, r2
 8003854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4313      	orrs	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69ba      	ldr	r2, [r7, #24]
 800386c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003874:	2201      	movs	r2, #1
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4013      	ands	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 0201 	and.w	r2, r3, #1
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4313      	orrs	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d017      	beq.n	80038dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	2203      	movs	r2, #3
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0303 	and.w	r3, r3, #3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d123      	bne.n	8003930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	08da      	lsrs	r2, r3, #3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3208      	adds	r2, #8
 80038f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	220f      	movs	r2, #15
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	691a      	ldr	r2, [r3, #16]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	08da      	lsrs	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3208      	adds	r2, #8
 800392a:	69b9      	ldr	r1, [r7, #24]
 800392c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	2203      	movs	r2, #3
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f003 0203 	and.w	r2, r3, #3
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800396c:	2b00      	cmp	r3, #0
 800396e:	f000 80b4 	beq.w	8003ada <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	4b60      	ldr	r3, [pc, #384]	@ (8003af8 <HAL_GPIO_Init+0x30c>)
 8003978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397a:	4a5f      	ldr	r2, [pc, #380]	@ (8003af8 <HAL_GPIO_Init+0x30c>)
 800397c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003980:	6453      	str	r3, [r2, #68]	@ 0x44
 8003982:	4b5d      	ldr	r3, [pc, #372]	@ (8003af8 <HAL_GPIO_Init+0x30c>)
 8003984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800398e:	4a5b      	ldr	r2, [pc, #364]	@ (8003afc <HAL_GPIO_Init+0x310>)
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	089b      	lsrs	r3, r3, #2
 8003994:	3302      	adds	r3, #2
 8003996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	220f      	movs	r2, #15
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	43db      	mvns	r3, r3
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	4013      	ands	r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a52      	ldr	r2, [pc, #328]	@ (8003b00 <HAL_GPIO_Init+0x314>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d02b      	beq.n	8003a12 <HAL_GPIO_Init+0x226>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a51      	ldr	r2, [pc, #324]	@ (8003b04 <HAL_GPIO_Init+0x318>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d025      	beq.n	8003a0e <HAL_GPIO_Init+0x222>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a50      	ldr	r2, [pc, #320]	@ (8003b08 <HAL_GPIO_Init+0x31c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d01f      	beq.n	8003a0a <HAL_GPIO_Init+0x21e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a4f      	ldr	r2, [pc, #316]	@ (8003b0c <HAL_GPIO_Init+0x320>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d019      	beq.n	8003a06 <HAL_GPIO_Init+0x21a>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003b10 <HAL_GPIO_Init+0x324>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d013      	beq.n	8003a02 <HAL_GPIO_Init+0x216>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a4d      	ldr	r2, [pc, #308]	@ (8003b14 <HAL_GPIO_Init+0x328>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d00d      	beq.n	80039fe <HAL_GPIO_Init+0x212>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a4c      	ldr	r2, [pc, #304]	@ (8003b18 <HAL_GPIO_Init+0x32c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d007      	beq.n	80039fa <HAL_GPIO_Init+0x20e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a4b      	ldr	r2, [pc, #300]	@ (8003b1c <HAL_GPIO_Init+0x330>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d101      	bne.n	80039f6 <HAL_GPIO_Init+0x20a>
 80039f2:	2307      	movs	r3, #7
 80039f4:	e00e      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 80039f6:	2308      	movs	r3, #8
 80039f8:	e00c      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 80039fa:	2306      	movs	r3, #6
 80039fc:	e00a      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 80039fe:	2305      	movs	r3, #5
 8003a00:	e008      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 8003a02:	2304      	movs	r3, #4
 8003a04:	e006      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 8003a06:	2303      	movs	r3, #3
 8003a08:	e004      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e002      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e000      	b.n	8003a14 <HAL_GPIO_Init+0x228>
 8003a12:	2300      	movs	r3, #0
 8003a14:	69fa      	ldr	r2, [r7, #28]
 8003a16:	f002 0203 	and.w	r2, r2, #3
 8003a1a:	0092      	lsls	r2, r2, #2
 8003a1c:	4093      	lsls	r3, r2
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a24:	4935      	ldr	r1, [pc, #212]	@ (8003afc <HAL_GPIO_Init+0x310>)
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	089b      	lsrs	r3, r3, #2
 8003a2a:	3302      	adds	r3, #2
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a32:	4b3b      	ldr	r3, [pc, #236]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	43db      	mvns	r3, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a56:	4a32      	ldr	r2, [pc, #200]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a5c:	4b30      	ldr	r3, [pc, #192]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	43db      	mvns	r3, r3
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d003      	beq.n	8003a80 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a80:	4a27      	ldr	r2, [pc, #156]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a86:	4b26      	ldr	r3, [pc, #152]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aaa:	4a1d      	ldr	r2, [pc, #116]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	4013      	ands	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ad4:	4a12      	ldr	r2, [pc, #72]	@ (8003b20 <HAL_GPIO_Init+0x334>)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3301      	adds	r3, #1
 8003ade:	61fb      	str	r3, [r7, #28]
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	2b0f      	cmp	r3, #15
 8003ae4:	f67f ae90 	bls.w	8003808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ae8:	bf00      	nop
 8003aea:	bf00      	nop
 8003aec:	3724      	adds	r7, #36	@ 0x24
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	40023800 	.word	0x40023800
 8003afc:	40013800 	.word	0x40013800
 8003b00:	40020000 	.word	0x40020000
 8003b04:	40020400 	.word	0x40020400
 8003b08:	40020800 	.word	0x40020800
 8003b0c:	40020c00 	.word	0x40020c00
 8003b10:	40021000 	.word	0x40021000
 8003b14:	40021400 	.word	0x40021400
 8003b18:	40021800 	.word	0x40021800
 8003b1c:	40021c00 	.word	0x40021c00
 8003b20:	40013c00 	.word	0x40013c00

08003b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	807b      	strh	r3, [r7, #2]
 8003b30:	4613      	mov	r3, r2
 8003b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b34:	787b      	ldrb	r3, [r7, #1]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b3a:	887a      	ldrh	r2, [r7, #2]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b40:	e003      	b.n	8003b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b42:	887b      	ldrh	r3, [r7, #2]
 8003b44:	041a      	lsls	r2, r3, #16
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	619a      	str	r2, [r3, #24]
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr

08003b56 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b086      	sub	sp, #24
 8003b5a:	af02      	add	r7, sp, #8
 8003b5c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e059      	b.n	8003c1c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d106      	bne.n	8003b88 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f00e fdc2 	bl	801270c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b96:	d102      	bne.n	8003b9e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f006 fe5d 	bl	800a862 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6818      	ldr	r0, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7c1a      	ldrb	r2, [r3, #16]
 8003bb0:	f88d 2000 	strb.w	r2, [sp]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bb8:	f006 fdde 	bl	800a778 <USB_CoreInit>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d005      	beq.n	8003bce <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e026      	b.n	8003c1c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f006 fe55 	bl	800a884 <USB_SetCurrentMode>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e017      	b.n	8003c1c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6818      	ldr	r0, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	7c1a      	ldrb	r2, [r3, #16]
 8003bf4:	f88d 2000 	strb.w	r2, [sp]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bfc:	f006 fffe 	bl	800abfc <USB_HostInit>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d005      	beq.n	8003c12 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2202      	movs	r2, #2
 8003c0a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e004      	b.n	8003c1c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003c24:	b590      	push	{r4, r7, lr}
 8003c26:	b08b      	sub	sp, #44	@ 0x2c
 8003c28:	af04      	add	r7, sp, #16
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	4611      	mov	r1, r2
 8003c30:	461a      	mov	r2, r3
 8003c32:	4603      	mov	r3, r0
 8003c34:	70fb      	strb	r3, [r7, #3]
 8003c36:	460b      	mov	r3, r1
 8003c38:	70bb      	strb	r3, [r7, #2]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003c3e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003c40:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_HCD_HC_Init+0x2c>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e09d      	b.n	8003d8c <HAL_HCD_HC_Init+0x168>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003c58:	78fa      	ldrb	r2, [r7, #3]
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	011b      	lsls	r3, r3, #4
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	3319      	adds	r3, #25
 8003c68:	2200      	movs	r2, #0
 8003c6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003c6c:	78fa      	ldrb	r2, [r7, #3]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	3314      	adds	r3, #20
 8003c7c:	787a      	ldrb	r2, [r7, #1]
 8003c7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003c80:	78fa      	ldrb	r2, [r7, #3]
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	4613      	mov	r3, r2
 8003c86:	011b      	lsls	r3, r3, #4
 8003c88:	1a9b      	subs	r3, r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	440b      	add	r3, r1
 8003c8e:	3315      	adds	r3, #21
 8003c90:	78fa      	ldrb	r2, [r7, #3]
 8003c92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003c94:	78fa      	ldrb	r2, [r7, #3]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	3326      	adds	r3, #38	@ 0x26
 8003ca4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003ca8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003caa:	78fa      	ldrb	r2, [r7, #3]
 8003cac:	78bb      	ldrb	r3, [r7, #2]
 8003cae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cb2:	b2d8      	uxtb	r0, r3
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	011b      	lsls	r3, r3, #4
 8003cba:	1a9b      	subs	r3, r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	3316      	adds	r3, #22
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003cc6:	78fb      	ldrb	r3, [r7, #3]
 8003cc8:	4619      	mov	r1, r3
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 fbc8 	bl	8004460 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003cd0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	da0a      	bge.n	8003cee <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	3317      	adds	r3, #23
 8003ce8:	2201      	movs	r2, #1
 8003cea:	701a      	strb	r2, [r3, #0]
 8003cec:	e009      	b.n	8003d02 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	3317      	adds	r3, #23
 8003cfe:	2200      	movs	r2, #0
 8003d00:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f007 f8dc 	bl	800aec4 <USB_GetHostSpeed>
 8003d0c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003d0e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d10b      	bne.n	8003d2e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003d16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d107      	bne.n	8003d2e <HAL_HCD_HC_Init+0x10a>
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d104      	bne.n	8003d2e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	2bbc      	cmp	r3, #188	@ 0xbc
 8003d28:	d901      	bls.n	8003d2e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003d2a:	23bc      	movs	r3, #188	@ 0xbc
 8003d2c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003d2e:	78fa      	ldrb	r2, [r7, #3]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	1a9b      	subs	r3, r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	3318      	adds	r3, #24
 8003d3e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003d42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	b298      	uxth	r0, r3
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	011b      	lsls	r3, r3, #4
 8003d50:	1a9b      	subs	r3, r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	440b      	add	r3, r1
 8003d56:	3328      	adds	r3, #40	@ 0x28
 8003d58:	4602      	mov	r2, r0
 8003d5a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6818      	ldr	r0, [r3, #0]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	787c      	ldrb	r4, [r7, #1]
 8003d66:	78ba      	ldrb	r2, [r7, #2]
 8003d68:	78f9      	ldrb	r1, [r7, #3]
 8003d6a:	9302      	str	r3, [sp, #8]
 8003d6c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003d70:	9301      	str	r3, [sp, #4]
 8003d72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	4623      	mov	r3, r4
 8003d7a:	f007 f8cb 	bl	800af14 <USB_HC_Init>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	371c      	adds	r7, #28
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd90      	pop	{r4, r7, pc}

08003d94 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_HCD_HC_Halt+0x1e>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e00f      	b.n	8003dd2 <HAL_HCD_HC_Halt+0x3e>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f007 fc5d 	bl	800b682 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	4608      	mov	r0, r1
 8003de6:	4611      	mov	r1, r2
 8003de8:	461a      	mov	r2, r3
 8003dea:	4603      	mov	r3, r0
 8003dec:	70fb      	strb	r3, [r7, #3]
 8003dee:	460b      	mov	r3, r1
 8003df0:	70bb      	strb	r3, [r7, #2]
 8003df2:	4613      	mov	r3, r2
 8003df4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003df6:	78fa      	ldrb	r2, [r7, #3]
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	3317      	adds	r3, #23
 8003e06:	78ba      	ldrb	r2, [r7, #2]
 8003e08:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	3326      	adds	r3, #38	@ 0x26
 8003e1a:	787a      	ldrb	r2, [r7, #1]
 8003e1c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003e1e:	7c3b      	ldrb	r3, [r7, #16]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d114      	bne.n	8003e4e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003e24:	78fa      	ldrb	r2, [r7, #3]
 8003e26:	6879      	ldr	r1, [r7, #4]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	011b      	lsls	r3, r3, #4
 8003e2c:	1a9b      	subs	r3, r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	440b      	add	r3, r1
 8003e32:	332a      	adds	r3, #42	@ 0x2a
 8003e34:	2203      	movs	r2, #3
 8003e36:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003e38:	78fa      	ldrb	r2, [r7, #3]
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	1a9b      	subs	r3, r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	3319      	adds	r3, #25
 8003e48:	7f3a      	ldrb	r2, [r7, #28]
 8003e4a:	701a      	strb	r2, [r3, #0]
 8003e4c:	e009      	b.n	8003e62 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e4e:	78fa      	ldrb	r2, [r7, #3]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	440b      	add	r3, r1
 8003e5c:	332a      	adds	r3, #42	@ 0x2a
 8003e5e:	2202      	movs	r2, #2
 8003e60:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003e62:	787b      	ldrb	r3, [r7, #1]
 8003e64:	2b03      	cmp	r3, #3
 8003e66:	f200 8102 	bhi.w	800406e <HAL_HCD_HC_SubmitRequest+0x292>
 8003e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e70 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e70:	08003e81 	.word	0x08003e81
 8003e74:	08004059 	.word	0x08004059
 8003e78:	08003f45 	.word	0x08003f45
 8003e7c:	08003fcf 	.word	0x08003fcf
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003e80:	7c3b      	ldrb	r3, [r7, #16]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	f040 80f5 	bne.w	8004072 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003e88:	78bb      	ldrb	r3, [r7, #2]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d12d      	bne.n	8003eea <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003e8e:	8b3b      	ldrh	r3, [r7, #24]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d109      	bne.n	8003ea8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	333d      	adds	r3, #61	@ 0x3d
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	333d      	adds	r3, #61	@ 0x3d
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10a      	bne.n	8003ed4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	332a      	adds	r3, #42	@ 0x2a
 8003ece:	2200      	movs	r2, #0
 8003ed0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003ed2:	e0ce      	b.n	8004072 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ed4:	78fa      	ldrb	r2, [r7, #3]
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	332a      	adds	r3, #42	@ 0x2a
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	701a      	strb	r2, [r3, #0]
      break;
 8003ee8:	e0c3      	b.n	8004072 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003eea:	78fa      	ldrb	r2, [r7, #3]
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	440b      	add	r3, r1
 8003ef8:	331a      	adds	r3, #26
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	f040 80b8 	bne.w	8004072 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	333c      	adds	r3, #60	@ 0x3c
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10a      	bne.n	8003f2e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f18:	78fa      	ldrb	r2, [r7, #3]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	332a      	adds	r3, #42	@ 0x2a
 8003f28:	2200      	movs	r2, #0
 8003f2a:	701a      	strb	r2, [r3, #0]
      break;
 8003f2c:	e0a1      	b.n	8004072 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f2e:	78fa      	ldrb	r2, [r7, #3]
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	4613      	mov	r3, r2
 8003f34:	011b      	lsls	r3, r3, #4
 8003f36:	1a9b      	subs	r3, r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	332a      	adds	r3, #42	@ 0x2a
 8003f3e:	2202      	movs	r2, #2
 8003f40:	701a      	strb	r2, [r3, #0]
      break;
 8003f42:	e096      	b.n	8004072 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003f44:	78bb      	ldrb	r3, [r7, #2]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d120      	bne.n	8003f8c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003f4a:	78fa      	ldrb	r2, [r7, #3]
 8003f4c:	6879      	ldr	r1, [r7, #4]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	1a9b      	subs	r3, r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	333d      	adds	r3, #61	@ 0x3d
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10a      	bne.n	8003f76 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f60:	78fa      	ldrb	r2, [r7, #3]
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	332a      	adds	r3, #42	@ 0x2a
 8003f70:	2200      	movs	r2, #0
 8003f72:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003f74:	e07e      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f76:	78fa      	ldrb	r2, [r7, #3]
 8003f78:	6879      	ldr	r1, [r7, #4]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	011b      	lsls	r3, r3, #4
 8003f7e:	1a9b      	subs	r3, r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	332a      	adds	r3, #42	@ 0x2a
 8003f86:	2202      	movs	r2, #2
 8003f88:	701a      	strb	r2, [r3, #0]
      break;
 8003f8a:	e073      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f8c:	78fa      	ldrb	r2, [r7, #3]
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	4613      	mov	r3, r2
 8003f92:	011b      	lsls	r3, r3, #4
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	333c      	adds	r3, #60	@ 0x3c
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10a      	bne.n	8003fb8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fa2:	78fa      	ldrb	r2, [r7, #3]
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	1a9b      	subs	r3, r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	440b      	add	r3, r1
 8003fb0:	332a      	adds	r3, #42	@ 0x2a
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	701a      	strb	r2, [r3, #0]
      break;
 8003fb6:	e05d      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003fb8:	78fa      	ldrb	r2, [r7, #3]
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	332a      	adds	r3, #42	@ 0x2a
 8003fc8:	2202      	movs	r2, #2
 8003fca:	701a      	strb	r2, [r3, #0]
      break;
 8003fcc:	e052      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003fce:	78bb      	ldrb	r3, [r7, #2]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d120      	bne.n	8004016 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003fd4:	78fa      	ldrb	r2, [r7, #3]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	011b      	lsls	r3, r3, #4
 8003fdc:	1a9b      	subs	r3, r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	333d      	adds	r3, #61	@ 0x3d
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10a      	bne.n	8004000 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fea:	78fa      	ldrb	r2, [r7, #3]
 8003fec:	6879      	ldr	r1, [r7, #4]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	011b      	lsls	r3, r3, #4
 8003ff2:	1a9b      	subs	r3, r3, r2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	440b      	add	r3, r1
 8003ff8:	332a      	adds	r3, #42	@ 0x2a
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003ffe:	e039      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004000:	78fa      	ldrb	r2, [r7, #3]
 8004002:	6879      	ldr	r1, [r7, #4]
 8004004:	4613      	mov	r3, r2
 8004006:	011b      	lsls	r3, r3, #4
 8004008:	1a9b      	subs	r3, r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	332a      	adds	r3, #42	@ 0x2a
 8004010:	2202      	movs	r2, #2
 8004012:	701a      	strb	r2, [r3, #0]
      break;
 8004014:	e02e      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004016:	78fa      	ldrb	r2, [r7, #3]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	1a9b      	subs	r3, r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	333c      	adds	r3, #60	@ 0x3c
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10a      	bne.n	8004042 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800402c:	78fa      	ldrb	r2, [r7, #3]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	332a      	adds	r3, #42	@ 0x2a
 800403c:	2200      	movs	r2, #0
 800403e:	701a      	strb	r2, [r3, #0]
      break;
 8004040:	e018      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	332a      	adds	r3, #42	@ 0x2a
 8004052:	2202      	movs	r2, #2
 8004054:	701a      	strb	r2, [r3, #0]
      break;
 8004056:	e00d      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004058:	78fa      	ldrb	r2, [r7, #3]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	332a      	adds	r3, #42	@ 0x2a
 8004068:	2200      	movs	r2, #0
 800406a:	701a      	strb	r2, [r3, #0]
      break;
 800406c:	e002      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800406e:	bf00      	nop
 8004070:	e000      	b.n	8004074 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8004072:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004074:	78fa      	ldrb	r2, [r7, #3]
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	4613      	mov	r3, r2
 800407a:	011b      	lsls	r3, r3, #4
 800407c:	1a9b      	subs	r3, r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	332c      	adds	r3, #44	@ 0x2c
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004088:	78fa      	ldrb	r2, [r7, #3]
 800408a:	8b39      	ldrh	r1, [r7, #24]
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	1a9b      	subs	r3, r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4403      	add	r3, r0
 8004098:	3334      	adds	r3, #52	@ 0x34
 800409a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800409c:	78fa      	ldrb	r2, [r7, #3]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	4613      	mov	r3, r2
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	1a9b      	subs	r3, r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	334c      	adds	r3, #76	@ 0x4c
 80040ac:	2200      	movs	r2, #0
 80040ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80040b0:	78fa      	ldrb	r2, [r7, #3]
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	3338      	adds	r3, #56	@ 0x38
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	3315      	adds	r3, #21
 80040d4:	78fa      	ldrb	r2, [r7, #3]
 80040d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	4613      	mov	r3, r2
 80040de:	011b      	lsls	r3, r3, #4
 80040e0:	1a9b      	subs	r3, r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	440b      	add	r3, r1
 80040e6:	334d      	adds	r3, #77	@ 0x4d
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6818      	ldr	r0, [r3, #0]
 80040f0:	78fa      	ldrb	r2, [r7, #3]
 80040f2:	4613      	mov	r3, r2
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	1a9b      	subs	r3, r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	3310      	adds	r3, #16
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	4413      	add	r3, r2
 8004100:	1d19      	adds	r1, r3, #4
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	799b      	ldrb	r3, [r3, #6]
 8004106:	461a      	mov	r2, r3
 8004108:	f007 f830 	bl	800b16c <USB_HC_StartXfer>
 800410c:	4603      	mov	r3, r0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop

08004118 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f006 fd1e 	bl	800ab70 <USB_GetMode>
 8004134:	4603      	mov	r3, r0
 8004136:	2b01      	cmp	r3, #1
 8004138:	f040 80fb 	bne.w	8004332 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4618      	mov	r0, r3
 8004142:	f006 fce1 	bl	800ab08 <USB_ReadInterrupts>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80f1 	beq.w	8004330 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f006 fcd8 	bl	800ab08 <USB_ReadInterrupts>
 8004158:	4603      	mov	r3, r0
 800415a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800415e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004162:	d104      	bne.n	800416e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800416c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f006 fcc8 	bl	800ab08 <USB_ReadInterrupts>
 8004178:	4603      	mov	r3, r0
 800417a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800417e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004182:	d104      	bne.n	800418e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800418c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f006 fcb8 	bl	800ab08 <USB_ReadInterrupts>
 8004198:	4603      	mov	r3, r0
 800419a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800419e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041a2:	d104      	bne.n	80041ae <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80041ac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f006 fca8 	bl	800ab08 <USB_ReadInterrupts>
 80041b8:	4603      	mov	r3, r0
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d103      	bne.n	80041ca <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2202      	movs	r2, #2
 80041c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f006 fc9a 	bl	800ab08 <USB_ReadInterrupts>
 80041d4:	4603      	mov	r3, r0
 80041d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041de:	d120      	bne.n	8004222 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80041e8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d113      	bne.n	8004222 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80041fa:	2110      	movs	r1, #16
 80041fc:	6938      	ldr	r0, [r7, #16]
 80041fe:	f006 fb8d 	bl	800a91c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004202:	6938      	ldr	r0, [r7, #16]
 8004204:	f006 fbbc 	bl	800a980 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	7a5b      	ldrb	r3, [r3, #9]
 800420c:	2b02      	cmp	r3, #2
 800420e:	d105      	bne.n	800421c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2101      	movs	r1, #1
 8004216:	4618      	mov	r0, r3
 8004218:	f006 fdb4 	bl	800ad84 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f00e faf3 	bl	8012808 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f006 fc6e 	bl	800ab08 <USB_ReadInterrupts>
 800422c:	4603      	mov	r3, r0
 800422e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004232:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004236:	d102      	bne.n	800423e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f001 fd4d 	bl	8005cd8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f006 fc60 	bl	800ab08 <USB_ReadInterrupts>
 8004248:	4603      	mov	r3, r0
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b08      	cmp	r3, #8
 8004250:	d106      	bne.n	8004260 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f00e fabc 	bl	80127d0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2208      	movs	r2, #8
 800425e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f006 fc4f 	bl	800ab08 <USB_ReadInterrupts>
 800426a:	4603      	mov	r3, r0
 800426c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004270:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004274:	d139      	bne.n	80042ea <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f007 f9f0 	bl	800b660 <USB_HC_ReadInterrupt>
 8004280:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004282:	2300      	movs	r3, #0
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e025      	b.n	80042d4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	f003 030f 	and.w	r3, r3, #15
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	fa22 f303 	lsr.w	r3, r2, r3
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d018      	beq.n	80042ce <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	015a      	lsls	r2, r3, #5
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4413      	add	r3, r2
 80042a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042b2:	d106      	bne.n	80042c2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	4619      	mov	r1, r3
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f905 	bl	80044ca <HCD_HC_IN_IRQHandler>
 80042c0:	e005      	b.n	80042ce <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	4619      	mov	r1, r3
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 ff67 	bl	800519c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	3301      	adds	r3, #1
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	795b      	ldrb	r3, [r3, #5]
 80042d8:	461a      	mov	r2, r3
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	4293      	cmp	r3, r2
 80042de:	d3d3      	bcc.n	8004288 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f006 fc0a 	bl	800ab08 <USB_ReadInterrupts>
 80042f4:	4603      	mov	r3, r0
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b10      	cmp	r3, #16
 80042fc:	d101      	bne.n	8004302 <HAL_HCD_IRQHandler+0x1ea>
 80042fe:	2301      	movs	r3, #1
 8004300:	e000      	b.n	8004304 <HAL_HCD_IRQHandler+0x1ec>
 8004302:	2300      	movs	r3, #0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d014      	beq.n	8004332 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0210 	bic.w	r2, r2, #16
 8004316:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f001 fbfe 	bl	8005b1a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	699a      	ldr	r2, [r3, #24]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0210 	orr.w	r2, r2, #16
 800432c:	619a      	str	r2, [r3, #24]
 800432e:	e000      	b.n	8004332 <HAL_HCD_IRQHandler+0x21a>
      return;
 8004330:	bf00      	nop
    }
  }
}
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004346:	2b01      	cmp	r3, #1
 8004348:	d101      	bne.n	800434e <HAL_HCD_Start+0x16>
 800434a:	2302      	movs	r3, #2
 800434c:	e013      	b.n	8004376 <HAL_HCD_Start+0x3e>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2101      	movs	r1, #1
 800435c:	4618      	mov	r0, r3
 800435e:	f006 fd78 	bl	800ae52 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4618      	mov	r0, r3
 8004368:	f006 fa6a 	bl	800a840 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b082      	sub	sp, #8
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800438c:	2b01      	cmp	r3, #1
 800438e:	d101      	bne.n	8004394 <HAL_HCD_Stop+0x16>
 8004390:	2302      	movs	r3, #2
 8004392:	e00d      	b.n	80043b0 <HAL_HCD_Stop+0x32>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f007 facb 	bl	800b93c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3708      	adds	r7, #8
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f006 fd1a 	bl	800adfe <USB_ResetPort>
 80043ca:	4603      	mov	r3, r0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	460b      	mov	r3, r1
 80043de:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	334c      	adds	r3, #76	@ 0x4c
 80043f0:	781b      	ldrb	r3, [r3, #0]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
 8004406:	460b      	mov	r3, r1
 8004408:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800440a:	78fa      	ldrb	r2, [r7, #3]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	3338      	adds	r3, #56	@ 0x38
 800441a:	681b      	ldr	r3, [r3, #0]
}
 800441c:	4618      	mov	r0, r3
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f006 fd5c 	bl	800aef2 <USB_GetCurrentFrame>
 800443a:	4603      	mov	r3, r0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3708      	adds	r7, #8
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4618      	mov	r0, r3
 8004452:	f006 fd37 	bl	800aec4 <USB_GetHostSpeed>
 8004456:	4603      	mov	r3, r0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	460b      	mov	r3, r1
 800446a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800446c:	78fa      	ldrb	r2, [r7, #3]
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	4613      	mov	r3, r2
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	331a      	adds	r3, #26
 800447c:	2200      	movs	r2, #0
 800447e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004480:	78fa      	ldrb	r2, [r7, #3]
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	4613      	mov	r3, r2
 8004486:	011b      	lsls	r3, r3, #4
 8004488:	1a9b      	subs	r3, r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	331b      	adds	r3, #27
 8004490:	2200      	movs	r2, #0
 8004492:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004494:	78fa      	ldrb	r2, [r7, #3]
 8004496:	6879      	ldr	r1, [r7, #4]
 8004498:	4613      	mov	r3, r2
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	1a9b      	subs	r3, r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	440b      	add	r3, r1
 80044a2:	3325      	adds	r3, #37	@ 0x25
 80044a4:	2200      	movs	r2, #0
 80044a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	4613      	mov	r3, r2
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	3324      	adds	r3, #36	@ 0x24
 80044b8:	2200      	movs	r2, #0
 80044ba:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b086      	sub	sp, #24
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	460b      	mov	r3, r1
 80044d4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	4611      	mov	r1, r2
 80044e8:	4618      	mov	r0, r3
 80044ea:	f006 fb20 	bl	800ab2e <USB_ReadChInterrupts>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d11a      	bne.n	800452e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80044f8:	78fb      	ldrb	r3, [r7, #3]
 80044fa:	015a      	lsls	r2, r3, #5
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	4413      	add	r3, r2
 8004500:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004504:	461a      	mov	r2, r3
 8004506:	2304      	movs	r3, #4
 8004508:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800450a:	78fa      	ldrb	r2, [r7, #3]
 800450c:	6879      	ldr	r1, [r7, #4]
 800450e:	4613      	mov	r3, r2
 8004510:	011b      	lsls	r3, r3, #4
 8004512:	1a9b      	subs	r3, r3, r2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	440b      	add	r3, r1
 8004518:	334d      	adds	r3, #77	@ 0x4d
 800451a:	2207      	movs	r2, #7
 800451c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	78fa      	ldrb	r2, [r7, #3]
 8004524:	4611      	mov	r1, r2
 8004526:	4618      	mov	r0, r3
 8004528:	f007 f8ab 	bl	800b682 <USB_HC_Halt>
 800452c:	e09e      	b.n	800466c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	78fa      	ldrb	r2, [r7, #3]
 8004534:	4611      	mov	r1, r2
 8004536:	4618      	mov	r0, r3
 8004538:	f006 faf9 	bl	800ab2e <USB_ReadChInterrupts>
 800453c:	4603      	mov	r3, r0
 800453e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004546:	d11b      	bne.n	8004580 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004548:	78fb      	ldrb	r3, [r7, #3]
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	4413      	add	r3, r2
 8004550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004554:	461a      	mov	r2, r3
 8004556:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800455a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800455c:	78fa      	ldrb	r2, [r7, #3]
 800455e:	6879      	ldr	r1, [r7, #4]
 8004560:	4613      	mov	r3, r2
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	1a9b      	subs	r3, r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	440b      	add	r3, r1
 800456a:	334d      	adds	r3, #77	@ 0x4d
 800456c:	2208      	movs	r2, #8
 800456e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	78fa      	ldrb	r2, [r7, #3]
 8004576:	4611      	mov	r1, r2
 8004578:	4618      	mov	r0, r3
 800457a:	f007 f882 	bl	800b682 <USB_HC_Halt>
 800457e:	e075      	b.n	800466c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	78fa      	ldrb	r2, [r7, #3]
 8004586:	4611      	mov	r1, r2
 8004588:	4618      	mov	r0, r3
 800458a:	f006 fad0 	bl	800ab2e <USB_ReadChInterrupts>
 800458e:	4603      	mov	r3, r0
 8004590:	f003 0308 	and.w	r3, r3, #8
 8004594:	2b08      	cmp	r3, #8
 8004596:	d11a      	bne.n	80045ce <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	015a      	lsls	r2, r3, #5
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	4413      	add	r3, r2
 80045a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045a4:	461a      	mov	r2, r3
 80045a6:	2308      	movs	r3, #8
 80045a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80045aa:	78fa      	ldrb	r2, [r7, #3]
 80045ac:	6879      	ldr	r1, [r7, #4]
 80045ae:	4613      	mov	r3, r2
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	1a9b      	subs	r3, r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	440b      	add	r3, r1
 80045b8:	334d      	adds	r3, #77	@ 0x4d
 80045ba:	2206      	movs	r2, #6
 80045bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	78fa      	ldrb	r2, [r7, #3]
 80045c4:	4611      	mov	r1, r2
 80045c6:	4618      	mov	r0, r3
 80045c8:	f007 f85b 	bl	800b682 <USB_HC_Halt>
 80045cc:	e04e      	b.n	800466c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	78fa      	ldrb	r2, [r7, #3]
 80045d4:	4611      	mov	r1, r2
 80045d6:	4618      	mov	r0, r3
 80045d8:	f006 faa9 	bl	800ab2e <USB_ReadChInterrupts>
 80045dc:	4603      	mov	r3, r0
 80045de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045e6:	d11b      	bne.n	8004620 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80045e8:	78fb      	ldrb	r3, [r7, #3]
 80045ea:	015a      	lsls	r2, r3, #5
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	4413      	add	r3, r2
 80045f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045f4:	461a      	mov	r2, r3
 80045f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045fa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80045fc:	78fa      	ldrb	r2, [r7, #3]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	1a9b      	subs	r3, r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	334d      	adds	r3, #77	@ 0x4d
 800460c:	2209      	movs	r2, #9
 800460e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	78fa      	ldrb	r2, [r7, #3]
 8004616:	4611      	mov	r1, r2
 8004618:	4618      	mov	r0, r3
 800461a:	f007 f832 	bl	800b682 <USB_HC_Halt>
 800461e:	e025      	b.n	800466c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	78fa      	ldrb	r2, [r7, #3]
 8004626:	4611      	mov	r1, r2
 8004628:	4618      	mov	r0, r3
 800462a:	f006 fa80 	bl	800ab2e <USB_ReadChInterrupts>
 800462e:	4603      	mov	r3, r0
 8004630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004634:	2b80      	cmp	r3, #128	@ 0x80
 8004636:	d119      	bne.n	800466c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004638:	78fb      	ldrb	r3, [r7, #3]
 800463a:	015a      	lsls	r2, r3, #5
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	4413      	add	r3, r2
 8004640:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004644:	461a      	mov	r2, r3
 8004646:	2380      	movs	r3, #128	@ 0x80
 8004648:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800464a:	78fa      	ldrb	r2, [r7, #3]
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	1a9b      	subs	r3, r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	334d      	adds	r3, #77	@ 0x4d
 800465a:	2207      	movs	r2, #7
 800465c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	78fa      	ldrb	r2, [r7, #3]
 8004664:	4611      	mov	r1, r2
 8004666:	4618      	mov	r0, r3
 8004668:	f007 f80b 	bl	800b682 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	78fa      	ldrb	r2, [r7, #3]
 8004672:	4611      	mov	r1, r2
 8004674:	4618      	mov	r0, r3
 8004676:	f006 fa5a 	bl	800ab2e <USB_ReadChInterrupts>
 800467a:	4603      	mov	r3, r0
 800467c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004684:	d112      	bne.n	80046ac <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	78fa      	ldrb	r2, [r7, #3]
 800468c:	4611      	mov	r1, r2
 800468e:	4618      	mov	r0, r3
 8004690:	f006 fff7 	bl	800b682 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004694:	78fb      	ldrb	r3, [r7, #3]
 8004696:	015a      	lsls	r2, r3, #5
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	4413      	add	r3, r2
 800469c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046a0:	461a      	mov	r2, r3
 80046a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046a6:	6093      	str	r3, [r2, #8]
 80046a8:	f000 bd75 	b.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	78fa      	ldrb	r2, [r7, #3]
 80046b2:	4611      	mov	r1, r2
 80046b4:	4618      	mov	r0, r3
 80046b6:	f006 fa3a 	bl	800ab2e <USB_ReadChInterrupts>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f003 0301 	and.w	r3, r3, #1
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	f040 8128 	bne.w	8004916 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80046c6:	78fb      	ldrb	r3, [r7, #3]
 80046c8:	015a      	lsls	r2, r3, #5
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	4413      	add	r3, r2
 80046ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046d2:	461a      	mov	r2, r3
 80046d4:	2320      	movs	r3, #32
 80046d6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80046d8:	78fa      	ldrb	r2, [r7, #3]
 80046da:	6879      	ldr	r1, [r7, #4]
 80046dc:	4613      	mov	r3, r2
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	1a9b      	subs	r3, r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	331b      	adds	r3, #27
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d119      	bne.n	8004722 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80046ee:	78fa      	ldrb	r2, [r7, #3]
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	4613      	mov	r3, r2
 80046f4:	011b      	lsls	r3, r3, #4
 80046f6:	1a9b      	subs	r3, r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	440b      	add	r3, r1
 80046fc:	331b      	adds	r3, #27
 80046fe:	2200      	movs	r2, #0
 8004700:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004702:	78fb      	ldrb	r3, [r7, #3]
 8004704:	015a      	lsls	r2, r3, #5
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	4413      	add	r3, r2
 800470a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	78fa      	ldrb	r2, [r7, #3]
 8004712:	0151      	lsls	r1, r2, #5
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	440a      	add	r2, r1
 8004718:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800471c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004720:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	799b      	ldrb	r3, [r3, #6]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d01b      	beq.n	8004762 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800472a:	78fa      	ldrb	r2, [r7, #3]
 800472c:	6879      	ldr	r1, [r7, #4]
 800472e:	4613      	mov	r3, r2
 8004730:	011b      	lsls	r3, r3, #4
 8004732:	1a9b      	subs	r3, r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	440b      	add	r3, r1
 8004738:	3330      	adds	r3, #48	@ 0x30
 800473a:	6819      	ldr	r1, [r3, #0]
 800473c:	78fb      	ldrb	r3, [r7, #3]
 800473e:	015a      	lsls	r2, r3, #5
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	4413      	add	r3, r2
 8004744:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800474e:	78fa      	ldrb	r2, [r7, #3]
 8004750:	1ac9      	subs	r1, r1, r3
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	4613      	mov	r3, r2
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	1a9b      	subs	r3, r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4403      	add	r3, r0
 800475e:	3338      	adds	r3, #56	@ 0x38
 8004760:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004762:	78fa      	ldrb	r2, [r7, #3]
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	4613      	mov	r3, r2
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	334d      	adds	r3, #77	@ 0x4d
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004776:	78fa      	ldrb	r2, [r7, #3]
 8004778:	6879      	ldr	r1, [r7, #4]
 800477a:	4613      	mov	r3, r2
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	1a9b      	subs	r3, r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	440b      	add	r3, r1
 8004784:	3344      	adds	r3, #68	@ 0x44
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800478a:	78fb      	ldrb	r3, [r7, #3]
 800478c:	015a      	lsls	r2, r3, #5
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	4413      	add	r3, r2
 8004792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004796:	461a      	mov	r2, r3
 8004798:	2301      	movs	r3, #1
 800479a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800479c:	78fa      	ldrb	r2, [r7, #3]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	011b      	lsls	r3, r3, #4
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	3326      	adds	r3, #38	@ 0x26
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80047b2:	78fa      	ldrb	r2, [r7, #3]
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	4613      	mov	r3, r2
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	1a9b      	subs	r3, r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	440b      	add	r3, r1
 80047c0:	3326      	adds	r3, #38	@ 0x26
 80047c2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d110      	bne.n	80047ea <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	78fa      	ldrb	r2, [r7, #3]
 80047ce:	4611      	mov	r1, r2
 80047d0:	4618      	mov	r0, r3
 80047d2:	f006 ff56 	bl	800b682 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80047d6:	78fb      	ldrb	r3, [r7, #3]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047e2:	461a      	mov	r2, r3
 80047e4:	2310      	movs	r3, #16
 80047e6:	6093      	str	r3, [r2, #8]
 80047e8:	e03d      	b.n	8004866 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	1a9b      	subs	r3, r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	3326      	adds	r3, #38	@ 0x26
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d00a      	beq.n	8004816 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004800:	78fa      	ldrb	r2, [r7, #3]
 8004802:	6879      	ldr	r1, [r7, #4]
 8004804:	4613      	mov	r3, r2
 8004806:	011b      	lsls	r3, r3, #4
 8004808:	1a9b      	subs	r3, r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	3326      	adds	r3, #38	@ 0x26
 8004810:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004812:	2b01      	cmp	r3, #1
 8004814:	d127      	bne.n	8004866 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004816:	78fb      	ldrb	r3, [r7, #3]
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4413      	add	r3, r2
 800481e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	78fa      	ldrb	r2, [r7, #3]
 8004826:	0151      	lsls	r1, r2, #5
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	440a      	add	r2, r1
 800482c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004830:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004834:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004836:	78fa      	ldrb	r2, [r7, #3]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	334c      	adds	r3, #76	@ 0x4c
 8004846:	2201      	movs	r2, #1
 8004848:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800484a:	78fa      	ldrb	r2, [r7, #3]
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	4613      	mov	r3, r2
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	1a9b      	subs	r3, r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	334c      	adds	r3, #76	@ 0x4c
 800485a:	781a      	ldrb	r2, [r3, #0]
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	4619      	mov	r1, r3
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f00d ffdf 	bl	8012824 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	799b      	ldrb	r3, [r3, #6]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d13b      	bne.n	80048e6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800486e:	78fa      	ldrb	r2, [r7, #3]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	1a9b      	subs	r3, r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	3338      	adds	r3, #56	@ 0x38
 800487e:	6819      	ldr	r1, [r3, #0]
 8004880:	78fa      	ldrb	r2, [r7, #3]
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	4613      	mov	r3, r2
 8004886:	011b      	lsls	r3, r3, #4
 8004888:	1a9b      	subs	r3, r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4403      	add	r3, r0
 800488e:	3328      	adds	r3, #40	@ 0x28
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	440b      	add	r3, r1
 8004894:	1e59      	subs	r1, r3, #1
 8004896:	78fa      	ldrb	r2, [r7, #3]
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	4613      	mov	r3, r2
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	1a9b      	subs	r3, r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4403      	add	r3, r0
 80048a4:	3328      	adds	r3, #40	@ 0x28
 80048a6:	881b      	ldrh	r3, [r3, #0]
 80048a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 8470 	beq.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80048b6:	78fa      	ldrb	r2, [r7, #3]
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	4613      	mov	r3, r2
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	1a9b      	subs	r3, r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	440b      	add	r3, r1
 80048c4:	333c      	adds	r3, #60	@ 0x3c
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	78fa      	ldrb	r2, [r7, #3]
 80048ca:	f083 0301 	eor.w	r3, r3, #1
 80048ce:	b2d8      	uxtb	r0, r3
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	333c      	adds	r3, #60	@ 0x3c
 80048de:	4602      	mov	r2, r0
 80048e0:	701a      	strb	r2, [r3, #0]
 80048e2:	f000 bc58 	b.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80048e6:	78fa      	ldrb	r2, [r7, #3]
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	4613      	mov	r3, r2
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	1a9b      	subs	r3, r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	440b      	add	r3, r1
 80048f4:	333c      	adds	r3, #60	@ 0x3c
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	78fa      	ldrb	r2, [r7, #3]
 80048fa:	f083 0301 	eor.w	r3, r3, #1
 80048fe:	b2d8      	uxtb	r0, r3
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	4613      	mov	r3, r2
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	1a9b      	subs	r3, r3, r2
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	440b      	add	r3, r1
 800490c:	333c      	adds	r3, #60	@ 0x3c
 800490e:	4602      	mov	r2, r0
 8004910:	701a      	strb	r2, [r3, #0]
 8004912:	f000 bc40 	b.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	78fa      	ldrb	r2, [r7, #3]
 800491c:	4611      	mov	r1, r2
 800491e:	4618      	mov	r0, r3
 8004920:	f006 f905 	bl	800ab2e <USB_ReadChInterrupts>
 8004924:	4603      	mov	r3, r0
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b20      	cmp	r3, #32
 800492c:	d131      	bne.n	8004992 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800492e:	78fb      	ldrb	r3, [r7, #3]
 8004930:	015a      	lsls	r2, r3, #5
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	4413      	add	r3, r2
 8004936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800493a:	461a      	mov	r2, r3
 800493c:	2320      	movs	r3, #32
 800493e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004940:	78fa      	ldrb	r2, [r7, #3]
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	4613      	mov	r3, r2
 8004946:	011b      	lsls	r3, r3, #4
 8004948:	1a9b      	subs	r3, r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	331a      	adds	r3, #26
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b01      	cmp	r3, #1
 8004954:	f040 841f 	bne.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004958:	78fa      	ldrb	r2, [r7, #3]
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	4613      	mov	r3, r2
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	1a9b      	subs	r3, r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	331b      	adds	r3, #27
 8004968:	2201      	movs	r2, #1
 800496a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800496c:	78fa      	ldrb	r2, [r7, #3]
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	4613      	mov	r3, r2
 8004972:	011b      	lsls	r3, r3, #4
 8004974:	1a9b      	subs	r3, r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	440b      	add	r3, r1
 800497a:	334d      	adds	r3, #77	@ 0x4d
 800497c:	2203      	movs	r2, #3
 800497e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	78fa      	ldrb	r2, [r7, #3]
 8004986:	4611      	mov	r1, r2
 8004988:	4618      	mov	r0, r3
 800498a:	f006 fe7a 	bl	800b682 <USB_HC_Halt>
 800498e:	f000 bc02 	b.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	78fa      	ldrb	r2, [r7, #3]
 8004998:	4611      	mov	r1, r2
 800499a:	4618      	mov	r0, r3
 800499c:	f006 f8c7 	bl	800ab2e <USB_ReadChInterrupts>
 80049a0:	4603      	mov	r3, r0
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	f040 8305 	bne.w	8004fb6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b8:	461a      	mov	r2, r3
 80049ba:	2302      	movs	r3, #2
 80049bc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	334d      	adds	r3, #77	@ 0x4d
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d114      	bne.n	80049fe <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049d4:	78fa      	ldrb	r2, [r7, #3]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	4613      	mov	r3, r2
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	440b      	add	r3, r1
 80049e2:	334d      	adds	r3, #77	@ 0x4d
 80049e4:	2202      	movs	r2, #2
 80049e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80049e8:	78fa      	ldrb	r2, [r7, #3]
 80049ea:	6879      	ldr	r1, [r7, #4]
 80049ec:	4613      	mov	r3, r2
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	1a9b      	subs	r3, r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	440b      	add	r3, r1
 80049f6:	334c      	adds	r3, #76	@ 0x4c
 80049f8:	2201      	movs	r2, #1
 80049fa:	701a      	strb	r2, [r3, #0]
 80049fc:	e2cc      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80049fe:	78fa      	ldrb	r2, [r7, #3]
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	4613      	mov	r3, r2
 8004a04:	011b      	lsls	r3, r3, #4
 8004a06:	1a9b      	subs	r3, r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	334d      	adds	r3, #77	@ 0x4d
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	2b06      	cmp	r3, #6
 8004a12:	d114      	bne.n	8004a3e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a14:	78fa      	ldrb	r2, [r7, #3]
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	011b      	lsls	r3, r3, #4
 8004a1c:	1a9b      	subs	r3, r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	334d      	adds	r3, #77	@ 0x4d
 8004a24:	2202      	movs	r2, #2
 8004a26:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004a28:	78fa      	ldrb	r2, [r7, #3]
 8004a2a:	6879      	ldr	r1, [r7, #4]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	1a9b      	subs	r3, r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	440b      	add	r3, r1
 8004a36:	334c      	adds	r3, #76	@ 0x4c
 8004a38:	2205      	movs	r2, #5
 8004a3a:	701a      	strb	r2, [r3, #0]
 8004a3c:	e2ac      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a3e:	78fa      	ldrb	r2, [r7, #3]
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	4613      	mov	r3, r2
 8004a44:	011b      	lsls	r3, r3, #4
 8004a46:	1a9b      	subs	r3, r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	440b      	add	r3, r1
 8004a4c:	334d      	adds	r3, #77	@ 0x4d
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	2b07      	cmp	r3, #7
 8004a52:	d00b      	beq.n	8004a6c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	334d      	adds	r3, #77	@ 0x4d
 8004a64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a66:	2b09      	cmp	r3, #9
 8004a68:	f040 80a6 	bne.w	8004bb8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a6c:	78fa      	ldrb	r2, [r7, #3]
 8004a6e:	6879      	ldr	r1, [r7, #4]
 8004a70:	4613      	mov	r3, r2
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	1a9b      	subs	r3, r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	334d      	adds	r3, #77	@ 0x4d
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004a80:	78fa      	ldrb	r2, [r7, #3]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	1a9b      	subs	r3, r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	3344      	adds	r3, #68	@ 0x44
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	1c59      	adds	r1, r3, #1
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	4613      	mov	r3, r2
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	1a9b      	subs	r3, r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4403      	add	r3, r0
 8004aa0:	3344      	adds	r3, #68	@ 0x44
 8004aa2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	3344      	adds	r3, #68	@ 0x44
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d943      	bls.n	8004b42 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004aba:	78fa      	ldrb	r2, [r7, #3]
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	1a9b      	subs	r3, r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	440b      	add	r3, r1
 8004ac8:	3344      	adds	r3, #68	@ 0x44
 8004aca:	2200      	movs	r2, #0
 8004acc:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004ace:	78fa      	ldrb	r2, [r7, #3]
 8004ad0:	6879      	ldr	r1, [r7, #4]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	1a9b      	subs	r3, r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	440b      	add	r3, r1
 8004adc:	331a      	adds	r3, #26
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d123      	bne.n	8004b2c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004ae4:	78fa      	ldrb	r2, [r7, #3]
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	011b      	lsls	r3, r3, #4
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	440b      	add	r3, r1
 8004af2:	331b      	adds	r3, #27
 8004af4:	2200      	movs	r2, #0
 8004af6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004af8:	78fa      	ldrb	r2, [r7, #3]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4613      	mov	r3, r2
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	1a9b      	subs	r3, r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	331c      	adds	r3, #28
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004b0c:	78fb      	ldrb	r3, [r7, #3]
 8004b0e:	015a      	lsls	r2, r3, #5
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	4413      	add	r3, r2
 8004b14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	78fa      	ldrb	r2, [r7, #3]
 8004b1c:	0151      	lsls	r1, r2, #5
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	440a      	add	r2, r1
 8004b22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b2a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b2c:	78fa      	ldrb	r2, [r7, #3]
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4613      	mov	r3, r2
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	1a9b      	subs	r3, r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	334c      	adds	r3, #76	@ 0x4c
 8004b3c:	2204      	movs	r2, #4
 8004b3e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b40:	e229      	b.n	8004f96 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b42:	78fa      	ldrb	r2, [r7, #3]
 8004b44:	6879      	ldr	r1, [r7, #4]
 8004b46:	4613      	mov	r3, r2
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	1a9b      	subs	r3, r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	440b      	add	r3, r1
 8004b50:	334c      	adds	r3, #76	@ 0x4c
 8004b52:	2202      	movs	r2, #2
 8004b54:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b56:	78fa      	ldrb	r2, [r7, #3]
 8004b58:	6879      	ldr	r1, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	1a9b      	subs	r3, r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	440b      	add	r3, r1
 8004b64:	3326      	adds	r3, #38	@ 0x26
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00b      	beq.n	8004b84 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004b6c:	78fa      	ldrb	r2, [r7, #3]
 8004b6e:	6879      	ldr	r1, [r7, #4]
 8004b70:	4613      	mov	r3, r2
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	1a9b      	subs	r3, r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	440b      	add	r3, r1
 8004b7a:	3326      	adds	r3, #38	@ 0x26
 8004b7c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	f040 8209 	bne.w	8004f96 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b84:	78fb      	ldrb	r3, [r7, #3]
 8004b86:	015a      	lsls	r2, r3, #5
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b9a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ba2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ba4:	78fb      	ldrb	r3, [r7, #3]
 8004ba6:	015a      	lsls	r2, r3, #5
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	4413      	add	r3, r2
 8004bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004bb6:	e1ee      	b.n	8004f96 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004bb8:	78fa      	ldrb	r2, [r7, #3]
 8004bba:	6879      	ldr	r1, [r7, #4]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	011b      	lsls	r3, r3, #4
 8004bc0:	1a9b      	subs	r3, r3, r2
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	440b      	add	r3, r1
 8004bc6:	334d      	adds	r3, #77	@ 0x4d
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	2b05      	cmp	r3, #5
 8004bcc:	f040 80c8 	bne.w	8004d60 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bd0:	78fa      	ldrb	r2, [r7, #3]
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	334d      	adds	r3, #77	@ 0x4d
 8004be0:	2202      	movs	r2, #2
 8004be2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004be4:	78fa      	ldrb	r2, [r7, #3]
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	4613      	mov	r3, r2
 8004bea:	011b      	lsls	r3, r3, #4
 8004bec:	1a9b      	subs	r3, r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	331b      	adds	r3, #27
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	f040 81ce 	bne.w	8004f98 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004bfc:	78fa      	ldrb	r2, [r7, #3]
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4613      	mov	r3, r2
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	1a9b      	subs	r3, r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	440b      	add	r3, r1
 8004c0a:	3326      	adds	r3, #38	@ 0x26
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	2b03      	cmp	r3, #3
 8004c10:	d16b      	bne.n	8004cea <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004c12:	78fa      	ldrb	r2, [r7, #3]
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4613      	mov	r3, r2
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	1a9b      	subs	r3, r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	440b      	add	r3, r1
 8004c20:	3348      	adds	r3, #72	@ 0x48
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	1c59      	adds	r1, r3, #1
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	011b      	lsls	r3, r3, #4
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4403      	add	r3, r0
 8004c32:	3348      	adds	r3, #72	@ 0x48
 8004c34:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004c36:	78fa      	ldrb	r2, [r7, #3]
 8004c38:	6879      	ldr	r1, [r7, #4]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	440b      	add	r3, r1
 8004c44:	3348      	adds	r3, #72	@ 0x48
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d943      	bls.n	8004cd4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004c4c:	78fa      	ldrb	r2, [r7, #3]
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	4613      	mov	r3, r2
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	1a9b      	subs	r3, r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	3348      	adds	r3, #72	@ 0x48
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004c60:	78fa      	ldrb	r2, [r7, #3]
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	011b      	lsls	r3, r3, #4
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	331b      	adds	r3, #27
 8004c70:	2200      	movs	r2, #0
 8004c72:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004c74:	78fa      	ldrb	r2, [r7, #3]
 8004c76:	6879      	ldr	r1, [r7, #4]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	011b      	lsls	r3, r3, #4
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	440b      	add	r3, r1
 8004c82:	3344      	adds	r3, #68	@ 0x44
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d809      	bhi.n	8004c9e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004c8a:	78fa      	ldrb	r2, [r7, #3]
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	1a9b      	subs	r3, r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	440b      	add	r3, r1
 8004c98:	331c      	adds	r3, #28
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c9e:	78fb      	ldrb	r3, [r7, #3]
 8004ca0:	015a      	lsls	r2, r3, #5
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	0151      	lsls	r1, r2, #5
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	440a      	add	r2, r1
 8004cb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cbc:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004cbe:	78fa      	ldrb	r2, [r7, #3]
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a9b      	subs	r3, r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	334c      	adds	r3, #76	@ 0x4c
 8004cce:	2204      	movs	r2, #4
 8004cd0:	701a      	strb	r2, [r3, #0]
 8004cd2:	e014      	b.n	8004cfe <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	1a9b      	subs	r3, r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	440b      	add	r3, r1
 8004ce2:	334c      	adds	r3, #76	@ 0x4c
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	701a      	strb	r2, [r3, #0]
 8004ce8:	e009      	b.n	8004cfe <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004cea:	78fa      	ldrb	r2, [r7, #3]
 8004cec:	6879      	ldr	r1, [r7, #4]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	1a9b      	subs	r3, r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	440b      	add	r3, r1
 8004cf8:	334c      	adds	r3, #76	@ 0x4c
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004cfe:	78fa      	ldrb	r2, [r7, #3]
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	1a9b      	subs	r3, r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	3326      	adds	r3, #38	@ 0x26
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00b      	beq.n	8004d2c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	1a9b      	subs	r3, r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	3326      	adds	r3, #38	@ 0x26
 8004d24:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	f040 8136 	bne.w	8004f98 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d2c:	78fb      	ldrb	r3, [r7, #3]
 8004d2e:	015a      	lsls	r2, r3, #5
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	4413      	add	r3, r2
 8004d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d42:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d4a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	015a      	lsls	r2, r3, #5
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	4413      	add	r3, r2
 8004d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d58:	461a      	mov	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6013      	str	r3, [r2, #0]
 8004d5e:	e11b      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	6879      	ldr	r1, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	440b      	add	r3, r1
 8004d6e:	334d      	adds	r3, #77	@ 0x4d
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	2b03      	cmp	r3, #3
 8004d74:	f040 8081 	bne.w	8004e7a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d78:	78fa      	ldrb	r2, [r7, #3]
 8004d7a:	6879      	ldr	r1, [r7, #4]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	1a9b      	subs	r3, r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	440b      	add	r3, r1
 8004d86:	334d      	adds	r3, #77	@ 0x4d
 8004d88:	2202      	movs	r2, #2
 8004d8a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004d8c:	78fa      	ldrb	r2, [r7, #3]
 8004d8e:	6879      	ldr	r1, [r7, #4]
 8004d90:	4613      	mov	r3, r2
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	440b      	add	r3, r1
 8004d9a:	331b      	adds	r3, #27
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	f040 80fa 	bne.w	8004f98 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004da4:	78fa      	ldrb	r2, [r7, #3]
 8004da6:	6879      	ldr	r1, [r7, #4]
 8004da8:	4613      	mov	r3, r2
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	440b      	add	r3, r1
 8004db2:	334c      	adds	r3, #76	@ 0x4c
 8004db4:	2202      	movs	r2, #2
 8004db6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004db8:	78fb      	ldrb	r3, [r7, #3]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	0151      	lsls	r1, r2, #5
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	440a      	add	r2, r1
 8004dce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	015a      	lsls	r2, r3, #5
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	4413      	add	r3, r2
 8004de0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	78fa      	ldrb	r2, [r7, #3]
 8004de8:	0151      	lsls	r1, r2, #5
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	440a      	add	r2, r1
 8004dee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004df6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004df8:	78fb      	ldrb	r3, [r7, #3]
 8004dfa:	015a      	lsls	r2, r3, #5
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	78fa      	ldrb	r2, [r7, #3]
 8004e08:	0151      	lsls	r1, r2, #5
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	440a      	add	r2, r1
 8004e0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e12:	f023 0320 	bic.w	r3, r3, #32
 8004e16:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e18:	78fa      	ldrb	r2, [r7, #3]
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	011b      	lsls	r3, r3, #4
 8004e20:	1a9b      	subs	r3, r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	3326      	adds	r3, #38	@ 0x26
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00b      	beq.n	8004e46 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e2e:	78fa      	ldrb	r2, [r7, #3]
 8004e30:	6879      	ldr	r1, [r7, #4]
 8004e32:	4613      	mov	r3, r2
 8004e34:	011b      	lsls	r3, r3, #4
 8004e36:	1a9b      	subs	r3, r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	440b      	add	r3, r1
 8004e3c:	3326      	adds	r3, #38	@ 0x26
 8004e3e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	f040 80a9 	bne.w	8004f98 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e46:	78fb      	ldrb	r3, [r7, #3]
 8004e48:	015a      	lsls	r2, r3, #5
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e5c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e64:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e66:	78fb      	ldrb	r3, [r7, #3]
 8004e68:	015a      	lsls	r2, r3, #5
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e72:	461a      	mov	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	e08e      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004e7a:	78fa      	ldrb	r2, [r7, #3]
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	1a9b      	subs	r3, r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	334d      	adds	r3, #77	@ 0x4d
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d143      	bne.n	8004f18 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e90:	78fa      	ldrb	r2, [r7, #3]
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	4613      	mov	r3, r2
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	1a9b      	subs	r3, r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	334d      	adds	r3, #77	@ 0x4d
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ea4:	78fa      	ldrb	r2, [r7, #3]
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	1a9b      	subs	r3, r3, r2
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	440b      	add	r3, r1
 8004eb2:	334c      	adds	r3, #76	@ 0x4c
 8004eb4:	2202      	movs	r2, #2
 8004eb6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004eb8:	78fa      	ldrb	r2, [r7, #3]
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	1a9b      	subs	r3, r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	3326      	adds	r3, #38	@ 0x26
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00a      	beq.n	8004ee4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ece:	78fa      	ldrb	r2, [r7, #3]
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	1a9b      	subs	r3, r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	440b      	add	r3, r1
 8004edc:	3326      	adds	r3, #38	@ 0x26
 8004ede:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d159      	bne.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004efa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f02:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f04:	78fb      	ldrb	r3, [r7, #3]
 8004f06:	015a      	lsls	r2, r3, #5
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	4413      	add	r3, r2
 8004f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f10:	461a      	mov	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	e03f      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004f18:	78fa      	ldrb	r2, [r7, #3]
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	011b      	lsls	r3, r3, #4
 8004f20:	1a9b      	subs	r3, r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	334d      	adds	r3, #77	@ 0x4d
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d126      	bne.n	8004f7c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004f2e:	78fa      	ldrb	r2, [r7, #3]
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	4613      	mov	r3, r2
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	334d      	adds	r3, #77	@ 0x4d
 8004f3e:	2202      	movs	r2, #2
 8004f40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	3344      	adds	r3, #68	@ 0x44
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	1c59      	adds	r1, r3, #1
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	1a9b      	subs	r3, r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4403      	add	r3, r0
 8004f62:	3344      	adds	r3, #68	@ 0x44
 8004f64:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f66:	78fa      	ldrb	r2, [r7, #3]
 8004f68:	6879      	ldr	r1, [r7, #4]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	011b      	lsls	r3, r3, #4
 8004f6e:	1a9b      	subs	r3, r3, r2
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	440b      	add	r3, r1
 8004f74:	334c      	adds	r3, #76	@ 0x4c
 8004f76:	2204      	movs	r2, #4
 8004f78:	701a      	strb	r2, [r3, #0]
 8004f7a:	e00d      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004f7c:	78fa      	ldrb	r2, [r7, #3]
 8004f7e:	6879      	ldr	r1, [r7, #4]
 8004f80:	4613      	mov	r3, r2
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	1a9b      	subs	r3, r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	440b      	add	r3, r1
 8004f8a:	334d      	adds	r3, #77	@ 0x4d
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	f000 8100 	beq.w	8005194 <HCD_HC_IN_IRQHandler+0xcca>
 8004f94:	e000      	b.n	8004f98 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f96:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004f98:	78fa      	ldrb	r2, [r7, #3]
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	334c      	adds	r3, #76	@ 0x4c
 8004fa8:	781a      	ldrb	r2, [r3, #0]
 8004faa:	78fb      	ldrb	r3, [r7, #3]
 8004fac:	4619      	mov	r1, r3
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f00d fc38 	bl	8012824 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004fb4:	e0ef      	b.n	8005196 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	4611      	mov	r1, r2
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f005 fdb5 	bl	800ab2e <USB_ReadChInterrupts>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fca:	2b40      	cmp	r3, #64	@ 0x40
 8004fcc:	d12f      	bne.n	800502e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004fce:	78fb      	ldrb	r3, [r7, #3]
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fda:	461a      	mov	r2, r3
 8004fdc:	2340      	movs	r3, #64	@ 0x40
 8004fde:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004fe0:	78fa      	ldrb	r2, [r7, #3]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	1a9b      	subs	r3, r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	334d      	adds	r3, #77	@ 0x4d
 8004ff0:	2205      	movs	r2, #5
 8004ff2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004ff4:	78fa      	ldrb	r2, [r7, #3]
 8004ff6:	6879      	ldr	r1, [r7, #4]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	1a9b      	subs	r3, r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	331a      	adds	r3, #26
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d109      	bne.n	800501e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800500a:	78fa      	ldrb	r2, [r7, #3]
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4613      	mov	r3, r2
 8005010:	011b      	lsls	r3, r3, #4
 8005012:	1a9b      	subs	r3, r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	440b      	add	r3, r1
 8005018:	3344      	adds	r3, #68	@ 0x44
 800501a:	2200      	movs	r2, #0
 800501c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	78fa      	ldrb	r2, [r7, #3]
 8005024:	4611      	mov	r1, r2
 8005026:	4618      	mov	r0, r3
 8005028:	f006 fb2b 	bl	800b682 <USB_HC_Halt>
 800502c:	e0b3      	b.n	8005196 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	78fa      	ldrb	r2, [r7, #3]
 8005034:	4611      	mov	r1, r2
 8005036:	4618      	mov	r0, r3
 8005038:	f005 fd79 	bl	800ab2e <USB_ReadChInterrupts>
 800503c:	4603      	mov	r3, r0
 800503e:	f003 0310 	and.w	r3, r3, #16
 8005042:	2b10      	cmp	r3, #16
 8005044:	f040 80a7 	bne.w	8005196 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005048:	78fa      	ldrb	r2, [r7, #3]
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	4613      	mov	r3, r2
 800504e:	011b      	lsls	r3, r3, #4
 8005050:	1a9b      	subs	r3, r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	440b      	add	r3, r1
 8005056:	3326      	adds	r3, #38	@ 0x26
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	2b03      	cmp	r3, #3
 800505c:	d11b      	bne.n	8005096 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800505e:	78fa      	ldrb	r2, [r7, #3]
 8005060:	6879      	ldr	r1, [r7, #4]
 8005062:	4613      	mov	r3, r2
 8005064:	011b      	lsls	r3, r3, #4
 8005066:	1a9b      	subs	r3, r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	440b      	add	r3, r1
 800506c:	3344      	adds	r3, #68	@ 0x44
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	4613      	mov	r3, r2
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	334d      	adds	r3, #77	@ 0x4d
 8005082:	2204      	movs	r2, #4
 8005084:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	78fa      	ldrb	r2, [r7, #3]
 800508c:	4611      	mov	r1, r2
 800508e:	4618      	mov	r0, r3
 8005090:	f006 faf7 	bl	800b682 <USB_HC_Halt>
 8005094:	e03f      	b.n	8005116 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005096:	78fa      	ldrb	r2, [r7, #3]
 8005098:	6879      	ldr	r1, [r7, #4]
 800509a:	4613      	mov	r3, r2
 800509c:	011b      	lsls	r3, r3, #4
 800509e:	1a9b      	subs	r3, r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	440b      	add	r3, r1
 80050a4:	3326      	adds	r3, #38	@ 0x26
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80050ac:	78fa      	ldrb	r2, [r7, #3]
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	4613      	mov	r3, r2
 80050b2:	011b      	lsls	r3, r3, #4
 80050b4:	1a9b      	subs	r3, r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	440b      	add	r3, r1
 80050ba:	3326      	adds	r3, #38	@ 0x26
 80050bc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d129      	bne.n	8005116 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80050c2:	78fa      	ldrb	r2, [r7, #3]
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	4613      	mov	r3, r2
 80050c8:	011b      	lsls	r3, r3, #4
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	440b      	add	r3, r1
 80050d0:	3344      	adds	r3, #68	@ 0x44
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	799b      	ldrb	r3, [r3, #6]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00a      	beq.n	80050f4 <HCD_HC_IN_IRQHandler+0xc2a>
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	4613      	mov	r3, r2
 80050e4:	011b      	lsls	r3, r3, #4
 80050e6:	1a9b      	subs	r3, r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	440b      	add	r3, r1
 80050ec:	331b      	adds	r3, #27
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d110      	bne.n	8005116 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80050f4:	78fa      	ldrb	r2, [r7, #3]
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	4613      	mov	r3, r2
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	1a9b      	subs	r3, r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	334d      	adds	r3, #77	@ 0x4d
 8005104:	2204      	movs	r2, #4
 8005106:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	4611      	mov	r1, r2
 8005110:	4618      	mov	r0, r3
 8005112:	f006 fab6 	bl	800b682 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005116:	78fa      	ldrb	r2, [r7, #3]
 8005118:	6879      	ldr	r1, [r7, #4]
 800511a:	4613      	mov	r3, r2
 800511c:	011b      	lsls	r3, r3, #4
 800511e:	1a9b      	subs	r3, r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	440b      	add	r3, r1
 8005124:	331b      	adds	r3, #27
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d129      	bne.n	8005180 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800512c:	78fa      	ldrb	r2, [r7, #3]
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	011b      	lsls	r3, r3, #4
 8005134:	1a9b      	subs	r3, r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	440b      	add	r3, r1
 800513a:	331b      	adds	r3, #27
 800513c:	2200      	movs	r2, #0
 800513e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005140:	78fb      	ldrb	r3, [r7, #3]
 8005142:	015a      	lsls	r2, r3, #5
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	4413      	add	r3, r2
 8005148:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	0151      	lsls	r1, r2, #5
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	440a      	add	r2, r1
 8005156:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800515a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800515e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8005160:	78fb      	ldrb	r3, [r7, #3]
 8005162:	015a      	lsls	r2, r3, #5
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	4413      	add	r3, r2
 8005168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	78fa      	ldrb	r2, [r7, #3]
 8005170:	0151      	lsls	r1, r2, #5
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	440a      	add	r2, r1
 8005176:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800517a:	f043 0320 	orr.w	r3, r3, #32
 800517e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005180:	78fb      	ldrb	r3, [r7, #3]
 8005182:	015a      	lsls	r2, r3, #5
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	4413      	add	r3, r2
 8005188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800518c:	461a      	mov	r2, r3
 800518e:	2310      	movs	r3, #16
 8005190:	6093      	str	r3, [r2, #8]
 8005192:	e000      	b.n	8005196 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005194:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	460b      	mov	r3, r1
 80051a6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	78fa      	ldrb	r2, [r7, #3]
 80051b8:	4611      	mov	r1, r2
 80051ba:	4618      	mov	r0, r3
 80051bc:	f005 fcb7 	bl	800ab2e <USB_ReadChInterrupts>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	d11b      	bne.n	8005202 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80051ca:	78fb      	ldrb	r3, [r7, #3]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051d6:	461a      	mov	r2, r3
 80051d8:	2304      	movs	r3, #4
 80051da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80051dc:	78fa      	ldrb	r2, [r7, #3]
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	4613      	mov	r3, r2
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	1a9b      	subs	r3, r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	334d      	adds	r3, #77	@ 0x4d
 80051ec:	2207      	movs	r2, #7
 80051ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	78fa      	ldrb	r2, [r7, #3]
 80051f6:	4611      	mov	r1, r2
 80051f8:	4618      	mov	r0, r3
 80051fa:	f006 fa42 	bl	800b682 <USB_HC_Halt>
 80051fe:	f000 bc89 	b.w	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	78fa      	ldrb	r2, [r7, #3]
 8005208:	4611      	mov	r1, r2
 800520a:	4618      	mov	r0, r3
 800520c:	f005 fc8f 	bl	800ab2e <USB_ReadChInterrupts>
 8005210:	4603      	mov	r3, r0
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b20      	cmp	r3, #32
 8005218:	f040 8082 	bne.w	8005320 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800521c:	78fb      	ldrb	r3, [r7, #3]
 800521e:	015a      	lsls	r2, r3, #5
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	4413      	add	r3, r2
 8005224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005228:	461a      	mov	r2, r3
 800522a:	2320      	movs	r3, #32
 800522c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800522e:	78fa      	ldrb	r2, [r7, #3]
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	1a9b      	subs	r3, r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	3319      	adds	r3, #25
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d124      	bne.n	800528e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005244:	78fa      	ldrb	r2, [r7, #3]
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	1a9b      	subs	r3, r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	3319      	adds	r3, #25
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005258:	78fa      	ldrb	r2, [r7, #3]
 800525a:	6879      	ldr	r1, [r7, #4]
 800525c:	4613      	mov	r3, r2
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	1a9b      	subs	r3, r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	440b      	add	r3, r1
 8005266:	334c      	adds	r3, #76	@ 0x4c
 8005268:	2202      	movs	r2, #2
 800526a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800526c:	78fa      	ldrb	r2, [r7, #3]
 800526e:	6879      	ldr	r1, [r7, #4]
 8005270:	4613      	mov	r3, r2
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	440b      	add	r3, r1
 800527a:	334d      	adds	r3, #77	@ 0x4d
 800527c:	2203      	movs	r2, #3
 800527e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	78fa      	ldrb	r2, [r7, #3]
 8005286:	4611      	mov	r1, r2
 8005288:	4618      	mov	r0, r3
 800528a:	f006 f9fa 	bl	800b682 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800528e:	78fa      	ldrb	r2, [r7, #3]
 8005290:	6879      	ldr	r1, [r7, #4]
 8005292:	4613      	mov	r3, r2
 8005294:	011b      	lsls	r3, r3, #4
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	440b      	add	r3, r1
 800529c:	331a      	adds	r3, #26
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	f040 8437 	bne.w	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
 80052a6:	78fa      	ldrb	r2, [r7, #3]
 80052a8:	6879      	ldr	r1, [r7, #4]
 80052aa:	4613      	mov	r3, r2
 80052ac:	011b      	lsls	r3, r3, #4
 80052ae:	1a9b      	subs	r3, r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	440b      	add	r3, r1
 80052b4:	331b      	adds	r3, #27
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f040 842b 	bne.w	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80052be:	78fa      	ldrb	r2, [r7, #3]
 80052c0:	6879      	ldr	r1, [r7, #4]
 80052c2:	4613      	mov	r3, r2
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	440b      	add	r3, r1
 80052cc:	3326      	adds	r3, #38	@ 0x26
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d009      	beq.n	80052e8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80052d4:	78fa      	ldrb	r2, [r7, #3]
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	4613      	mov	r3, r2
 80052da:	011b      	lsls	r3, r3, #4
 80052dc:	1a9b      	subs	r3, r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	440b      	add	r3, r1
 80052e2:	331b      	adds	r3, #27
 80052e4:	2201      	movs	r2, #1
 80052e6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80052e8:	78fa      	ldrb	r2, [r7, #3]
 80052ea:	6879      	ldr	r1, [r7, #4]
 80052ec:	4613      	mov	r3, r2
 80052ee:	011b      	lsls	r3, r3, #4
 80052f0:	1a9b      	subs	r3, r3, r2
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	440b      	add	r3, r1
 80052f6:	334d      	adds	r3, #77	@ 0x4d
 80052f8:	2203      	movs	r2, #3
 80052fa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	78fa      	ldrb	r2, [r7, #3]
 8005302:	4611      	mov	r1, r2
 8005304:	4618      	mov	r0, r3
 8005306:	f006 f9bc 	bl	800b682 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800530a:	78fa      	ldrb	r2, [r7, #3]
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	1a9b      	subs	r3, r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	440b      	add	r3, r1
 8005318:	3344      	adds	r3, #68	@ 0x44
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	e3f9      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	78fa      	ldrb	r2, [r7, #3]
 8005326:	4611      	mov	r1, r2
 8005328:	4618      	mov	r0, r3
 800532a:	f005 fc00 	bl	800ab2e <USB_ReadChInterrupts>
 800532e:	4603      	mov	r3, r0
 8005330:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005338:	d111      	bne.n	800535e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800533a:	78fb      	ldrb	r3, [r7, #3]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	4413      	add	r3, r2
 8005342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005346:	461a      	mov	r2, r3
 8005348:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800534c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	78fa      	ldrb	r2, [r7, #3]
 8005354:	4611      	mov	r1, r2
 8005356:	4618      	mov	r0, r3
 8005358:	f006 f993 	bl	800b682 <USB_HC_Halt>
 800535c:	e3da      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	78fa      	ldrb	r2, [r7, #3]
 8005364:	4611      	mov	r1, r2
 8005366:	4618      	mov	r0, r3
 8005368:	f005 fbe1 	bl	800ab2e <USB_ReadChInterrupts>
 800536c:	4603      	mov	r3, r0
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b01      	cmp	r3, #1
 8005374:	d168      	bne.n	8005448 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005376:	78fa      	ldrb	r2, [r7, #3]
 8005378:	6879      	ldr	r1, [r7, #4]
 800537a:	4613      	mov	r3, r2
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	1a9b      	subs	r3, r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	440b      	add	r3, r1
 8005384:	3344      	adds	r3, #68	@ 0x44
 8005386:	2200      	movs	r2, #0
 8005388:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	78fa      	ldrb	r2, [r7, #3]
 8005390:	4611      	mov	r1, r2
 8005392:	4618      	mov	r0, r3
 8005394:	f005 fbcb 	bl	800ab2e <USB_ReadChInterrupts>
 8005398:	4603      	mov	r3, r0
 800539a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800539e:	2b40      	cmp	r3, #64	@ 0x40
 80053a0:	d112      	bne.n	80053c8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80053a2:	78fa      	ldrb	r2, [r7, #3]
 80053a4:	6879      	ldr	r1, [r7, #4]
 80053a6:	4613      	mov	r3, r2
 80053a8:	011b      	lsls	r3, r3, #4
 80053aa:	1a9b      	subs	r3, r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	440b      	add	r3, r1
 80053b0:	3319      	adds	r3, #25
 80053b2:	2201      	movs	r2, #1
 80053b4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80053b6:	78fb      	ldrb	r3, [r7, #3]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053c2:	461a      	mov	r2, r3
 80053c4:	2340      	movs	r3, #64	@ 0x40
 80053c6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80053c8:	78fa      	ldrb	r2, [r7, #3]
 80053ca:	6879      	ldr	r1, [r7, #4]
 80053cc:	4613      	mov	r3, r2
 80053ce:	011b      	lsls	r3, r3, #4
 80053d0:	1a9b      	subs	r3, r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	440b      	add	r3, r1
 80053d6:	331b      	adds	r3, #27
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d019      	beq.n	8005412 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80053de:	78fa      	ldrb	r2, [r7, #3]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	011b      	lsls	r3, r3, #4
 80053e6:	1a9b      	subs	r3, r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	331b      	adds	r3, #27
 80053ee:	2200      	movs	r2, #0
 80053f0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80053f2:	78fb      	ldrb	r3, [r7, #3]
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	78fa      	ldrb	r2, [r7, #3]
 8005402:	0151      	lsls	r1, r2, #5
 8005404:	693a      	ldr	r2, [r7, #16]
 8005406:	440a      	add	r2, r1
 8005408:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800540c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005410:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005412:	78fb      	ldrb	r3, [r7, #3]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4413      	add	r3, r2
 800541a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800541e:	461a      	mov	r2, r3
 8005420:	2301      	movs	r3, #1
 8005422:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005424:	78fa      	ldrb	r2, [r7, #3]
 8005426:	6879      	ldr	r1, [r7, #4]
 8005428:	4613      	mov	r3, r2
 800542a:	011b      	lsls	r3, r3, #4
 800542c:	1a9b      	subs	r3, r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	440b      	add	r3, r1
 8005432:	334d      	adds	r3, #77	@ 0x4d
 8005434:	2201      	movs	r2, #1
 8005436:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	78fa      	ldrb	r2, [r7, #3]
 800543e:	4611      	mov	r1, r2
 8005440:	4618      	mov	r0, r3
 8005442:	f006 f91e 	bl	800b682 <USB_HC_Halt>
 8005446:	e365      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	78fa      	ldrb	r2, [r7, #3]
 800544e:	4611      	mov	r1, r2
 8005450:	4618      	mov	r0, r3
 8005452:	f005 fb6c 	bl	800ab2e <USB_ReadChInterrupts>
 8005456:	4603      	mov	r3, r0
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b40      	cmp	r3, #64	@ 0x40
 800545e:	d139      	bne.n	80054d4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005460:	78fa      	ldrb	r2, [r7, #3]
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	4613      	mov	r3, r2
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	1a9b      	subs	r3, r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	440b      	add	r3, r1
 800546e:	334d      	adds	r3, #77	@ 0x4d
 8005470:	2205      	movs	r2, #5
 8005472:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005474:	78fa      	ldrb	r2, [r7, #3]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	331a      	adds	r3, #26
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d109      	bne.n	800549e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800548a:	78fa      	ldrb	r2, [r7, #3]
 800548c:	6879      	ldr	r1, [r7, #4]
 800548e:	4613      	mov	r3, r2
 8005490:	011b      	lsls	r3, r3, #4
 8005492:	1a9b      	subs	r3, r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	440b      	add	r3, r1
 8005498:	3319      	adds	r3, #25
 800549a:	2201      	movs	r2, #1
 800549c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800549e:	78fa      	ldrb	r2, [r7, #3]
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	4613      	mov	r3, r2
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	440b      	add	r3, r1
 80054ac:	3344      	adds	r3, #68	@ 0x44
 80054ae:	2200      	movs	r2, #0
 80054b0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	78fa      	ldrb	r2, [r7, #3]
 80054b8:	4611      	mov	r1, r2
 80054ba:	4618      	mov	r0, r3
 80054bc:	f006 f8e1 	bl	800b682 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80054c0:	78fb      	ldrb	r3, [r7, #3]
 80054c2:	015a      	lsls	r2, r3, #5
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	4413      	add	r3, r2
 80054c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054cc:	461a      	mov	r2, r3
 80054ce:	2340      	movs	r3, #64	@ 0x40
 80054d0:	6093      	str	r3, [r2, #8]
 80054d2:	e31f      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	78fa      	ldrb	r2, [r7, #3]
 80054da:	4611      	mov	r1, r2
 80054dc:	4618      	mov	r0, r3
 80054de:	f005 fb26 	bl	800ab2e <USB_ReadChInterrupts>
 80054e2:	4603      	mov	r3, r0
 80054e4:	f003 0308 	and.w	r3, r3, #8
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d11a      	bne.n	8005522 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80054ec:	78fb      	ldrb	r3, [r7, #3]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054f8:	461a      	mov	r2, r3
 80054fa:	2308      	movs	r3, #8
 80054fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80054fe:	78fa      	ldrb	r2, [r7, #3]
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	4613      	mov	r3, r2
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	1a9b      	subs	r3, r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	440b      	add	r3, r1
 800550c:	334d      	adds	r3, #77	@ 0x4d
 800550e:	2206      	movs	r2, #6
 8005510:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	78fa      	ldrb	r2, [r7, #3]
 8005518:	4611      	mov	r1, r2
 800551a:	4618      	mov	r0, r3
 800551c:	f006 f8b1 	bl	800b682 <USB_HC_Halt>
 8005520:	e2f8      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	78fa      	ldrb	r2, [r7, #3]
 8005528:	4611      	mov	r1, r2
 800552a:	4618      	mov	r0, r3
 800552c:	f005 faff 	bl	800ab2e <USB_ReadChInterrupts>
 8005530:	4603      	mov	r3, r0
 8005532:	f003 0310 	and.w	r3, r3, #16
 8005536:	2b10      	cmp	r3, #16
 8005538:	d144      	bne.n	80055c4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800553a:	78fa      	ldrb	r2, [r7, #3]
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	3344      	adds	r3, #68	@ 0x44
 800554a:	2200      	movs	r2, #0
 800554c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800554e:	78fa      	ldrb	r2, [r7, #3]
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	4613      	mov	r3, r2
 8005554:	011b      	lsls	r3, r3, #4
 8005556:	1a9b      	subs	r3, r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	440b      	add	r3, r1
 800555c:	334d      	adds	r3, #77	@ 0x4d
 800555e:	2204      	movs	r2, #4
 8005560:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005562:	78fa      	ldrb	r2, [r7, #3]
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	1a9b      	subs	r3, r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	3319      	adds	r3, #25
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d114      	bne.n	80055a2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005578:	78fa      	ldrb	r2, [r7, #3]
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	4613      	mov	r3, r2
 800557e:	011b      	lsls	r3, r3, #4
 8005580:	1a9b      	subs	r3, r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	440b      	add	r3, r1
 8005586:	3318      	adds	r3, #24
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d109      	bne.n	80055a2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800558e:	78fa      	ldrb	r2, [r7, #3]
 8005590:	6879      	ldr	r1, [r7, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	011b      	lsls	r3, r3, #4
 8005596:	1a9b      	subs	r3, r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	440b      	add	r3, r1
 800559c:	3319      	adds	r3, #25
 800559e:	2201      	movs	r2, #1
 80055a0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	78fa      	ldrb	r2, [r7, #3]
 80055a8:	4611      	mov	r1, r2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f006 f869 	bl	800b682 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80055b0:	78fb      	ldrb	r3, [r7, #3]
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055bc:	461a      	mov	r2, r3
 80055be:	2310      	movs	r3, #16
 80055c0:	6093      	str	r3, [r2, #8]
 80055c2:	e2a7      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	78fa      	ldrb	r2, [r7, #3]
 80055ca:	4611      	mov	r1, r2
 80055cc:	4618      	mov	r0, r3
 80055ce:	f005 faae 	bl	800ab2e <USB_ReadChInterrupts>
 80055d2:	4603      	mov	r3, r0
 80055d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d8:	2b80      	cmp	r3, #128	@ 0x80
 80055da:	f040 8083 	bne.w	80056e4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	799b      	ldrb	r3, [r3, #6]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d111      	bne.n	800560a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80055e6:	78fa      	ldrb	r2, [r7, #3]
 80055e8:	6879      	ldr	r1, [r7, #4]
 80055ea:	4613      	mov	r3, r2
 80055ec:	011b      	lsls	r3, r3, #4
 80055ee:	1a9b      	subs	r3, r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	440b      	add	r3, r1
 80055f4:	334d      	adds	r3, #77	@ 0x4d
 80055f6:	2207      	movs	r2, #7
 80055f8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	78fa      	ldrb	r2, [r7, #3]
 8005600:	4611      	mov	r1, r2
 8005602:	4618      	mov	r0, r3
 8005604:	f006 f83d 	bl	800b682 <USB_HC_Halt>
 8005608:	e062      	b.n	80056d0 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800560a:	78fa      	ldrb	r2, [r7, #3]
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	4613      	mov	r3, r2
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	1a9b      	subs	r3, r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	440b      	add	r3, r1
 8005618:	3344      	adds	r3, #68	@ 0x44
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	1c59      	adds	r1, r3, #1
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	4613      	mov	r3, r2
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	1a9b      	subs	r3, r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4403      	add	r3, r0
 800562a:	3344      	adds	r3, #68	@ 0x44
 800562c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800562e:	78fa      	ldrb	r2, [r7, #3]
 8005630:	6879      	ldr	r1, [r7, #4]
 8005632:	4613      	mov	r3, r2
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	1a9b      	subs	r3, r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	440b      	add	r3, r1
 800563c:	3344      	adds	r3, #68	@ 0x44
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2b02      	cmp	r3, #2
 8005642:	d922      	bls.n	800568a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005644:	78fa      	ldrb	r2, [r7, #3]
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	4613      	mov	r3, r2
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	3344      	adds	r3, #68	@ 0x44
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005658:	78fa      	ldrb	r2, [r7, #3]
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	4613      	mov	r3, r2
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	1a9b      	subs	r3, r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	440b      	add	r3, r1
 8005666:	334c      	adds	r3, #76	@ 0x4c
 8005668:	2204      	movs	r2, #4
 800566a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800566c:	78fa      	ldrb	r2, [r7, #3]
 800566e:	6879      	ldr	r1, [r7, #4]
 8005670:	4613      	mov	r3, r2
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	1a9b      	subs	r3, r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	440b      	add	r3, r1
 800567a:	334c      	adds	r3, #76	@ 0x4c
 800567c:	781a      	ldrb	r2, [r3, #0]
 800567e:	78fb      	ldrb	r3, [r7, #3]
 8005680:	4619      	mov	r1, r3
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f00d f8ce 	bl	8012824 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005688:	e022      	b.n	80056d0 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800568a:	78fa      	ldrb	r2, [r7, #3]
 800568c:	6879      	ldr	r1, [r7, #4]
 800568e:	4613      	mov	r3, r2
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	1a9b      	subs	r3, r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	440b      	add	r3, r1
 8005698:	334c      	adds	r3, #76	@ 0x4c
 800569a:	2202      	movs	r2, #2
 800569c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800569e:	78fb      	ldrb	r3, [r7, #3]
 80056a0:	015a      	lsls	r2, r3, #5
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	4413      	add	r3, r2
 80056a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056b4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80056bc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80056be:	78fb      	ldrb	r3, [r7, #3]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ca:	461a      	mov	r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056dc:	461a      	mov	r2, r3
 80056de:	2380      	movs	r3, #128	@ 0x80
 80056e0:	6093      	str	r3, [r2, #8]
 80056e2:	e217      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	78fa      	ldrb	r2, [r7, #3]
 80056ea:	4611      	mov	r1, r2
 80056ec:	4618      	mov	r0, r3
 80056ee:	f005 fa1e 	bl	800ab2e <USB_ReadChInterrupts>
 80056f2:	4603      	mov	r3, r0
 80056f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056fc:	d11b      	bne.n	8005736 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80056fe:	78fa      	ldrb	r2, [r7, #3]
 8005700:	6879      	ldr	r1, [r7, #4]
 8005702:	4613      	mov	r3, r2
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	1a9b      	subs	r3, r3, r2
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	440b      	add	r3, r1
 800570c:	334d      	adds	r3, #77	@ 0x4d
 800570e:	2209      	movs	r2, #9
 8005710:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	78fa      	ldrb	r2, [r7, #3]
 8005718:	4611      	mov	r1, r2
 800571a:	4618      	mov	r0, r3
 800571c:	f005 ffb1 	bl	800b682 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005720:	78fb      	ldrb	r3, [r7, #3]
 8005722:	015a      	lsls	r2, r3, #5
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	4413      	add	r3, r2
 8005728:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800572c:	461a      	mov	r2, r3
 800572e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005732:	6093      	str	r3, [r2, #8]
 8005734:	e1ee      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	78fa      	ldrb	r2, [r7, #3]
 800573c:	4611      	mov	r1, r2
 800573e:	4618      	mov	r0, r3
 8005740:	f005 f9f5 	bl	800ab2e <USB_ReadChInterrupts>
 8005744:	4603      	mov	r3, r0
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b02      	cmp	r3, #2
 800574c:	f040 81df 	bne.w	8005b0e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005750:	78fb      	ldrb	r3, [r7, #3]
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	4413      	add	r3, r2
 8005758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800575c:	461a      	mov	r2, r3
 800575e:	2302      	movs	r3, #2
 8005760:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005762:	78fa      	ldrb	r2, [r7, #3]
 8005764:	6879      	ldr	r1, [r7, #4]
 8005766:	4613      	mov	r3, r2
 8005768:	011b      	lsls	r3, r3, #4
 800576a:	1a9b      	subs	r3, r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	440b      	add	r3, r1
 8005770:	334d      	adds	r3, #77	@ 0x4d
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	2b01      	cmp	r3, #1
 8005776:	f040 8093 	bne.w	80058a0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800577a:	78fa      	ldrb	r2, [r7, #3]
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	4613      	mov	r3, r2
 8005780:	011b      	lsls	r3, r3, #4
 8005782:	1a9b      	subs	r3, r3, r2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	440b      	add	r3, r1
 8005788:	334d      	adds	r3, #77	@ 0x4d
 800578a:	2202      	movs	r2, #2
 800578c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800578e:	78fa      	ldrb	r2, [r7, #3]
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	011b      	lsls	r3, r3, #4
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	440b      	add	r3, r1
 800579c:	334c      	adds	r3, #76	@ 0x4c
 800579e:	2201      	movs	r2, #1
 80057a0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80057a2:	78fa      	ldrb	r2, [r7, #3]
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	4613      	mov	r3, r2
 80057a8:	011b      	lsls	r3, r3, #4
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	440b      	add	r3, r1
 80057b0:	3326      	adds	r3, #38	@ 0x26
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d00b      	beq.n	80057d0 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80057b8:	78fa      	ldrb	r2, [r7, #3]
 80057ba:	6879      	ldr	r1, [r7, #4]
 80057bc:	4613      	mov	r3, r2
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	1a9b      	subs	r3, r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	440b      	add	r3, r1
 80057c6:	3326      	adds	r3, #38	@ 0x26
 80057c8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	f040 8190 	bne.w	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	799b      	ldrb	r3, [r3, #6]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d115      	bne.n	8005804 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80057d8:	78fa      	ldrb	r2, [r7, #3]
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	4613      	mov	r3, r2
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	1a9b      	subs	r3, r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	440b      	add	r3, r1
 80057e6:	333d      	adds	r3, #61	@ 0x3d
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	78fa      	ldrb	r2, [r7, #3]
 80057ec:	f083 0301 	eor.w	r3, r3, #1
 80057f0:	b2d8      	uxtb	r0, r3
 80057f2:	6879      	ldr	r1, [r7, #4]
 80057f4:	4613      	mov	r3, r2
 80057f6:	011b      	lsls	r3, r3, #4
 80057f8:	1a9b      	subs	r3, r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	440b      	add	r3, r1
 80057fe:	333d      	adds	r3, #61	@ 0x3d
 8005800:	4602      	mov	r2, r0
 8005802:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	799b      	ldrb	r3, [r3, #6]
 8005808:	2b01      	cmp	r3, #1
 800580a:	f040 8171 	bne.w	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
 800580e:	78fa      	ldrb	r2, [r7, #3]
 8005810:	6879      	ldr	r1, [r7, #4]
 8005812:	4613      	mov	r3, r2
 8005814:	011b      	lsls	r3, r3, #4
 8005816:	1a9b      	subs	r3, r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	440b      	add	r3, r1
 800581c:	3334      	adds	r3, #52	@ 0x34
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 8165 	beq.w	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005826:	78fa      	ldrb	r2, [r7, #3]
 8005828:	6879      	ldr	r1, [r7, #4]
 800582a:	4613      	mov	r3, r2
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	1a9b      	subs	r3, r3, r2
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	440b      	add	r3, r1
 8005834:	3334      	adds	r3, #52	@ 0x34
 8005836:	6819      	ldr	r1, [r3, #0]
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	4613      	mov	r3, r2
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	1a9b      	subs	r3, r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	4403      	add	r3, r0
 8005846:	3328      	adds	r3, #40	@ 0x28
 8005848:	881b      	ldrh	r3, [r3, #0]
 800584a:	440b      	add	r3, r1
 800584c:	1e59      	subs	r1, r3, #1
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	4613      	mov	r3, r2
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	4403      	add	r3, r0
 800585c:	3328      	adds	r3, #40	@ 0x28
 800585e:	881b      	ldrh	r3, [r3, #0]
 8005860:	fbb1 f3f3 	udiv	r3, r1, r3
 8005864:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 813f 	beq.w	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005872:	78fa      	ldrb	r2, [r7, #3]
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	4613      	mov	r3, r2
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	1a9b      	subs	r3, r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	333d      	adds	r3, #61	@ 0x3d
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	78fa      	ldrb	r2, [r7, #3]
 8005886:	f083 0301 	eor.w	r3, r3, #1
 800588a:	b2d8      	uxtb	r0, r3
 800588c:	6879      	ldr	r1, [r7, #4]
 800588e:	4613      	mov	r3, r2
 8005890:	011b      	lsls	r3, r3, #4
 8005892:	1a9b      	subs	r3, r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	440b      	add	r3, r1
 8005898:	333d      	adds	r3, #61	@ 0x3d
 800589a:	4602      	mov	r2, r0
 800589c:	701a      	strb	r2, [r3, #0]
 800589e:	e127      	b.n	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80058a0:	78fa      	ldrb	r2, [r7, #3]
 80058a2:	6879      	ldr	r1, [r7, #4]
 80058a4:	4613      	mov	r3, r2
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	1a9b      	subs	r3, r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	440b      	add	r3, r1
 80058ae:	334d      	adds	r3, #77	@ 0x4d
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	2b03      	cmp	r3, #3
 80058b4:	d120      	bne.n	80058f8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058b6:	78fa      	ldrb	r2, [r7, #3]
 80058b8:	6879      	ldr	r1, [r7, #4]
 80058ba:	4613      	mov	r3, r2
 80058bc:	011b      	lsls	r3, r3, #4
 80058be:	1a9b      	subs	r3, r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	440b      	add	r3, r1
 80058c4:	334d      	adds	r3, #77	@ 0x4d
 80058c6:	2202      	movs	r2, #2
 80058c8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80058ca:	78fa      	ldrb	r2, [r7, #3]
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	4613      	mov	r3, r2
 80058d0:	011b      	lsls	r3, r3, #4
 80058d2:	1a9b      	subs	r3, r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	440b      	add	r3, r1
 80058d8:	331b      	adds	r3, #27
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	f040 8107 	bne.w	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80058e2:	78fa      	ldrb	r2, [r7, #3]
 80058e4:	6879      	ldr	r1, [r7, #4]
 80058e6:	4613      	mov	r3, r2
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	1a9b      	subs	r3, r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	440b      	add	r3, r1
 80058f0:	334c      	adds	r3, #76	@ 0x4c
 80058f2:	2202      	movs	r2, #2
 80058f4:	701a      	strb	r2, [r3, #0]
 80058f6:	e0fb      	b.n	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80058f8:	78fa      	ldrb	r2, [r7, #3]
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	1a9b      	subs	r3, r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	440b      	add	r3, r1
 8005906:	334d      	adds	r3, #77	@ 0x4d
 8005908:	781b      	ldrb	r3, [r3, #0]
 800590a:	2b04      	cmp	r3, #4
 800590c:	d13a      	bne.n	8005984 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800590e:	78fa      	ldrb	r2, [r7, #3]
 8005910:	6879      	ldr	r1, [r7, #4]
 8005912:	4613      	mov	r3, r2
 8005914:	011b      	lsls	r3, r3, #4
 8005916:	1a9b      	subs	r3, r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	440b      	add	r3, r1
 800591c:	334d      	adds	r3, #77	@ 0x4d
 800591e:	2202      	movs	r2, #2
 8005920:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005922:	78fa      	ldrb	r2, [r7, #3]
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	4613      	mov	r3, r2
 8005928:	011b      	lsls	r3, r3, #4
 800592a:	1a9b      	subs	r3, r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	440b      	add	r3, r1
 8005930:	334c      	adds	r3, #76	@ 0x4c
 8005932:	2202      	movs	r2, #2
 8005934:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005936:	78fa      	ldrb	r2, [r7, #3]
 8005938:	6879      	ldr	r1, [r7, #4]
 800593a:	4613      	mov	r3, r2
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	1a9b      	subs	r3, r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	440b      	add	r3, r1
 8005944:	331b      	adds	r3, #27
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	2b01      	cmp	r3, #1
 800594a:	f040 80d1 	bne.w	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800594e:	78fa      	ldrb	r2, [r7, #3]
 8005950:	6879      	ldr	r1, [r7, #4]
 8005952:	4613      	mov	r3, r2
 8005954:	011b      	lsls	r3, r3, #4
 8005956:	1a9b      	subs	r3, r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	440b      	add	r3, r1
 800595c:	331b      	adds	r3, #27
 800595e:	2200      	movs	r2, #0
 8005960:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005962:	78fb      	ldrb	r3, [r7, #3]
 8005964:	015a      	lsls	r2, r3, #5
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	4413      	add	r3, r2
 800596a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	78fa      	ldrb	r2, [r7, #3]
 8005972:	0151      	lsls	r1, r2, #5
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	440a      	add	r2, r1
 8005978:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800597c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005980:	6053      	str	r3, [r2, #4]
 8005982:	e0b5      	b.n	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005984:	78fa      	ldrb	r2, [r7, #3]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	334d      	adds	r3, #77	@ 0x4d
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	2b05      	cmp	r3, #5
 8005998:	d114      	bne.n	80059c4 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800599a:	78fa      	ldrb	r2, [r7, #3]
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	1a9b      	subs	r3, r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	334d      	adds	r3, #77	@ 0x4d
 80059aa:	2202      	movs	r2, #2
 80059ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80059ae:	78fa      	ldrb	r2, [r7, #3]
 80059b0:	6879      	ldr	r1, [r7, #4]
 80059b2:	4613      	mov	r3, r2
 80059b4:	011b      	lsls	r3, r3, #4
 80059b6:	1a9b      	subs	r3, r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	440b      	add	r3, r1
 80059bc:	334c      	adds	r3, #76	@ 0x4c
 80059be:	2202      	movs	r2, #2
 80059c0:	701a      	strb	r2, [r3, #0]
 80059c2:	e095      	b.n	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80059c4:	78fa      	ldrb	r2, [r7, #3]
 80059c6:	6879      	ldr	r1, [r7, #4]
 80059c8:	4613      	mov	r3, r2
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	1a9b      	subs	r3, r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	334d      	adds	r3, #77	@ 0x4d
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	2b06      	cmp	r3, #6
 80059d8:	d114      	bne.n	8005a04 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80059da:	78fa      	ldrb	r2, [r7, #3]
 80059dc:	6879      	ldr	r1, [r7, #4]
 80059de:	4613      	mov	r3, r2
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	440b      	add	r3, r1
 80059e8:	334d      	adds	r3, #77	@ 0x4d
 80059ea:	2202      	movs	r2, #2
 80059ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80059ee:	78fa      	ldrb	r2, [r7, #3]
 80059f0:	6879      	ldr	r1, [r7, #4]
 80059f2:	4613      	mov	r3, r2
 80059f4:	011b      	lsls	r3, r3, #4
 80059f6:	1a9b      	subs	r3, r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	440b      	add	r3, r1
 80059fc:	334c      	adds	r3, #76	@ 0x4c
 80059fe:	2205      	movs	r2, #5
 8005a00:	701a      	strb	r2, [r3, #0]
 8005a02:	e075      	b.n	8005af0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005a04:	78fa      	ldrb	r2, [r7, #3]
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	1a9b      	subs	r3, r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	334d      	adds	r3, #77	@ 0x4d
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2b07      	cmp	r3, #7
 8005a18:	d00a      	beq.n	8005a30 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005a1a:	78fa      	ldrb	r2, [r7, #3]
 8005a1c:	6879      	ldr	r1, [r7, #4]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	011b      	lsls	r3, r3, #4
 8005a22:	1a9b      	subs	r3, r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	440b      	add	r3, r1
 8005a28:	334d      	adds	r3, #77	@ 0x4d
 8005a2a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005a2c:	2b09      	cmp	r3, #9
 8005a2e:	d170      	bne.n	8005b12 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005a30:	78fa      	ldrb	r2, [r7, #3]
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	4613      	mov	r3, r2
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	1a9b      	subs	r3, r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	334d      	adds	r3, #77	@ 0x4d
 8005a40:	2202      	movs	r2, #2
 8005a42:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005a44:	78fa      	ldrb	r2, [r7, #3]
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	1a9b      	subs	r3, r3, r2
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	440b      	add	r3, r1
 8005a52:	3344      	adds	r3, #68	@ 0x44
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	1c59      	adds	r1, r3, #1
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	011b      	lsls	r3, r3, #4
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4403      	add	r3, r0
 8005a64:	3344      	adds	r3, #68	@ 0x44
 8005a66:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a68:	78fa      	ldrb	r2, [r7, #3]
 8005a6a:	6879      	ldr	r1, [r7, #4]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	011b      	lsls	r3, r3, #4
 8005a70:	1a9b      	subs	r3, r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	440b      	add	r3, r1
 8005a76:	3344      	adds	r3, #68	@ 0x44
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d914      	bls.n	8005aa8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005a7e:	78fa      	ldrb	r2, [r7, #3]
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	4613      	mov	r3, r2
 8005a84:	011b      	lsls	r3, r3, #4
 8005a86:	1a9b      	subs	r3, r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	440b      	add	r3, r1
 8005a8c:	3344      	adds	r3, #68	@ 0x44
 8005a8e:	2200      	movs	r2, #0
 8005a90:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005a92:	78fa      	ldrb	r2, [r7, #3]
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	4613      	mov	r3, r2
 8005a98:	011b      	lsls	r3, r3, #4
 8005a9a:	1a9b      	subs	r3, r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	440b      	add	r3, r1
 8005aa0:	334c      	adds	r3, #76	@ 0x4c
 8005aa2:	2204      	movs	r2, #4
 8005aa4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005aa6:	e022      	b.n	8005aee <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005aa8:	78fa      	ldrb	r2, [r7, #3]
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	4613      	mov	r3, r2
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	1a9b      	subs	r3, r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	334c      	adds	r3, #76	@ 0x4c
 8005ab8:	2202      	movs	r2, #2
 8005aba:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005abc:	78fb      	ldrb	r3, [r7, #3]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005ad2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ada:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005adc:	78fb      	ldrb	r3, [r7, #3]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ae8:	461a      	mov	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005aee:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005af0:	78fa      	ldrb	r2, [r7, #3]
 8005af2:	6879      	ldr	r1, [r7, #4]
 8005af4:	4613      	mov	r3, r2
 8005af6:	011b      	lsls	r3, r3, #4
 8005af8:	1a9b      	subs	r3, r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	440b      	add	r3, r1
 8005afe:	334c      	adds	r3, #76	@ 0x4c
 8005b00:	781a      	ldrb	r2, [r3, #0]
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	4619      	mov	r1, r3
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f00c fe8c 	bl	8012824 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005b0c:	e002      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005b0e:	bf00      	nop
 8005b10:	e000      	b.n	8005b14 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005b12:	bf00      	nop
  }
}
 8005b14:	3718      	adds	r7, #24
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b08a      	sub	sp, #40	@ 0x28
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	f003 030f 	and.w	r3, r3, #15
 8005b3a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	0c5b      	lsrs	r3, r3, #17
 8005b40:	f003 030f 	and.w	r3, r3, #15
 8005b44:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	091b      	lsrs	r3, r3, #4
 8005b4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b4e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d004      	beq.n	8005b60 <HCD_RXQLVL_IRQHandler+0x46>
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b05      	cmp	r3, #5
 8005b5a:	f000 80b6 	beq.w	8005cca <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005b5e:	e0b7      	b.n	8005cd0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	f000 80b3 	beq.w	8005cce <HCD_RXQLVL_IRQHandler+0x1b4>
 8005b68:	6879      	ldr	r1, [r7, #4]
 8005b6a:	69ba      	ldr	r2, [r7, #24]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	011b      	lsls	r3, r3, #4
 8005b70:	1a9b      	subs	r3, r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	440b      	add	r3, r1
 8005b76:	332c      	adds	r3, #44	@ 0x2c
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f000 80a7 	beq.w	8005cce <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005b80:	6879      	ldr	r1, [r7, #4]
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	4613      	mov	r3, r2
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	1a9b      	subs	r3, r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	440b      	add	r3, r1
 8005b8e:	3338      	adds	r3, #56	@ 0x38
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	18d1      	adds	r1, r2, r3
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	69ba      	ldr	r2, [r7, #24]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	1a9b      	subs	r3, r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	4403      	add	r3, r0
 8005ba4:	3334      	adds	r3, #52	@ 0x34
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4299      	cmp	r1, r3
 8005baa:	f200 8083 	bhi.w	8005cb4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6818      	ldr	r0, [r3, #0]
 8005bb2:	6879      	ldr	r1, [r7, #4]
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	1a9b      	subs	r3, r3, r2
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	440b      	add	r3, r1
 8005bc0:	332c      	adds	r3, #44	@ 0x2c
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	b292      	uxth	r2, r2
 8005bc8:	4619      	mov	r1, r3
 8005bca:	f004 ff45 	bl	800aa58 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005bce:	6879      	ldr	r1, [r7, #4]
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	011b      	lsls	r3, r3, #4
 8005bd6:	1a9b      	subs	r3, r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	440b      	add	r3, r1
 8005bdc:	332c      	adds	r3, #44	@ 0x2c
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	18d1      	adds	r1, r2, r3
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	69ba      	ldr	r2, [r7, #24]
 8005be8:	4613      	mov	r3, r2
 8005bea:	011b      	lsls	r3, r3, #4
 8005bec:	1a9b      	subs	r3, r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4403      	add	r3, r0
 8005bf2:	332c      	adds	r3, #44	@ 0x2c
 8005bf4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005bf6:	6879      	ldr	r1, [r7, #4]
 8005bf8:	69ba      	ldr	r2, [r7, #24]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	1a9b      	subs	r3, r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	440b      	add	r3, r1
 8005c04:	3338      	adds	r3, #56	@ 0x38
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	18d1      	adds	r1, r2, r3
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	4613      	mov	r3, r2
 8005c12:	011b      	lsls	r3, r3, #4
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4403      	add	r3, r0
 8005c1a:	3338      	adds	r3, #56	@ 0x38
 8005c1c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	6a3b      	ldr	r3, [r7, #32]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	0cdb      	lsrs	r3, r3, #19
 8005c2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c32:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005c34:	6879      	ldr	r1, [r7, #4]
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	011b      	lsls	r3, r3, #4
 8005c3c:	1a9b      	subs	r3, r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	440b      	add	r3, r1
 8005c42:	3328      	adds	r3, #40	@ 0x28
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	461a      	mov	r2, r3
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d13f      	bne.n	8005cce <HCD_RXQLVL_IRQHandler+0x1b4>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d03c      	beq.n	8005cce <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005c6a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c72:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c80:	461a      	mov	r2, r3
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005c86:	6879      	ldr	r1, [r7, #4]
 8005c88:	69ba      	ldr	r2, [r7, #24]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	1a9b      	subs	r3, r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	440b      	add	r3, r1
 8005c94:	333c      	adds	r3, #60	@ 0x3c
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	f083 0301 	eor.w	r3, r3, #1
 8005c9c:	b2d8      	uxtb	r0, r3
 8005c9e:	6879      	ldr	r1, [r7, #4]
 8005ca0:	69ba      	ldr	r2, [r7, #24]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	011b      	lsls	r3, r3, #4
 8005ca6:	1a9b      	subs	r3, r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	440b      	add	r3, r1
 8005cac:	333c      	adds	r3, #60	@ 0x3c
 8005cae:	4602      	mov	r2, r0
 8005cb0:	701a      	strb	r2, [r3, #0]
      break;
 8005cb2:	e00c      	b.n	8005cce <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	011b      	lsls	r3, r3, #4
 8005cbc:	1a9b      	subs	r3, r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	440b      	add	r3, r1
 8005cc2:	334c      	adds	r3, #76	@ 0x4c
 8005cc4:	2204      	movs	r2, #4
 8005cc6:	701a      	strb	r2, [r3, #0]
      break;
 8005cc8:	e001      	b.n	8005cce <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005cca:	bf00      	nop
 8005ccc:	e000      	b.n	8005cd0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005cce:	bf00      	nop
  }
}
 8005cd0:	bf00      	nop
 8005cd2:	3728      	adds	r7, #40	@ 0x28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d04:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d10b      	bne.n	8005d28 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d102      	bne.n	8005d20 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f00c fd66 	bl	80127ec <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f043 0302 	orr.w	r3, r3, #2
 8005d26:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f003 0308 	and.w	r3, r3, #8
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d132      	bne.n	8005d98 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f043 0308 	orr.w	r3, r3, #8
 8005d38:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d126      	bne.n	8005d92 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	7a5b      	ldrb	r3, [r3, #9]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d113      	bne.n	8005d74 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005d52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d56:	d106      	bne.n	8005d66 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2102      	movs	r1, #2
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f005 f810 	bl	800ad84 <USB_InitFSLSPClkSel>
 8005d64:	e011      	b.n	8005d8a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f005 f809 	bl	800ad84 <USB_InitFSLSPClkSel>
 8005d72:	e00a      	b.n	8005d8a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	79db      	ldrb	r3, [r3, #7]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d106      	bne.n	8005d8a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d82:	461a      	mov	r2, r3
 8005d84:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005d88:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f00c fd5c 	bl	8012848 <HAL_HCD_PortEnabled_Callback>
 8005d90:	e002      	b.n	8005d98 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f00c fd66 	bl	8012864 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f003 0320 	and.w	r3, r3, #32
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	d103      	bne.n	8005daa <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f043 0320 	orr.w	r3, r3, #32
 8005da8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005db0:	461a      	mov	r2, r3
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	6013      	str	r3, [r2, #0]
}
 8005db6:	bf00      	nop
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
	...

08005dc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e12b      	b.n	800602a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d106      	bne.n	8005dec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f7fb fc9a 	bl	8001720 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2224      	movs	r2, #36	@ 0x24
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f022 0201 	bic.w	r2, r2, #1
 8005e02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e24:	f002 fd80 	bl	8008928 <HAL_RCC_GetPCLK1Freq>
 8005e28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	4a81      	ldr	r2, [pc, #516]	@ (8006034 <HAL_I2C_Init+0x274>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d807      	bhi.n	8005e44 <HAL_I2C_Init+0x84>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4a80      	ldr	r2, [pc, #512]	@ (8006038 <HAL_I2C_Init+0x278>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	bf94      	ite	ls
 8005e3c:	2301      	movls	r3, #1
 8005e3e:	2300      	movhi	r3, #0
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	e006      	b.n	8005e52 <HAL_I2C_Init+0x92>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	4a7d      	ldr	r2, [pc, #500]	@ (800603c <HAL_I2C_Init+0x27c>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	bf94      	ite	ls
 8005e4c:	2301      	movls	r3, #1
 8005e4e:	2300      	movhi	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e0e7      	b.n	800602a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	4a78      	ldr	r2, [pc, #480]	@ (8006040 <HAL_I2C_Init+0x280>)
 8005e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e62:	0c9b      	lsrs	r3, r3, #18
 8005e64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	430a      	orrs	r2, r1
 8005e78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	4a6a      	ldr	r2, [pc, #424]	@ (8006034 <HAL_I2C_Init+0x274>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d802      	bhi.n	8005e94 <HAL_I2C_Init+0xd4>
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	3301      	adds	r3, #1
 8005e92:	e009      	b.n	8005ea8 <HAL_I2C_Init+0xe8>
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005e9a:	fb02 f303 	mul.w	r3, r2, r3
 8005e9e:	4a69      	ldr	r2, [pc, #420]	@ (8006044 <HAL_I2C_Init+0x284>)
 8005ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea4:	099b      	lsrs	r3, r3, #6
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	6812      	ldr	r2, [r2, #0]
 8005eac:	430b      	orrs	r3, r1
 8005eae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005eba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	495c      	ldr	r1, [pc, #368]	@ (8006034 <HAL_I2C_Init+0x274>)
 8005ec4:	428b      	cmp	r3, r1
 8005ec6:	d819      	bhi.n	8005efc <HAL_I2C_Init+0x13c>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	1e59      	subs	r1, r3, #1
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ed6:	1c59      	adds	r1, r3, #1
 8005ed8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005edc:	400b      	ands	r3, r1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_I2C_Init+0x138>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	1e59      	subs	r1, r3, #1
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ef6:	e051      	b.n	8005f9c <HAL_I2C_Init+0x1dc>
 8005ef8:	2304      	movs	r3, #4
 8005efa:	e04f      	b.n	8005f9c <HAL_I2C_Init+0x1dc>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d111      	bne.n	8005f28 <HAL_I2C_Init+0x168>
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	1e58      	subs	r0, r3, #1
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6859      	ldr	r1, [r3, #4]
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	005b      	lsls	r3, r3, #1
 8005f10:	440b      	add	r3, r1
 8005f12:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f16:	3301      	adds	r3, #1
 8005f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	bf0c      	ite	eq
 8005f20:	2301      	moveq	r3, #1
 8005f22:	2300      	movne	r3, #0
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	e012      	b.n	8005f4e <HAL_I2C_Init+0x18e>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	1e58      	subs	r0, r3, #1
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6859      	ldr	r1, [r3, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	440b      	add	r3, r1
 8005f36:	0099      	lsls	r1, r3, #2
 8005f38:	440b      	add	r3, r1
 8005f3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f3e:	3301      	adds	r3, #1
 8005f40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	bf0c      	ite	eq
 8005f48:	2301      	moveq	r3, #1
 8005f4a:	2300      	movne	r3, #0
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <HAL_I2C_Init+0x196>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e022      	b.n	8005f9c <HAL_I2C_Init+0x1dc>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10e      	bne.n	8005f7c <HAL_I2C_Init+0x1bc>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	1e58      	subs	r0, r3, #1
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6859      	ldr	r1, [r3, #4]
 8005f66:	460b      	mov	r3, r1
 8005f68:	005b      	lsls	r3, r3, #1
 8005f6a:	440b      	add	r3, r1
 8005f6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f70:	3301      	adds	r3, #1
 8005f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f7a:	e00f      	b.n	8005f9c <HAL_I2C_Init+0x1dc>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	1e58      	subs	r0, r3, #1
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6859      	ldr	r1, [r3, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	440b      	add	r3, r1
 8005f8a:	0099      	lsls	r1, r3, #2
 8005f8c:	440b      	add	r3, r1
 8005f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f92:	3301      	adds	r3, #1
 8005f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f9c:	6879      	ldr	r1, [r7, #4]
 8005f9e:	6809      	ldr	r1, [r1, #0]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69da      	ldr	r2, [r3, #28]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005fca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	6911      	ldr	r1, [r2, #16]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	68d2      	ldr	r2, [r2, #12]
 8005fd6:	4311      	orrs	r1, r2
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	6812      	ldr	r2, [r2, #0]
 8005fdc:	430b      	orrs	r3, r1
 8005fde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	695a      	ldr	r2, [r3, #20]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2220      	movs	r2, #32
 8006016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	000186a0 	.word	0x000186a0
 8006038:	001e847f 	.word	0x001e847f
 800603c:	003d08ff 	.word	0x003d08ff
 8006040:	431bde83 	.word	0x431bde83
 8006044:	10624dd3 	.word	0x10624dd3

08006048 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b088      	sub	sp, #32
 800604c:	af02      	add	r7, sp, #8
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	607a      	str	r2, [r7, #4]
 8006052:	461a      	mov	r2, r3
 8006054:	460b      	mov	r3, r1
 8006056:	817b      	strh	r3, [r7, #10]
 8006058:	4613      	mov	r3, r2
 800605a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800605c:	f7fc feb2 	bl	8002dc4 <HAL_GetTick>
 8006060:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b20      	cmp	r3, #32
 800606c:	f040 80e0 	bne.w	8006230 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	2319      	movs	r3, #25
 8006076:	2201      	movs	r2, #1
 8006078:	4970      	ldr	r1, [pc, #448]	@ (800623c <HAL_I2C_Master_Transmit+0x1f4>)
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f001 f90e 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006086:	2302      	movs	r3, #2
 8006088:	e0d3      	b.n	8006232 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006090:	2b01      	cmp	r3, #1
 8006092:	d101      	bne.n	8006098 <HAL_I2C_Master_Transmit+0x50>
 8006094:	2302      	movs	r3, #2
 8006096:	e0cc      	b.n	8006232 <HAL_I2C_Master_Transmit+0x1ea>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d007      	beq.n	80060be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f042 0201 	orr.w	r2, r2, #1
 80060bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2221      	movs	r2, #33	@ 0x21
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2210      	movs	r2, #16
 80060da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	893a      	ldrh	r2, [r7, #8]
 80060ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4a50      	ldr	r2, [pc, #320]	@ (8006240 <HAL_I2C_Master_Transmit+0x1f8>)
 80060fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006100:	8979      	ldrh	r1, [r7, #10]
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	6a3a      	ldr	r2, [r7, #32]
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 fdfa 	bl	8006d00 <I2C_MasterRequestWrite>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e08d      	b.n	8006232 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006116:	2300      	movs	r3, #0
 8006118:	613b      	str	r3, [r7, #16]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	613b      	str	r3, [r7, #16]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	699b      	ldr	r3, [r3, #24]
 8006128:	613b      	str	r3, [r7, #16]
 800612a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800612c:	e066      	b.n	80061fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	6a39      	ldr	r1, [r7, #32]
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f001 f9cc 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00d      	beq.n	800615a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006142:	2b04      	cmp	r3, #4
 8006144:	d107      	bne.n	8006156 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006154:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e06b      	b.n	8006232 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615e:	781a      	ldrb	r2, [r3, #0]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616a:	1c5a      	adds	r2, r3, #1
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006174:	b29b      	uxth	r3, r3
 8006176:	3b01      	subs	r3, #1
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006182:	3b01      	subs	r3, #1
 8006184:	b29a      	uxth	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	f003 0304 	and.w	r3, r3, #4
 8006194:	2b04      	cmp	r3, #4
 8006196:	d11b      	bne.n	80061d0 <HAL_I2C_Master_Transmit+0x188>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800619c:	2b00      	cmp	r3, #0
 800619e:	d017      	beq.n	80061d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a4:	781a      	ldrb	r2, [r3, #0]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	3b01      	subs	r3, #1
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061c8:	3b01      	subs	r3, #1
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	6a39      	ldr	r1, [r7, #32]
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f001 f9c3 	bl	8007560 <I2C_WaitOnBTFFlagUntilTimeout>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00d      	beq.n	80061fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d107      	bne.n	80061f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e01a      	b.n	8006232 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006200:	2b00      	cmp	r3, #0
 8006202:	d194      	bne.n	800612e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800622c:	2300      	movs	r3, #0
 800622e:	e000      	b.n	8006232 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006230:	2302      	movs	r3, #2
  }
}
 8006232:	4618      	mov	r0, r3
 8006234:	3718      	adds	r7, #24
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	00100002 	.word	0x00100002
 8006240:	ffff0000 	.word	0xffff0000

08006244 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08c      	sub	sp, #48	@ 0x30
 8006248:	af02      	add	r7, sp, #8
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	607a      	str	r2, [r7, #4]
 800624e:	461a      	mov	r2, r3
 8006250:	460b      	mov	r3, r1
 8006252:	817b      	strh	r3, [r7, #10]
 8006254:	4613      	mov	r3, r2
 8006256:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006258:	f7fc fdb4 	bl	8002dc4 <HAL_GetTick>
 800625c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b20      	cmp	r3, #32
 8006268:	f040 8217 	bne.w	800669a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800626c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	2319      	movs	r3, #25
 8006272:	2201      	movs	r2, #1
 8006274:	497c      	ldr	r1, [pc, #496]	@ (8006468 <HAL_I2C_Master_Receive+0x224>)
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f001 f810 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006282:	2302      	movs	r3, #2
 8006284:	e20a      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_I2C_Master_Receive+0x50>
 8006290:	2302      	movs	r3, #2
 8006292:	e203      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d007      	beq.n	80062ba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f042 0201 	orr.w	r2, r2, #1
 80062b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2222      	movs	r2, #34	@ 0x22
 80062ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2210      	movs	r2, #16
 80062d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	893a      	ldrh	r2, [r7, #8]
 80062ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	4a5c      	ldr	r2, [pc, #368]	@ (800646c <HAL_I2C_Master_Receive+0x228>)
 80062fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80062fc:	8979      	ldrh	r1, [r7, #10]
 80062fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006300:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 fd7e 	bl	8006e04 <I2C_MasterRequestRead>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e1c4      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006316:	2b00      	cmp	r3, #0
 8006318:	d113      	bne.n	8006342 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800631a:	2300      	movs	r3, #0
 800631c:	623b      	str	r3, [r7, #32]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	695b      	ldr	r3, [r3, #20]
 8006324:	623b      	str	r3, [r7, #32]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	699b      	ldr	r3, [r3, #24]
 800632c:	623b      	str	r3, [r7, #32]
 800632e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	e198      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006346:	2b01      	cmp	r3, #1
 8006348:	d11b      	bne.n	8006382 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006358:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800635a:	2300      	movs	r3, #0
 800635c:	61fb      	str	r3, [r7, #28]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	61fb      	str	r3, [r7, #28]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	61fb      	str	r3, [r7, #28]
 800636e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800637e:	601a      	str	r2, [r3, #0]
 8006380:	e178      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006386:	2b02      	cmp	r3, #2
 8006388:	d11b      	bne.n	80063c2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006398:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063aa:	2300      	movs	r3, #0
 80063ac:	61bb      	str	r3, [r7, #24]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	61bb      	str	r3, [r7, #24]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	61bb      	str	r3, [r7, #24]
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	e158      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80063d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063d2:	2300      	movs	r3, #0
 80063d4:	617b      	str	r3, [r7, #20]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	617b      	str	r3, [r7, #20]
 80063e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80063e8:	e144      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	f200 80f1 	bhi.w	80065d6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d123      	bne.n	8006444 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f001 f8f5 	bl	80075f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e145      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	691a      	ldr	r2, [r3, #16]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	b2d2      	uxtb	r2, r2
 800641c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006422:	1c5a      	adds	r2, r3, #1
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800642c:	3b01      	subs	r3, #1
 800642e:	b29a      	uxth	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006438:	b29b      	uxth	r3, r3
 800643a:	3b01      	subs	r3, #1
 800643c:	b29a      	uxth	r2, r3
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006442:	e117      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006448:	2b02      	cmp	r3, #2
 800644a:	d14e      	bne.n	80064ea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800644c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006452:	2200      	movs	r2, #0
 8006454:	4906      	ldr	r1, [pc, #24]	@ (8006470 <HAL_I2C_Master_Receive+0x22c>)
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f000 ff20 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d008      	beq.n	8006474 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e11a      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
 8006466:	bf00      	nop
 8006468:	00100002 	.word	0x00100002
 800646c:	ffff0000 	.word	0xffff0000
 8006470:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006482:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	691a      	ldr	r2, [r3, #16]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800648e:	b2d2      	uxtb	r2, r2
 8006490:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	691a      	ldr	r2, [r3, #16]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c0:	b2d2      	uxtb	r2, r2
 80064c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064d2:	3b01      	subs	r3, #1
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064e8:	e0c4      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f0:	2200      	movs	r2, #0
 80064f2:	496c      	ldr	r1, [pc, #432]	@ (80066a4 <HAL_I2C_Master_Receive+0x460>)
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 fed1 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e0cb      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006512:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	691a      	ldr	r2, [r3, #16]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651e:	b2d2      	uxtb	r2, r2
 8006520:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006530:	3b01      	subs	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800653c:	b29b      	uxth	r3, r3
 800653e:	3b01      	subs	r3, #1
 8006540:	b29a      	uxth	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	2200      	movs	r2, #0
 800654e:	4955      	ldr	r1, [pc, #340]	@ (80066a4 <HAL_I2C_Master_Receive+0x460>)
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 fea3 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d001      	beq.n	8006560 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e09d      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800656e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	691a      	ldr	r2, [r3, #16]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657a:	b2d2      	uxtb	r2, r2
 800657c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006582:	1c5a      	adds	r2, r3, #1
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800658c:	3b01      	subs	r3, #1
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006598:	b29b      	uxth	r3, r3
 800659a:	3b01      	subs	r3, #1
 800659c:	b29a      	uxth	r2, r3
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	691a      	ldr	r2, [r3, #16]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ac:	b2d2      	uxtb	r2, r2
 80065ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b4:	1c5a      	adds	r2, r3, #1
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80065d4:	e04e      	b.n	8006674 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f001 f808 	bl	80075f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e058      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	691a      	ldr	r2, [r3, #16]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f4:	b2d2      	uxtb	r2, r2
 80065f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fc:	1c5a      	adds	r2, r3, #1
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006606:	3b01      	subs	r3, #1
 8006608:	b29a      	uxth	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006612:	b29b      	uxth	r3, r3
 8006614:	3b01      	subs	r3, #1
 8006616:	b29a      	uxth	r2, r3
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	f003 0304 	and.w	r3, r3, #4
 8006626:	2b04      	cmp	r3, #4
 8006628:	d124      	bne.n	8006674 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800662e:	2b03      	cmp	r3, #3
 8006630:	d107      	bne.n	8006642 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006640:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	691a      	ldr	r2, [r3, #16]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664c:	b2d2      	uxtb	r2, r2
 800664e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006654:	1c5a      	adds	r2, r3, #1
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006678:	2b00      	cmp	r3, #0
 800667a:	f47f aeb6 	bne.w	80063ea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2220      	movs	r2, #32
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	e000      	b.n	800669c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800669a:	2302      	movs	r3, #2
  }
}
 800669c:	4618      	mov	r0, r3
 800669e:	3728      	adds	r7, #40	@ 0x28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	00010004 	.word	0x00010004

080066a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b088      	sub	sp, #32
 80066ac:	af02      	add	r7, sp, #8
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	4608      	mov	r0, r1
 80066b2:	4611      	mov	r1, r2
 80066b4:	461a      	mov	r2, r3
 80066b6:	4603      	mov	r3, r0
 80066b8:	817b      	strh	r3, [r7, #10]
 80066ba:	460b      	mov	r3, r1
 80066bc:	813b      	strh	r3, [r7, #8]
 80066be:	4613      	mov	r3, r2
 80066c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066c2:	f7fc fb7f 	bl	8002dc4 <HAL_GetTick>
 80066c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	2b20      	cmp	r3, #32
 80066d2:	f040 80d9 	bne.w	8006888 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	2319      	movs	r3, #25
 80066dc:	2201      	movs	r2, #1
 80066de:	496d      	ldr	r1, [pc, #436]	@ (8006894 <HAL_I2C_Mem_Write+0x1ec>)
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 fddb 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80066ec:	2302      	movs	r3, #2
 80066ee:	e0cc      	b.n	800688a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_I2C_Mem_Write+0x56>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e0c5      	b.n	800688a <HAL_I2C_Mem_Write+0x1e2>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b01      	cmp	r3, #1
 8006712:	d007      	beq.n	8006724 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f042 0201 	orr.w	r2, r2, #1
 8006722:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006732:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2221      	movs	r2, #33	@ 0x21
 8006738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2240      	movs	r2, #64	@ 0x40
 8006740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a3a      	ldr	r2, [r7, #32]
 800674e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006754:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800675a:	b29a      	uxth	r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	4a4d      	ldr	r2, [pc, #308]	@ (8006898 <HAL_I2C_Mem_Write+0x1f0>)
 8006764:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006766:	88f8      	ldrh	r0, [r7, #6]
 8006768:	893a      	ldrh	r2, [r7, #8]
 800676a:	8979      	ldrh	r1, [r7, #10]
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	9301      	str	r3, [sp, #4]
 8006770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	4603      	mov	r3, r0
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 fc12 	bl	8006fa0 <I2C_RequestMemoryWrite>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d052      	beq.n	8006828 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e081      	b.n	800688a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f000 fea0 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00d      	beq.n	80067b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	2b04      	cmp	r3, #4
 800679c:	d107      	bne.n	80067ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e06b      	b.n	800688a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b6:	781a      	ldrb	r2, [r3, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c2:	1c5a      	adds	r2, r3, #1
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b01      	subs	r3, #1
 80067dc:	b29a      	uxth	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	f003 0304 	and.w	r3, r3, #4
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	d11b      	bne.n	8006828 <HAL_I2C_Mem_Write+0x180>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d017      	beq.n	8006828 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067fc:	781a      	ldrb	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006808:	1c5a      	adds	r2, r3, #1
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006812:	3b01      	subs	r3, #1
 8006814:	b29a      	uxth	r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800681e:	b29b      	uxth	r3, r3
 8006820:	3b01      	subs	r3, #1
 8006822:	b29a      	uxth	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1aa      	bne.n	8006786 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 fe93 	bl	8007560 <I2C_WaitOnBTFFlagUntilTimeout>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00d      	beq.n	800685c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006844:	2b04      	cmp	r3, #4
 8006846:	d107      	bne.n	8006858 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006856:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e016      	b.n	800688a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800686a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006884:	2300      	movs	r3, #0
 8006886:	e000      	b.n	800688a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006888:	2302      	movs	r3, #2
  }
}
 800688a:	4618      	mov	r0, r3
 800688c:	3718      	adds	r7, #24
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	00100002 	.word	0x00100002
 8006898:	ffff0000 	.word	0xffff0000

0800689c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b08c      	sub	sp, #48	@ 0x30
 80068a0:	af02      	add	r7, sp, #8
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	4608      	mov	r0, r1
 80068a6:	4611      	mov	r1, r2
 80068a8:	461a      	mov	r2, r3
 80068aa:	4603      	mov	r3, r0
 80068ac:	817b      	strh	r3, [r7, #10]
 80068ae:	460b      	mov	r3, r1
 80068b0:	813b      	strh	r3, [r7, #8]
 80068b2:	4613      	mov	r3, r2
 80068b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80068b6:	f7fc fa85 	bl	8002dc4 <HAL_GetTick>
 80068ba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b20      	cmp	r3, #32
 80068c6:	f040 8214 	bne.w	8006cf2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	2319      	movs	r3, #25
 80068d0:	2201      	movs	r2, #1
 80068d2:	497b      	ldr	r1, [pc, #492]	@ (8006ac0 <HAL_I2C_Mem_Read+0x224>)
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f000 fce1 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80068e0:	2302      	movs	r3, #2
 80068e2:	e207      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d101      	bne.n	80068f2 <HAL_I2C_Mem_Read+0x56>
 80068ee:	2302      	movs	r3, #2
 80068f0:	e200      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	2b01      	cmp	r3, #1
 8006906:	d007      	beq.n	8006918 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f042 0201 	orr.w	r2, r2, #1
 8006916:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006926:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2222      	movs	r2, #34	@ 0x22
 800692c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2240      	movs	r2, #64	@ 0x40
 8006934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006942:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006948:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800694e:	b29a      	uxth	r2, r3
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4a5b      	ldr	r2, [pc, #364]	@ (8006ac4 <HAL_I2C_Mem_Read+0x228>)
 8006958:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800695a:	88f8      	ldrh	r0, [r7, #6]
 800695c:	893a      	ldrh	r2, [r7, #8]
 800695e:	8979      	ldrh	r1, [r7, #10]
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	9301      	str	r3, [sp, #4]
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	4603      	mov	r3, r0
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f000 fbae 	bl	80070cc <I2C_RequestMemoryRead>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d001      	beq.n	800697a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e1bc      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800697e:	2b00      	cmp	r3, #0
 8006980:	d113      	bne.n	80069aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006982:	2300      	movs	r3, #0
 8006984:	623b      	str	r3, [r7, #32]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	695b      	ldr	r3, [r3, #20]
 800698c:	623b      	str	r3, [r7, #32]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	699b      	ldr	r3, [r3, #24]
 8006994:	623b      	str	r3, [r7, #32]
 8006996:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069a6:	601a      	str	r2, [r3, #0]
 80069a8:	e190      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d11b      	bne.n	80069ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069c2:	2300      	movs	r3, #0
 80069c4:	61fb      	str	r3, [r7, #28]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	695b      	ldr	r3, [r3, #20]
 80069cc:	61fb      	str	r3, [r7, #28]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	61fb      	str	r3, [r7, #28]
 80069d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069e6:	601a      	str	r2, [r3, #0]
 80069e8:	e170      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d11b      	bne.n	8006a2a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a00:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a12:	2300      	movs	r3, #0
 8006a14:	61bb      	str	r3, [r7, #24]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	695b      	ldr	r3, [r3, #20]
 8006a1c:	61bb      	str	r3, [r7, #24]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	61bb      	str	r3, [r7, #24]
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	e150      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	617b      	str	r3, [r7, #20]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	617b      	str	r3, [r7, #20]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	617b      	str	r3, [r7, #20]
 8006a3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006a40:	e144      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a46:	2b03      	cmp	r3, #3
 8006a48:	f200 80f1 	bhi.w	8006c2e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d123      	bne.n	8006a9c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a56:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 fdc9 	bl	80075f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d001      	beq.n	8006a68 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e145      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	691a      	ldr	r2, [r3, #16]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	3b01      	subs	r3, #1
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a9a:	e117      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d14e      	bne.n	8006b42 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aaa:	2200      	movs	r2, #0
 8006aac:	4906      	ldr	r1, [pc, #24]	@ (8006ac8 <HAL_I2C_Mem_Read+0x22c>)
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f000 fbf4 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d008      	beq.n	8006acc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e11a      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
 8006abe:	bf00      	nop
 8006ac0:	00100002 	.word	0x00100002
 8006ac4:	ffff0000 	.word	0xffff0000
 8006ac8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ada:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	691a      	ldr	r2, [r3, #16]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae6:	b2d2      	uxtb	r2, r2
 8006ae8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aee:	1c5a      	adds	r2, r3, #1
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006af8:	3b01      	subs	r3, #1
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	691a      	ldr	r2, [r3, #16]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b18:	b2d2      	uxtb	r2, r2
 8006b1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	b29a      	uxth	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006b40:	e0c4      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b48:	2200      	movs	r2, #0
 8006b4a:	496c      	ldr	r1, [pc, #432]	@ (8006cfc <HAL_I2C_Mem_Read+0x460>)
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f000 fba5 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d001      	beq.n	8006b5c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e0cb      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	691a      	ldr	r2, [r3, #16]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b76:	b2d2      	uxtb	r2, r2
 8006b78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7e:	1c5a      	adds	r2, r3, #1
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	3b01      	subs	r3, #1
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	4955      	ldr	r1, [pc, #340]	@ (8006cfc <HAL_I2C_Mem_Read+0x460>)
 8006ba8:	68f8      	ldr	r0, [r7, #12]
 8006baa:	f000 fb77 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e09d      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	691a      	ldr	r2, [r3, #16]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd2:	b2d2      	uxtb	r2, r2
 8006bd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bda:	1c5a      	adds	r2, r3, #1
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006be4:	3b01      	subs	r3, #1
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	b29a      	uxth	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	691a      	ldr	r2, [r3, #16]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c04:	b2d2      	uxtb	r2, r2
 8006c06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c0c:	1c5a      	adds	r2, r3, #1
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c16:	3b01      	subs	r3, #1
 8006c18:	b29a      	uxth	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006c2c:	e04e      	b.n	8006ccc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c30:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 fcdc 	bl	80075f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e058      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	691a      	ldr	r2, [r3, #16]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4c:	b2d2      	uxtb	r2, r2
 8006c4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	f003 0304 	and.w	r3, r3, #4
 8006c7e:	2b04      	cmp	r3, #4
 8006c80:	d124      	bne.n	8006ccc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c86:	2b03      	cmp	r3, #3
 8006c88:	d107      	bne.n	8006c9a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c98:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca4:	b2d2      	uxtb	r2, r2
 8006ca6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cac:	1c5a      	adds	r2, r3, #1
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	3b01      	subs	r3, #1
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f47f aeb6 	bne.w	8006a42 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	e000      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006cf2:	2302      	movs	r3, #2
  }
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3728      	adds	r7, #40	@ 0x28
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	00010004 	.word	0x00010004

08006d00 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b088      	sub	sp, #32
 8006d04:	af02      	add	r7, sp, #8
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	607a      	str	r2, [r7, #4]
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	2b08      	cmp	r3, #8
 8006d1a:	d006      	beq.n	8006d2a <I2C_MasterRequestWrite+0x2a>
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d003      	beq.n	8006d2a <I2C_MasterRequestWrite+0x2a>
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d28:	d108      	bne.n	8006d3c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d38:	601a      	str	r2, [r3, #0]
 8006d3a:	e00b      	b.n	8006d54 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d40:	2b12      	cmp	r3, #18
 8006d42:	d107      	bne.n	8006d54 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d52:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	9300      	str	r3, [sp, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 fa9b 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00d      	beq.n	8006d88 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d7a:	d103      	bne.n	8006d84 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e035      	b.n	8006df4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d90:	d108      	bne.n	8006da4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d92:	897b      	ldrh	r3, [r7, #10]
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	461a      	mov	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006da0:	611a      	str	r2, [r3, #16]
 8006da2:	e01b      	b.n	8006ddc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006da4:	897b      	ldrh	r3, [r7, #10]
 8006da6:	11db      	asrs	r3, r3, #7
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	f003 0306 	and.w	r3, r3, #6
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	f063 030f 	orn	r3, r3, #15
 8006db4:	b2da      	uxtb	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	490e      	ldr	r1, [pc, #56]	@ (8006dfc <I2C_MasterRequestWrite+0xfc>)
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 fae4 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d001      	beq.n	8006dd2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e010      	b.n	8006df4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006dd2:	897b      	ldrh	r3, [r7, #10]
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	4907      	ldr	r1, [pc, #28]	@ (8006e00 <I2C_MasterRequestWrite+0x100>)
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f000 fad4 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e000      	b.n	8006df4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006df2:	2300      	movs	r3, #0
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3718      	adds	r7, #24
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	00010008 	.word	0x00010008
 8006e00:	00010002 	.word	0x00010002

08006e04 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b088      	sub	sp, #32
 8006e08:	af02      	add	r7, sp, #8
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	607a      	str	r2, [r7, #4]
 8006e0e:	603b      	str	r3, [r7, #0]
 8006e10:	460b      	mov	r3, r1
 8006e12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e18:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e28:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	2b08      	cmp	r3, #8
 8006e2e:	d006      	beq.n	8006e3e <I2C_MasterRequestRead+0x3a>
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d003      	beq.n	8006e3e <I2C_MasterRequestRead+0x3a>
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e3c:	d108      	bne.n	8006e50 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	e00b      	b.n	8006e68 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e54:	2b11      	cmp	r3, #17
 8006e56:	d107      	bne.n	8006e68 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	9300      	str	r3, [sp, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f000 fa11 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00d      	beq.n	8006e9c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e8e:	d103      	bne.n	8006e98 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e079      	b.n	8006f90 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ea4:	d108      	bne.n	8006eb8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ea6:	897b      	ldrh	r3, [r7, #10]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	f043 0301 	orr.w	r3, r3, #1
 8006eae:	b2da      	uxtb	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	611a      	str	r2, [r3, #16]
 8006eb6:	e05f      	b.n	8006f78 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006eb8:	897b      	ldrh	r3, [r7, #10]
 8006eba:	11db      	asrs	r3, r3, #7
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	f003 0306 	and.w	r3, r3, #6
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	f063 030f 	orn	r3, r3, #15
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	4930      	ldr	r1, [pc, #192]	@ (8006f98 <I2C_MasterRequestRead+0x194>)
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f000 fa5a 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e054      	b.n	8006f90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006ee6:	897b      	ldrh	r3, [r7, #10]
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	4929      	ldr	r1, [pc, #164]	@ (8006f9c <I2C_MasterRequestRead+0x198>)
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 fa4a 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e044      	b.n	8006f90 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f06:	2300      	movs	r3, #0
 8006f08:	613b      	str	r3, [r7, #16]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	699b      	ldr	r3, [r3, #24]
 8006f18:	613b      	str	r3, [r7, #16]
 8006f1a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f2a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f000 f9af 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00d      	beq.n	8006f60 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f52:	d103      	bne.n	8006f5c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f5a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e017      	b.n	8006f90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006f60:	897b      	ldrh	r3, [r7, #10]
 8006f62:	11db      	asrs	r3, r3, #7
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	f003 0306 	and.w	r3, r3, #6
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	f063 030e 	orn	r3, r3, #14
 8006f70:	b2da      	uxtb	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	4907      	ldr	r1, [pc, #28]	@ (8006f9c <I2C_MasterRequestRead+0x198>)
 8006f7e:	68f8      	ldr	r0, [r7, #12]
 8006f80:	f000 fa06 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d001      	beq.n	8006f8e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e000      	b.n	8006f90 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	00010008 	.word	0x00010008
 8006f9c:	00010002 	.word	0x00010002

08006fa0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b088      	sub	sp, #32
 8006fa4:	af02      	add	r7, sp, #8
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	4608      	mov	r0, r1
 8006faa:	4611      	mov	r1, r2
 8006fac:	461a      	mov	r2, r3
 8006fae:	4603      	mov	r3, r0
 8006fb0:	817b      	strh	r3, [r7, #10]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	813b      	strh	r3, [r7, #8]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006fc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f000 f960 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00d      	beq.n	8006ffe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ff0:	d103      	bne.n	8006ffa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e05f      	b.n	80070be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ffe:	897b      	ldrh	r3, [r7, #10]
 8007000:	b2db      	uxtb	r3, r3
 8007002:	461a      	mov	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800700c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800700e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007010:	6a3a      	ldr	r2, [r7, #32]
 8007012:	492d      	ldr	r1, [pc, #180]	@ (80070c8 <I2C_RequestMemoryWrite+0x128>)
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f000 f9bb 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800701a:	4603      	mov	r3, r0
 800701c:	2b00      	cmp	r3, #0
 800701e:	d001      	beq.n	8007024 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	e04c      	b.n	80070be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007024:	2300      	movs	r3, #0
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	617b      	str	r3, [r7, #20]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	617b      	str	r3, [r7, #20]
 8007038:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800703a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800703c:	6a39      	ldr	r1, [r7, #32]
 800703e:	68f8      	ldr	r0, [r7, #12]
 8007040:	f000 fa46 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00d      	beq.n	8007066 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800704e:	2b04      	cmp	r3, #4
 8007050:	d107      	bne.n	8007062 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007060:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e02b      	b.n	80070be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007066:	88fb      	ldrh	r3, [r7, #6]
 8007068:	2b01      	cmp	r3, #1
 800706a:	d105      	bne.n	8007078 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800706c:	893b      	ldrh	r3, [r7, #8]
 800706e:	b2da      	uxtb	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	611a      	str	r2, [r3, #16]
 8007076:	e021      	b.n	80070bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007078:	893b      	ldrh	r3, [r7, #8]
 800707a:	0a1b      	lsrs	r3, r3, #8
 800707c:	b29b      	uxth	r3, r3
 800707e:	b2da      	uxtb	r2, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007088:	6a39      	ldr	r1, [r7, #32]
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 fa20 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00d      	beq.n	80070b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800709a:	2b04      	cmp	r3, #4
 800709c:	d107      	bne.n	80070ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e005      	b.n	80070be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070b2:	893b      	ldrh	r3, [r7, #8]
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3718      	adds	r7, #24
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	00010002 	.word	0x00010002

080070cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b088      	sub	sp, #32
 80070d0:	af02      	add	r7, sp, #8
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	4608      	mov	r0, r1
 80070d6:	4611      	mov	r1, r2
 80070d8:	461a      	mov	r2, r3
 80070da:	4603      	mov	r3, r0
 80070dc:	817b      	strh	r3, [r7, #10]
 80070de:	460b      	mov	r3, r1
 80070e0:	813b      	strh	r3, [r7, #8]
 80070e2:	4613      	mov	r3, r2
 80070e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80070f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007104:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	2200      	movs	r2, #0
 800710e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f000 f8c2 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00d      	beq.n	800713a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800712c:	d103      	bne.n	8007136 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007134:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e0aa      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800713a:	897b      	ldrh	r3, [r7, #10]
 800713c:	b2db      	uxtb	r3, r3
 800713e:	461a      	mov	r2, r3
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007148:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	6a3a      	ldr	r2, [r7, #32]
 800714e:	4952      	ldr	r1, [pc, #328]	@ (8007298 <I2C_RequestMemoryRead+0x1cc>)
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f000 f91d 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d001      	beq.n	8007160 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e097      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007160:	2300      	movs	r3, #0
 8007162:	617b      	str	r3, [r7, #20]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	617b      	str	r3, [r7, #20]
 8007174:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007178:	6a39      	ldr	r1, [r7, #32]
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f000 f9a8 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00d      	beq.n	80071a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718a:	2b04      	cmp	r3, #4
 800718c:	d107      	bne.n	800719e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800719c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e076      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80071a2:	88fb      	ldrh	r3, [r7, #6]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d105      	bne.n	80071b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071a8:	893b      	ldrh	r3, [r7, #8]
 80071aa:	b2da      	uxtb	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	611a      	str	r2, [r3, #16]
 80071b2:	e021      	b.n	80071f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80071b4:	893b      	ldrh	r3, [r7, #8]
 80071b6:	0a1b      	lsrs	r3, r3, #8
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071c4:	6a39      	ldr	r1, [r7, #32]
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	f000 f982 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00d      	beq.n	80071ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d107      	bne.n	80071ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e050      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071ee:	893b      	ldrh	r3, [r7, #8]
 80071f0:	b2da      	uxtb	r2, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071fa:	6a39      	ldr	r1, [r7, #32]
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f000 f967 	bl	80074d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00d      	beq.n	8007224 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720c:	2b04      	cmp	r3, #4
 800720e:	d107      	bne.n	8007220 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800721e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e035      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007232:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	2200      	movs	r2, #0
 800723c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f000 f82b 	bl	800729c <I2C_WaitOnFlagUntilTimeout>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00d      	beq.n	8007268 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007256:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800725a:	d103      	bne.n	8007264 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007262:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e013      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007268:	897b      	ldrh	r3, [r7, #10]
 800726a:	b2db      	uxtb	r3, r3
 800726c:	f043 0301 	orr.w	r3, r3, #1
 8007270:	b2da      	uxtb	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	6a3a      	ldr	r2, [r7, #32]
 800727c:	4906      	ldr	r1, [pc, #24]	@ (8007298 <I2C_RequestMemoryRead+0x1cc>)
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f000 f886 	bl	8007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e000      	b.n	8007290 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3718      	adds	r7, #24
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	00010002 	.word	0x00010002

0800729c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	603b      	str	r3, [r7, #0]
 80072a8:	4613      	mov	r3, r2
 80072aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072ac:	e048      	b.n	8007340 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b4:	d044      	beq.n	8007340 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072b6:	f7fb fd85 	bl	8002dc4 <HAL_GetTick>
 80072ba:	4602      	mov	r2, r0
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d302      	bcc.n	80072cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d139      	bne.n	8007340 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	0c1b      	lsrs	r3, r3, #16
 80072d0:	b2db      	uxtb	r3, r3
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d10d      	bne.n	80072f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	695b      	ldr	r3, [r3, #20]
 80072dc:	43da      	mvns	r2, r3
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	4013      	ands	r3, r2
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	bf0c      	ite	eq
 80072e8:	2301      	moveq	r3, #1
 80072ea:	2300      	movne	r3, #0
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	461a      	mov	r2, r3
 80072f0:	e00c      	b.n	800730c <I2C_WaitOnFlagUntilTimeout+0x70>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	699b      	ldr	r3, [r3, #24]
 80072f8:	43da      	mvns	r2, r3
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	4013      	ands	r3, r2
 80072fe:	b29b      	uxth	r3, r3
 8007300:	2b00      	cmp	r3, #0
 8007302:	bf0c      	ite	eq
 8007304:	2301      	moveq	r3, #1
 8007306:	2300      	movne	r3, #0
 8007308:	b2db      	uxtb	r3, r3
 800730a:	461a      	mov	r2, r3
 800730c:	79fb      	ldrb	r3, [r7, #7]
 800730e:	429a      	cmp	r2, r3
 8007310:	d116      	bne.n	8007340 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2220      	movs	r2, #32
 800731c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732c:	f043 0220 	orr.w	r2, r3, #32
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e023      	b.n	8007388 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	0c1b      	lsrs	r3, r3, #16
 8007344:	b2db      	uxtb	r3, r3
 8007346:	2b01      	cmp	r3, #1
 8007348:	d10d      	bne.n	8007366 <I2C_WaitOnFlagUntilTimeout+0xca>
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	695b      	ldr	r3, [r3, #20]
 8007350:	43da      	mvns	r2, r3
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	4013      	ands	r3, r2
 8007356:	b29b      	uxth	r3, r3
 8007358:	2b00      	cmp	r3, #0
 800735a:	bf0c      	ite	eq
 800735c:	2301      	moveq	r3, #1
 800735e:	2300      	movne	r3, #0
 8007360:	b2db      	uxtb	r3, r3
 8007362:	461a      	mov	r2, r3
 8007364:	e00c      	b.n	8007380 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	699b      	ldr	r3, [r3, #24]
 800736c:	43da      	mvns	r2, r3
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	4013      	ands	r3, r2
 8007372:	b29b      	uxth	r3, r3
 8007374:	2b00      	cmp	r3, #0
 8007376:	bf0c      	ite	eq
 8007378:	2301      	moveq	r3, #1
 800737a:	2300      	movne	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	461a      	mov	r2, r3
 8007380:	79fb      	ldrb	r3, [r7, #7]
 8007382:	429a      	cmp	r2, r3
 8007384:	d093      	beq.n	80072ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	607a      	str	r2, [r7, #4]
 800739c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800739e:	e071      	b.n	8007484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	695b      	ldr	r3, [r3, #20]
 80073a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ae:	d123      	bne.n	80073f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80073c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e4:	f043 0204 	orr.w	r2, r3, #4
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e067      	b.n	80074c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073fe:	d041      	beq.n	8007484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007400:	f7fb fce0 	bl	8002dc4 <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	429a      	cmp	r2, r3
 800740e:	d302      	bcc.n	8007416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d136      	bne.n	8007484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	0c1b      	lsrs	r3, r3, #16
 800741a:	b2db      	uxtb	r3, r3
 800741c:	2b01      	cmp	r3, #1
 800741e:	d10c      	bne.n	800743a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	43da      	mvns	r2, r3
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	4013      	ands	r3, r2
 800742c:	b29b      	uxth	r3, r3
 800742e:	2b00      	cmp	r3, #0
 8007430:	bf14      	ite	ne
 8007432:	2301      	movne	r3, #1
 8007434:	2300      	moveq	r3, #0
 8007436:	b2db      	uxtb	r3, r3
 8007438:	e00b      	b.n	8007452 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	43da      	mvns	r2, r3
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	4013      	ands	r3, r2
 8007446:	b29b      	uxth	r3, r3
 8007448:	2b00      	cmp	r3, #0
 800744a:	bf14      	ite	ne
 800744c:	2301      	movne	r3, #1
 800744e:	2300      	moveq	r3, #0
 8007450:	b2db      	uxtb	r3, r3
 8007452:	2b00      	cmp	r3, #0
 8007454:	d016      	beq.n	8007484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	2200      	movs	r2, #0
 800745a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2220      	movs	r2, #32
 8007460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007470:	f043 0220 	orr.w	r2, r3, #32
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e021      	b.n	80074c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	0c1b      	lsrs	r3, r3, #16
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b01      	cmp	r3, #1
 800748c:	d10c      	bne.n	80074a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	695b      	ldr	r3, [r3, #20]
 8007494:	43da      	mvns	r2, r3
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	4013      	ands	r3, r2
 800749a:	b29b      	uxth	r3, r3
 800749c:	2b00      	cmp	r3, #0
 800749e:	bf14      	ite	ne
 80074a0:	2301      	movne	r3, #1
 80074a2:	2300      	moveq	r3, #0
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	e00b      	b.n	80074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	43da      	mvns	r2, r3
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	4013      	ands	r3, r2
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	bf14      	ite	ne
 80074ba:	2301      	movne	r3, #1
 80074bc:	2300      	moveq	r3, #0
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f47f af6d 	bne.w	80073a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3710      	adds	r7, #16
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80074dc:	e034      	b.n	8007548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f000 f8e3 	bl	80076aa <I2C_IsAcknowledgeFailed>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d001      	beq.n	80074ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e034      	b.n	8007558 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f4:	d028      	beq.n	8007548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074f6:	f7fb fc65 	bl	8002dc4 <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	429a      	cmp	r2, r3
 8007504:	d302      	bcc.n	800750c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d11d      	bne.n	8007548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007516:	2b80      	cmp	r3, #128	@ 0x80
 8007518:	d016      	beq.n	8007548 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2220      	movs	r2, #32
 8007524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007534:	f043 0220 	orr.w	r2, r3, #32
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e007      	b.n	8007558 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007552:	2b80      	cmp	r3, #128	@ 0x80
 8007554:	d1c3      	bne.n	80074de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800756c:	e034      	b.n	80075d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f000 f89b 	bl	80076aa <I2C_IsAcknowledgeFailed>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e034      	b.n	80075e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007584:	d028      	beq.n	80075d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007586:	f7fb fc1d 	bl	8002dc4 <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	429a      	cmp	r2, r3
 8007594:	d302      	bcc.n	800759c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d11d      	bne.n	80075d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	f003 0304 	and.w	r3, r3, #4
 80075a6:	2b04      	cmp	r3, #4
 80075a8:	d016      	beq.n	80075d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2220      	movs	r2, #32
 80075b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c4:	f043 0220 	orr.w	r2, r3, #32
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e007      	b.n	80075e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	695b      	ldr	r3, [r3, #20]
 80075de:	f003 0304 	and.w	r3, r3, #4
 80075e2:	2b04      	cmp	r3, #4
 80075e4:	d1c3      	bne.n	800756e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075fc:	e049      	b.n	8007692 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	695b      	ldr	r3, [r3, #20]
 8007604:	f003 0310 	and.w	r3, r3, #16
 8007608:	2b10      	cmp	r3, #16
 800760a:	d119      	bne.n	8007640 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f06f 0210 	mvn.w	r2, #16
 8007614:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2220      	movs	r2, #32
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e030      	b.n	80076a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007640:	f7fb fbc0 	bl	8002dc4 <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	429a      	cmp	r2, r3
 800764e:	d302      	bcc.n	8007656 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d11d      	bne.n	8007692 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	695b      	ldr	r3, [r3, #20]
 800765c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007660:	2b40      	cmp	r3, #64	@ 0x40
 8007662:	d016      	beq.n	8007692 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2200      	movs	r2, #0
 8007668:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2220      	movs	r2, #32
 800766e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800767e:	f043 0220 	orr.w	r2, r3, #32
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e007      	b.n	80076a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	695b      	ldr	r3, [r3, #20]
 8007698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800769c:	2b40      	cmp	r3, #64	@ 0x40
 800769e:	d1ae      	bne.n	80075fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b083      	sub	sp, #12
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	695b      	ldr	r3, [r3, #20]
 80076b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c0:	d11b      	bne.n	80076fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80076ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2220      	movs	r2, #32
 80076d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e6:	f043 0204 	orr.w	r2, r3, #4
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e000      	b.n	80076fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b088      	sub	sp, #32
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d101      	bne.n	800771a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e128      	b.n	800796c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007720:	b2db      	uxtb	r3, r3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d109      	bne.n	800773a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a90      	ldr	r2, [pc, #576]	@ (8007974 <HAL_I2S_Init+0x26c>)
 8007732:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f7fa f86b 	bl	8001810 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2202      	movs	r2, #2
 800773e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	69db      	ldr	r3, [r3, #28]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6812      	ldr	r2, [r2, #0]
 800774c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007750:	f023 030f 	bic.w	r3, r3, #15
 8007754:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2202      	movs	r2, #2
 800775c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	2b02      	cmp	r3, #2
 8007764:	d060      	beq.n	8007828 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d102      	bne.n	8007774 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800776e:	2310      	movs	r3, #16
 8007770:	617b      	str	r3, [r7, #20]
 8007772:	e001      	b.n	8007778 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007774:	2320      	movs	r3, #32
 8007776:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	2b20      	cmp	r3, #32
 800777e:	d802      	bhi.n	8007786 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	005b      	lsls	r3, r3, #1
 8007784:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8007786:	2001      	movs	r0, #1
 8007788:	f001 fa0a 	bl	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq>
 800778c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007796:	d125      	bne.n	80077e4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d010      	beq.n	80077c2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80077aa:	4613      	mov	r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4413      	add	r3, r2
 80077b0:	005b      	lsls	r3, r3, #1
 80077b2:	461a      	mov	r2, r3
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	695b      	ldr	r3, [r3, #20]
 80077b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80077bc:	3305      	adds	r3, #5
 80077be:	613b      	str	r3, [r7, #16]
 80077c0:	e01f      	b.n	8007802 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	00db      	lsls	r3, r3, #3
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80077cc:	4613      	mov	r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4413      	add	r3, r2
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	461a      	mov	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	fbb2 f3f3 	udiv	r3, r2, r3
 80077de:	3305      	adds	r3, #5
 80077e0:	613b      	str	r3, [r7, #16]
 80077e2:	e00e      	b.n	8007802 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80077ec:	4613      	mov	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4413      	add	r3, r2
 80077f2:	005b      	lsls	r3, r3, #1
 80077f4:	461a      	mov	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80077fe:	3305      	adds	r3, #5
 8007800:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	4a5c      	ldr	r2, [pc, #368]	@ (8007978 <HAL_I2S_Init+0x270>)
 8007806:	fba2 2303 	umull	r2, r3, r2, r3
 800780a:	08db      	lsrs	r3, r3, #3
 800780c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f003 0301 	and.w	r3, r3, #1
 8007814:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007816:	693a      	ldr	r2, [r7, #16]
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	1ad3      	subs	r3, r2, r3
 800781c:	085b      	lsrs	r3, r3, #1
 800781e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	021b      	lsls	r3, r3, #8
 8007824:	61bb      	str	r3, [r7, #24]
 8007826:	e003      	b.n	8007830 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007828:	2302      	movs	r3, #2
 800782a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800782c:	2300      	movs	r3, #0
 800782e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d902      	bls.n	800783c <HAL_I2S_Init+0x134>
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	2bff      	cmp	r3, #255	@ 0xff
 800783a:	d907      	bls.n	800784c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007840:	f043 0210 	orr.w	r2, r3, #16
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	e08f      	b.n	800796c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	691a      	ldr	r2, [r3, #16]
 8007850:	69bb      	ldr	r3, [r7, #24]
 8007852:	ea42 0103 	orr.w	r1, r2, r3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69fa      	ldr	r2, [r7, #28]
 800785c:	430a      	orrs	r2, r1
 800785e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800786a:	f023 030f 	bic.w	r3, r3, #15
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	6851      	ldr	r1, [r2, #4]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	6892      	ldr	r2, [r2, #8]
 8007876:	4311      	orrs	r1, r2
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	68d2      	ldr	r2, [r2, #12]
 800787c:	4311      	orrs	r1, r2
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	6992      	ldr	r2, [r2, #24]
 8007882:	430a      	orrs	r2, r1
 8007884:	431a      	orrs	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800788e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d161      	bne.n	800795c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a38      	ldr	r2, [pc, #224]	@ (800797c <HAL_I2S_Init+0x274>)
 800789c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a37      	ldr	r2, [pc, #220]	@ (8007980 <HAL_I2S_Init+0x278>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d101      	bne.n	80078ac <HAL_I2S_Init+0x1a4>
 80078a8:	4b36      	ldr	r3, [pc, #216]	@ (8007984 <HAL_I2S_Init+0x27c>)
 80078aa:	e001      	b.n	80078b0 <HAL_I2S_Init+0x1a8>
 80078ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80078b0:	69db      	ldr	r3, [r3, #28]
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	6812      	ldr	r2, [r2, #0]
 80078b6:	4932      	ldr	r1, [pc, #200]	@ (8007980 <HAL_I2S_Init+0x278>)
 80078b8:	428a      	cmp	r2, r1
 80078ba:	d101      	bne.n	80078c0 <HAL_I2S_Init+0x1b8>
 80078bc:	4a31      	ldr	r2, [pc, #196]	@ (8007984 <HAL_I2S_Init+0x27c>)
 80078be:	e001      	b.n	80078c4 <HAL_I2S_Init+0x1bc>
 80078c0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80078c4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80078c8:	f023 030f 	bic.w	r3, r3, #15
 80078cc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a2b      	ldr	r2, [pc, #172]	@ (8007980 <HAL_I2S_Init+0x278>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d101      	bne.n	80078dc <HAL_I2S_Init+0x1d4>
 80078d8:	4b2a      	ldr	r3, [pc, #168]	@ (8007984 <HAL_I2S_Init+0x27c>)
 80078da:	e001      	b.n	80078e0 <HAL_I2S_Init+0x1d8>
 80078dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80078e0:	2202      	movs	r2, #2
 80078e2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a25      	ldr	r2, [pc, #148]	@ (8007980 <HAL_I2S_Init+0x278>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d101      	bne.n	80078f2 <HAL_I2S_Init+0x1ea>
 80078ee:	4b25      	ldr	r3, [pc, #148]	@ (8007984 <HAL_I2S_Init+0x27c>)
 80078f0:	e001      	b.n	80078f6 <HAL_I2S_Init+0x1ee>
 80078f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80078f6:	69db      	ldr	r3, [r3, #28]
 80078f8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007902:	d003      	beq.n	800790c <HAL_I2S_Init+0x204>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d103      	bne.n	8007914 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800790c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	e001      	b.n	8007918 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007914:	2300      	movs	r3, #0
 8007916:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007922:	4313      	orrs	r3, r2
 8007924:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800792c:	4313      	orrs	r3, r2
 800792e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	699b      	ldr	r3, [r3, #24]
 8007934:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007936:	4313      	orrs	r3, r2
 8007938:	b29a      	uxth	r2, r3
 800793a:	897b      	ldrh	r3, [r7, #10]
 800793c:	4313      	orrs	r3, r2
 800793e:	b29b      	uxth	r3, r3
 8007940:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007944:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a0d      	ldr	r2, [pc, #52]	@ (8007980 <HAL_I2S_Init+0x278>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d101      	bne.n	8007954 <HAL_I2S_Init+0x24c>
 8007950:	4b0c      	ldr	r3, [pc, #48]	@ (8007984 <HAL_I2S_Init+0x27c>)
 8007952:	e001      	b.n	8007958 <HAL_I2S_Init+0x250>
 8007954:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007958:	897a      	ldrh	r2, [r7, #10]
 800795a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	3720      	adds	r7, #32
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	08007a7f 	.word	0x08007a7f
 8007978:	cccccccd 	.word	0xcccccccd
 800797c:	08007b95 	.word	0x08007b95
 8007980:	40003800 	.word	0x40003800
 8007984:	40003400 	.word	0x40003400

08007988 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80079a4:	bf00      	nop
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d0:	881a      	ldrh	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079dc:	1c9a      	adds	r2, r3, #2
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	3b01      	subs	r3, #1
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10e      	bne.n	8007a18 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007a08:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7ff ffb8 	bl	8007988 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007a18:	bf00      	nop
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b082      	sub	sp, #8
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68da      	ldr	r2, [r3, #12]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a32:	b292      	uxth	r2, r2
 8007a34:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a3a:	1c9a      	adds	r2, r3, #2
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	3b01      	subs	r3, #1
 8007a48:	b29a      	uxth	r2, r3
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10e      	bne.n	8007a76 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007a66:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f7ff ff93 	bl	800799c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007a76:	bf00      	nop
 8007a78:	3708      	adds	r7, #8
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b086      	sub	sp, #24
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	2b04      	cmp	r3, #4
 8007a98:	d13a      	bne.n	8007b10 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d109      	bne.n	8007ab8 <I2S_IRQHandler+0x3a>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aae:	2b40      	cmp	r3, #64	@ 0x40
 8007ab0:	d102      	bne.n	8007ab8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f7ff ffb4 	bl	8007a20 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007abe:	2b40      	cmp	r3, #64	@ 0x40
 8007ac0:	d126      	bne.n	8007b10 <I2S_IRQHandler+0x92>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f003 0320 	and.w	r3, r3, #32
 8007acc:	2b20      	cmp	r3, #32
 8007ace:	d11f      	bne.n	8007b10 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	685a      	ldr	r2, [r3, #4]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007ade:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	613b      	str	r3, [r7, #16]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	613b      	str	r3, [r7, #16]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	613b      	str	r3, [r7, #16]
 8007af4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b02:	f043 0202 	orr.w	r2, r3, #2
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7ff ff50 	bl	80079b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b03      	cmp	r3, #3
 8007b1a:	d136      	bne.n	8007b8a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	f003 0302 	and.w	r3, r3, #2
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d109      	bne.n	8007b3a <I2S_IRQHandler+0xbc>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b30:	2b80      	cmp	r3, #128	@ 0x80
 8007b32:	d102      	bne.n	8007b3a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f7ff ff45 	bl	80079c4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f003 0308 	and.w	r3, r3, #8
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d122      	bne.n	8007b8a <I2S_IRQHandler+0x10c>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f003 0320 	and.w	r3, r3, #32
 8007b4e:	2b20      	cmp	r3, #32
 8007b50:	d11b      	bne.n	8007b8a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007b60:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007b62:	2300      	movs	r3, #0
 8007b64:	60fb      	str	r3, [r7, #12]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	60fb      	str	r3, [r7, #12]
 8007b6e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b7c:	f043 0204 	orr.w	r2, r3, #4
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7ff ff13 	bl	80079b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007b8a:	bf00      	nop
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
	...

08007b94 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b088      	sub	sp, #32
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a92      	ldr	r2, [pc, #584]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d101      	bne.n	8007bb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8007bae:	4b92      	ldr	r3, [pc, #584]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007bb0:	e001      	b.n	8007bb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8007bb2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a8b      	ldr	r2, [pc, #556]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d101      	bne.n	8007bd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8007bcc:	4b8a      	ldr	r3, [pc, #552]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007bce:	e001      	b.n	8007bd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8007bd0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be0:	d004      	beq.n	8007bec <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f040 8099 	bne.w	8007d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	f003 0302 	and.w	r3, r3, #2
 8007bf2:	2b02      	cmp	r3, #2
 8007bf4:	d107      	bne.n	8007c06 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f000 f925 	bl	8007e50 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007c06:	69bb      	ldr	r3, [r7, #24]
 8007c08:	f003 0301 	and.w	r3, r3, #1
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d107      	bne.n	8007c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d002      	beq.n	8007c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f9c8 	bl	8007fb0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c26:	2b40      	cmp	r3, #64	@ 0x40
 8007c28:	d13a      	bne.n	8007ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	f003 0320 	and.w	r3, r3, #32
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d035      	beq.n	8007ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a6e      	ldr	r2, [pc, #440]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d101      	bne.n	8007c42 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007c40:	e001      	b.n	8007c46 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007c42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4969      	ldr	r1, [pc, #420]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007c4e:	428b      	cmp	r3, r1
 8007c50:	d101      	bne.n	8007c56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8007c52:	4b69      	ldr	r3, [pc, #420]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007c54:	e001      	b.n	8007c5a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8007c56:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c5a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007c5e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	685a      	ldr	r2, [r3, #4]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007c6e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007c70:	2300      	movs	r3, #0
 8007c72:	60fb      	str	r3, [r7, #12]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c92:	f043 0202 	orr.w	r2, r3, #2
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f7ff fe88 	bl	80079b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	f003 0308 	and.w	r3, r3, #8
 8007ca6:	2b08      	cmp	r3, #8
 8007ca8:	f040 80c3 	bne.w	8007e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f003 0320 	and.w	r3, r3, #32
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f000 80bd 	beq.w	8007e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685a      	ldr	r2, [r3, #4]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007cc6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a49      	ldr	r2, [pc, #292]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d101      	bne.n	8007cd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007cd2:	4b49      	ldr	r3, [pc, #292]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007cd4:	e001      	b.n	8007cda <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007cd6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4944      	ldr	r1, [pc, #272]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007ce2:	428b      	cmp	r3, r1
 8007ce4:	d101      	bne.n	8007cea <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007ce6:	4b44      	ldr	r3, [pc, #272]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007ce8:	e001      	b.n	8007cee <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007cea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007cee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007cf2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	60bb      	str	r3, [r7, #8]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	60bb      	str	r3, [r7, #8]
 8007d00:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2201      	movs	r2, #1
 8007d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d0e:	f043 0204 	orr.w	r2, r3, #4
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7ff fe4a 	bl	80079b0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007d1c:	e089      	b.n	8007e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	f003 0302 	and.w	r3, r3, #2
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d107      	bne.n	8007d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d002      	beq.n	8007d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 f8be 	bl	8007eb4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007d38:	69fb      	ldr	r3, [r7, #28]
 8007d3a:	f003 0301 	and.w	r3, r3, #1
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d107      	bne.n	8007d52 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d002      	beq.n	8007d52 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 f8fd 	bl	8007f4c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d58:	2b40      	cmp	r3, #64	@ 0x40
 8007d5a:	d12f      	bne.n	8007dbc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f003 0320 	and.w	r3, r3, #32
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d02a      	beq.n	8007dbc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007d74:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d101      	bne.n	8007d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007d80:	4b1d      	ldr	r3, [pc, #116]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007d82:	e001      	b.n	8007d88 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007d84:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007d88:	685a      	ldr	r2, [r3, #4]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4919      	ldr	r1, [pc, #100]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007d90:	428b      	cmp	r3, r1
 8007d92:	d101      	bne.n	8007d98 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007d94:	4b18      	ldr	r3, [pc, #96]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007d96:	e001      	b.n	8007d9c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007d98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007d9c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007da0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dae:	f043 0202 	orr.w	r2, r3, #2
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7ff fdfa 	bl	80079b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	f003 0308 	and.w	r3, r3, #8
 8007dc2:	2b08      	cmp	r3, #8
 8007dc4:	d136      	bne.n	8007e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f003 0320 	and.w	r3, r3, #32
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d031      	beq.n	8007e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a07      	ldr	r2, [pc, #28]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d101      	bne.n	8007dde <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007dda:	4b07      	ldr	r3, [pc, #28]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007ddc:	e001      	b.n	8007de2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007dde:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007de2:	685a      	ldr	r2, [r3, #4]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4902      	ldr	r1, [pc, #8]	@ (8007df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007dea:	428b      	cmp	r3, r1
 8007dec:	d106      	bne.n	8007dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8007dee:	4b02      	ldr	r3, [pc, #8]	@ (8007df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007df0:	e006      	b.n	8007e00 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8007df2:	bf00      	nop
 8007df4:	40003800 	.word	0x40003800
 8007df8:	40003400 	.word	0x40003400
 8007dfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007e04:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007e14:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e22:	f043 0204 	orr.w	r2, r3, #4
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7ff fdc0 	bl	80079b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007e30:	e000      	b.n	8007e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007e32:	bf00      	nop
}
 8007e34:	bf00      	nop
 8007e36:	3720      	adds	r7, #32
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007e44:	bf00      	nop
 8007e46:	370c      	adds	r7, #12
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b082      	sub	sp, #8
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5c:	1c99      	adds	r1, r3, #2
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	6251      	str	r1, [r2, #36]	@ 0x24
 8007e62:	881a      	ldrh	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	3b01      	subs	r3, #1
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d113      	bne.n	8007eaa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	685a      	ldr	r2, [r3, #4]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007e90:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d106      	bne.n	8007eaa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f7ff ffc9 	bl	8007e3c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007eaa:	bf00      	nop
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
	...

08007eb4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ec0:	1c99      	adds	r1, r3, #2
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	6251      	str	r1, [r2, #36]	@ 0x24
 8007ec6:	8819      	ldrh	r1, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8007f44 <I2SEx_TxISR_I2SExt+0x90>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d101      	bne.n	8007ed6 <I2SEx_TxISR_I2SExt+0x22>
 8007ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8007f48 <I2SEx_TxISR_I2SExt+0x94>)
 8007ed4:	e001      	b.n	8007eda <I2SEx_TxISR_I2SExt+0x26>
 8007ed6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007eda:	460a      	mov	r2, r1
 8007edc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d121      	bne.n	8007f3a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a12      	ldr	r2, [pc, #72]	@ (8007f44 <I2SEx_TxISR_I2SExt+0x90>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d101      	bne.n	8007f04 <I2SEx_TxISR_I2SExt+0x50>
 8007f00:	4b11      	ldr	r3, [pc, #68]	@ (8007f48 <I2SEx_TxISR_I2SExt+0x94>)
 8007f02:	e001      	b.n	8007f08 <I2SEx_TxISR_I2SExt+0x54>
 8007f04:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f08:	685a      	ldr	r2, [r3, #4]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	490d      	ldr	r1, [pc, #52]	@ (8007f44 <I2SEx_TxISR_I2SExt+0x90>)
 8007f10:	428b      	cmp	r3, r1
 8007f12:	d101      	bne.n	8007f18 <I2SEx_TxISR_I2SExt+0x64>
 8007f14:	4b0c      	ldr	r3, [pc, #48]	@ (8007f48 <I2SEx_TxISR_I2SExt+0x94>)
 8007f16:	e001      	b.n	8007f1c <I2SEx_TxISR_I2SExt+0x68>
 8007f18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f1c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007f20:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d106      	bne.n	8007f3a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f7ff ff81 	bl	8007e3c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007f3a:	bf00      	nop
 8007f3c:	3708      	adds	r7, #8
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	40003800 	.word	0x40003800
 8007f48:	40003400 	.word	0x40003400

08007f4c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b082      	sub	sp, #8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	68d8      	ldr	r0, [r3, #12]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5e:	1c99      	adds	r1, r3, #2
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8007f64:	b282      	uxth	r2, r0
 8007f66:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	b29a      	uxth	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d113      	bne.n	8007fa8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	685a      	ldr	r2, [r3, #4]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007f8e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d106      	bne.n	8007fa8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff ff4a 	bl	8007e3c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007fa8:	bf00      	nop
 8007faa:	3708      	adds	r7, #8
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a20      	ldr	r2, [pc, #128]	@ (8008040 <I2SEx_RxISR_I2SExt+0x90>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d101      	bne.n	8007fc6 <I2SEx_RxISR_I2SExt+0x16>
 8007fc2:	4b20      	ldr	r3, [pc, #128]	@ (8008044 <I2SEx_RxISR_I2SExt+0x94>)
 8007fc4:	e001      	b.n	8007fca <I2SEx_RxISR_I2SExt+0x1a>
 8007fc6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007fca:	68d8      	ldr	r0, [r3, #12]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd0:	1c99      	adds	r1, r3, #2
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8007fd6:	b282      	uxth	r2, r0
 8007fd8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d121      	bne.n	8008036 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a12      	ldr	r2, [pc, #72]	@ (8008040 <I2SEx_RxISR_I2SExt+0x90>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d101      	bne.n	8008000 <I2SEx_RxISR_I2SExt+0x50>
 8007ffc:	4b11      	ldr	r3, [pc, #68]	@ (8008044 <I2SEx_RxISR_I2SExt+0x94>)
 8007ffe:	e001      	b.n	8008004 <I2SEx_RxISR_I2SExt+0x54>
 8008000:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008004:	685a      	ldr	r2, [r3, #4]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	490d      	ldr	r1, [pc, #52]	@ (8008040 <I2SEx_RxISR_I2SExt+0x90>)
 800800c:	428b      	cmp	r3, r1
 800800e:	d101      	bne.n	8008014 <I2SEx_RxISR_I2SExt+0x64>
 8008010:	4b0c      	ldr	r3, [pc, #48]	@ (8008044 <I2SEx_RxISR_I2SExt+0x94>)
 8008012:	e001      	b.n	8008018 <I2SEx_RxISR_I2SExt+0x68>
 8008014:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008018:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800801c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008022:	b29b      	uxth	r3, r3
 8008024:	2b00      	cmp	r3, #0
 8008026:	d106      	bne.n	8008036 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f7ff ff03 	bl	8007e3c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008036:	bf00      	nop
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	40003800 	.word	0x40003800
 8008044:	40003400 	.word	0x40003400

08008048 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b086      	sub	sp, #24
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d101      	bne.n	800805a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	e267      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d075      	beq.n	8008152 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008066:	4b88      	ldr	r3, [pc, #544]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f003 030c 	and.w	r3, r3, #12
 800806e:	2b04      	cmp	r3, #4
 8008070:	d00c      	beq.n	800808c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008072:	4b85      	ldr	r3, [pc, #532]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800807a:	2b08      	cmp	r3, #8
 800807c:	d112      	bne.n	80080a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800807e:	4b82      	ldr	r3, [pc, #520]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008086:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800808a:	d10b      	bne.n	80080a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800808c:	4b7e      	ldr	r3, [pc, #504]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008094:	2b00      	cmp	r3, #0
 8008096:	d05b      	beq.n	8008150 <HAL_RCC_OscConfig+0x108>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d157      	bne.n	8008150 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	e242      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080ac:	d106      	bne.n	80080bc <HAL_RCC_OscConfig+0x74>
 80080ae:	4b76      	ldr	r3, [pc, #472]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a75      	ldr	r2, [pc, #468]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	e01d      	b.n	80080f8 <HAL_RCC_OscConfig+0xb0>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80080c4:	d10c      	bne.n	80080e0 <HAL_RCC_OscConfig+0x98>
 80080c6:	4b70      	ldr	r3, [pc, #448]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a6f      	ldr	r2, [pc, #444]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80080d0:	6013      	str	r3, [r2, #0]
 80080d2:	4b6d      	ldr	r3, [pc, #436]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a6c      	ldr	r2, [pc, #432]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080dc:	6013      	str	r3, [r2, #0]
 80080de:	e00b      	b.n	80080f8 <HAL_RCC_OscConfig+0xb0>
 80080e0:	4b69      	ldr	r3, [pc, #420]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a68      	ldr	r2, [pc, #416]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080ea:	6013      	str	r3, [r2, #0]
 80080ec:	4b66      	ldr	r3, [pc, #408]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a65      	ldr	r2, [pc, #404]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80080f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d013      	beq.n	8008128 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008100:	f7fa fe60 	bl	8002dc4 <HAL_GetTick>
 8008104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008106:	e008      	b.n	800811a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008108:	f7fa fe5c 	bl	8002dc4 <HAL_GetTick>
 800810c:	4602      	mov	r2, r0
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	1ad3      	subs	r3, r2, r3
 8008112:	2b64      	cmp	r3, #100	@ 0x64
 8008114:	d901      	bls.n	800811a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008116:	2303      	movs	r3, #3
 8008118:	e207      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800811a:	4b5b      	ldr	r3, [pc, #364]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d0f0      	beq.n	8008108 <HAL_RCC_OscConfig+0xc0>
 8008126:	e014      	b.n	8008152 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008128:	f7fa fe4c 	bl	8002dc4 <HAL_GetTick>
 800812c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800812e:	e008      	b.n	8008142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008130:	f7fa fe48 	bl	8002dc4 <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	2b64      	cmp	r3, #100	@ 0x64
 800813c:	d901      	bls.n	8008142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800813e:	2303      	movs	r3, #3
 8008140:	e1f3      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008142:	4b51      	ldr	r3, [pc, #324]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1f0      	bne.n	8008130 <HAL_RCC_OscConfig+0xe8>
 800814e:	e000      	b.n	8008152 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b00      	cmp	r3, #0
 800815c:	d063      	beq.n	8008226 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800815e:	4b4a      	ldr	r3, [pc, #296]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 030c 	and.w	r3, r3, #12
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00b      	beq.n	8008182 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800816a:	4b47      	ldr	r3, [pc, #284]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008172:	2b08      	cmp	r3, #8
 8008174:	d11c      	bne.n	80081b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008176:	4b44      	ldr	r3, [pc, #272]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800817e:	2b00      	cmp	r3, #0
 8008180:	d116      	bne.n	80081b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008182:	4b41      	ldr	r3, [pc, #260]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0302 	and.w	r3, r3, #2
 800818a:	2b00      	cmp	r3, #0
 800818c:	d005      	beq.n	800819a <HAL_RCC_OscConfig+0x152>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d001      	beq.n	800819a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e1c7      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800819a:	4b3b      	ldr	r3, [pc, #236]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	00db      	lsls	r3, r3, #3
 80081a8:	4937      	ldr	r1, [pc, #220]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80081aa:	4313      	orrs	r3, r2
 80081ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80081ae:	e03a      	b.n	8008226 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d020      	beq.n	80081fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80081b8:	4b34      	ldr	r3, [pc, #208]	@ (800828c <HAL_RCC_OscConfig+0x244>)
 80081ba:	2201      	movs	r2, #1
 80081bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081be:	f7fa fe01 	bl	8002dc4 <HAL_GetTick>
 80081c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081c4:	e008      	b.n	80081d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081c6:	f7fa fdfd 	bl	8002dc4 <HAL_GetTick>
 80081ca:	4602      	mov	r2, r0
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	1ad3      	subs	r3, r2, r3
 80081d0:	2b02      	cmp	r3, #2
 80081d2:	d901      	bls.n	80081d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e1a8      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081d8:	4b2b      	ldr	r3, [pc, #172]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0302 	and.w	r3, r3, #2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d0f0      	beq.n	80081c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081e4:	4b28      	ldr	r3, [pc, #160]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	00db      	lsls	r3, r3, #3
 80081f2:	4925      	ldr	r1, [pc, #148]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 80081f4:	4313      	orrs	r3, r2
 80081f6:	600b      	str	r3, [r1, #0]
 80081f8:	e015      	b.n	8008226 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081fa:	4b24      	ldr	r3, [pc, #144]	@ (800828c <HAL_RCC_OscConfig+0x244>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008200:	f7fa fde0 	bl	8002dc4 <HAL_GetTick>
 8008204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008206:	e008      	b.n	800821a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008208:	f7fa fddc 	bl	8002dc4 <HAL_GetTick>
 800820c:	4602      	mov	r2, r0
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	2b02      	cmp	r3, #2
 8008214:	d901      	bls.n	800821a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	e187      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800821a:	4b1b      	ldr	r3, [pc, #108]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0302 	and.w	r3, r3, #2
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1f0      	bne.n	8008208 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0308 	and.w	r3, r3, #8
 800822e:	2b00      	cmp	r3, #0
 8008230:	d036      	beq.n	80082a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d016      	beq.n	8008268 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800823a:	4b15      	ldr	r3, [pc, #84]	@ (8008290 <HAL_RCC_OscConfig+0x248>)
 800823c:	2201      	movs	r2, #1
 800823e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008240:	f7fa fdc0 	bl	8002dc4 <HAL_GetTick>
 8008244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008246:	e008      	b.n	800825a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008248:	f7fa fdbc 	bl	8002dc4 <HAL_GetTick>
 800824c:	4602      	mov	r2, r0
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	2b02      	cmp	r3, #2
 8008254:	d901      	bls.n	800825a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008256:	2303      	movs	r3, #3
 8008258:	e167      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800825a:	4b0b      	ldr	r3, [pc, #44]	@ (8008288 <HAL_RCC_OscConfig+0x240>)
 800825c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800825e:	f003 0302 	and.w	r3, r3, #2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d0f0      	beq.n	8008248 <HAL_RCC_OscConfig+0x200>
 8008266:	e01b      	b.n	80082a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008268:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <HAL_RCC_OscConfig+0x248>)
 800826a:	2200      	movs	r2, #0
 800826c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800826e:	f7fa fda9 	bl	8002dc4 <HAL_GetTick>
 8008272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008274:	e00e      	b.n	8008294 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008276:	f7fa fda5 	bl	8002dc4 <HAL_GetTick>
 800827a:	4602      	mov	r2, r0
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	2b02      	cmp	r3, #2
 8008282:	d907      	bls.n	8008294 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008284:	2303      	movs	r3, #3
 8008286:	e150      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
 8008288:	40023800 	.word	0x40023800
 800828c:	42470000 	.word	0x42470000
 8008290:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008294:	4b88      	ldr	r3, [pc, #544]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008298:	f003 0302 	and.w	r3, r3, #2
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1ea      	bne.n	8008276 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f003 0304 	and.w	r3, r3, #4
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 8097 	beq.w	80083dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80082ae:	2300      	movs	r3, #0
 80082b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082b2:	4b81      	ldr	r3, [pc, #516]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80082b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d10f      	bne.n	80082de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80082be:	2300      	movs	r3, #0
 80082c0:	60bb      	str	r3, [r7, #8]
 80082c2:	4b7d      	ldr	r3, [pc, #500]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80082c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c6:	4a7c      	ldr	r2, [pc, #496]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80082c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80082ce:	4b7a      	ldr	r3, [pc, #488]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80082d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082d6:	60bb      	str	r3, [r7, #8]
 80082d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80082da:	2301      	movs	r3, #1
 80082dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082de:	4b77      	ldr	r3, [pc, #476]	@ (80084bc <HAL_RCC_OscConfig+0x474>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d118      	bne.n	800831c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80082ea:	4b74      	ldr	r3, [pc, #464]	@ (80084bc <HAL_RCC_OscConfig+0x474>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a73      	ldr	r2, [pc, #460]	@ (80084bc <HAL_RCC_OscConfig+0x474>)
 80082f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80082f6:	f7fa fd65 	bl	8002dc4 <HAL_GetTick>
 80082fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082fc:	e008      	b.n	8008310 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082fe:	f7fa fd61 	bl	8002dc4 <HAL_GetTick>
 8008302:	4602      	mov	r2, r0
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	2b02      	cmp	r3, #2
 800830a:	d901      	bls.n	8008310 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e10c      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008310:	4b6a      	ldr	r3, [pc, #424]	@ (80084bc <HAL_RCC_OscConfig+0x474>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008318:	2b00      	cmp	r3, #0
 800831a:	d0f0      	beq.n	80082fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	2b01      	cmp	r3, #1
 8008322:	d106      	bne.n	8008332 <HAL_RCC_OscConfig+0x2ea>
 8008324:	4b64      	ldr	r3, [pc, #400]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008328:	4a63      	ldr	r2, [pc, #396]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 800832a:	f043 0301 	orr.w	r3, r3, #1
 800832e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008330:	e01c      	b.n	800836c <HAL_RCC_OscConfig+0x324>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	2b05      	cmp	r3, #5
 8008338:	d10c      	bne.n	8008354 <HAL_RCC_OscConfig+0x30c>
 800833a:	4b5f      	ldr	r3, [pc, #380]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 800833c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800833e:	4a5e      	ldr	r2, [pc, #376]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008340:	f043 0304 	orr.w	r3, r3, #4
 8008344:	6713      	str	r3, [r2, #112]	@ 0x70
 8008346:	4b5c      	ldr	r3, [pc, #368]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800834a:	4a5b      	ldr	r2, [pc, #364]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 800834c:	f043 0301 	orr.w	r3, r3, #1
 8008350:	6713      	str	r3, [r2, #112]	@ 0x70
 8008352:	e00b      	b.n	800836c <HAL_RCC_OscConfig+0x324>
 8008354:	4b58      	ldr	r3, [pc, #352]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008358:	4a57      	ldr	r2, [pc, #348]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 800835a:	f023 0301 	bic.w	r3, r3, #1
 800835e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008360:	4b55      	ldr	r3, [pc, #340]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008364:	4a54      	ldr	r2, [pc, #336]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008366:	f023 0304 	bic.w	r3, r3, #4
 800836a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d015      	beq.n	80083a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008374:	f7fa fd26 	bl	8002dc4 <HAL_GetTick>
 8008378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800837a:	e00a      	b.n	8008392 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800837c:	f7fa fd22 	bl	8002dc4 <HAL_GetTick>
 8008380:	4602      	mov	r2, r0
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800838a:	4293      	cmp	r3, r2
 800838c:	d901      	bls.n	8008392 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800838e:	2303      	movs	r3, #3
 8008390:	e0cb      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008392:	4b49      	ldr	r3, [pc, #292]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d0ee      	beq.n	800837c <HAL_RCC_OscConfig+0x334>
 800839e:	e014      	b.n	80083ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083a0:	f7fa fd10 	bl	8002dc4 <HAL_GetTick>
 80083a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083a6:	e00a      	b.n	80083be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083a8:	f7fa fd0c 	bl	8002dc4 <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d901      	bls.n	80083be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e0b5      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083be:	4b3e      	ldr	r3, [pc, #248]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80083c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1ee      	bne.n	80083a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80083ca:	7dfb      	ldrb	r3, [r7, #23]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d105      	bne.n	80083dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80083d0:	4b39      	ldr	r3, [pc, #228]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80083d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d4:	4a38      	ldr	r2, [pc, #224]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80083d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	699b      	ldr	r3, [r3, #24]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 80a1 	beq.w	8008528 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80083e6:	4b34      	ldr	r3, [pc, #208]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f003 030c 	and.w	r3, r3, #12
 80083ee:	2b08      	cmp	r3, #8
 80083f0:	d05c      	beq.n	80084ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d141      	bne.n	800847e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083fa:	4b31      	ldr	r3, [pc, #196]	@ (80084c0 <HAL_RCC_OscConfig+0x478>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008400:	f7fa fce0 	bl	8002dc4 <HAL_GetTick>
 8008404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008406:	e008      	b.n	800841a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008408:	f7fa fcdc 	bl	8002dc4 <HAL_GetTick>
 800840c:	4602      	mov	r2, r0
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	1ad3      	subs	r3, r2, r3
 8008412:	2b02      	cmp	r3, #2
 8008414:	d901      	bls.n	800841a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e087      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800841a:	4b27      	ldr	r3, [pc, #156]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1f0      	bne.n	8008408 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	69da      	ldr	r2, [r3, #28]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	431a      	orrs	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008434:	019b      	lsls	r3, r3, #6
 8008436:	431a      	orrs	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800843c:	085b      	lsrs	r3, r3, #1
 800843e:	3b01      	subs	r3, #1
 8008440:	041b      	lsls	r3, r3, #16
 8008442:	431a      	orrs	r2, r3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008448:	061b      	lsls	r3, r3, #24
 800844a:	491b      	ldr	r1, [pc, #108]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 800844c:	4313      	orrs	r3, r2
 800844e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008450:	4b1b      	ldr	r3, [pc, #108]	@ (80084c0 <HAL_RCC_OscConfig+0x478>)
 8008452:	2201      	movs	r2, #1
 8008454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008456:	f7fa fcb5 	bl	8002dc4 <HAL_GetTick>
 800845a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800845c:	e008      	b.n	8008470 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800845e:	f7fa fcb1 	bl	8002dc4 <HAL_GetTick>
 8008462:	4602      	mov	r2, r0
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	1ad3      	subs	r3, r2, r3
 8008468:	2b02      	cmp	r3, #2
 800846a:	d901      	bls.n	8008470 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800846c:	2303      	movs	r3, #3
 800846e:	e05c      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008470:	4b11      	ldr	r3, [pc, #68]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008478:	2b00      	cmp	r3, #0
 800847a:	d0f0      	beq.n	800845e <HAL_RCC_OscConfig+0x416>
 800847c:	e054      	b.n	8008528 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800847e:	4b10      	ldr	r3, [pc, #64]	@ (80084c0 <HAL_RCC_OscConfig+0x478>)
 8008480:	2200      	movs	r2, #0
 8008482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008484:	f7fa fc9e 	bl	8002dc4 <HAL_GetTick>
 8008488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800848a:	e008      	b.n	800849e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800848c:	f7fa fc9a 	bl	8002dc4 <HAL_GetTick>
 8008490:	4602      	mov	r2, r0
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	1ad3      	subs	r3, r2, r3
 8008496:	2b02      	cmp	r3, #2
 8008498:	d901      	bls.n	800849e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800849a:	2303      	movs	r3, #3
 800849c:	e045      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800849e:	4b06      	ldr	r3, [pc, #24]	@ (80084b8 <HAL_RCC_OscConfig+0x470>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1f0      	bne.n	800848c <HAL_RCC_OscConfig+0x444>
 80084aa:	e03d      	b.n	8008528 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d107      	bne.n	80084c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	e038      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
 80084b8:	40023800 	.word	0x40023800
 80084bc:	40007000 	.word	0x40007000
 80084c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80084c4:	4b1b      	ldr	r3, [pc, #108]	@ (8008534 <HAL_RCC_OscConfig+0x4ec>)
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d028      	beq.n	8008524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084dc:	429a      	cmp	r2, r3
 80084de:	d121      	bne.n	8008524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d11a      	bne.n	8008524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80084ee:	68fa      	ldr	r2, [r7, #12]
 80084f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80084f4:	4013      	ands	r3, r2
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80084fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d111      	bne.n	8008524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800850a:	085b      	lsrs	r3, r3, #1
 800850c:	3b01      	subs	r3, #1
 800850e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008510:	429a      	cmp	r2, r3
 8008512:	d107      	bne.n	8008524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800851e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008520:	429a      	cmp	r2, r3
 8008522:	d001      	beq.n	8008528 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	e000      	b.n	800852a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	40023800 	.word	0x40023800

08008538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	e0cc      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800854c:	4b68      	ldr	r3, [pc, #416]	@ (80086f0 <HAL_RCC_ClockConfig+0x1b8>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f003 0307 	and.w	r3, r3, #7
 8008554:	683a      	ldr	r2, [r7, #0]
 8008556:	429a      	cmp	r2, r3
 8008558:	d90c      	bls.n	8008574 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800855a:	4b65      	ldr	r3, [pc, #404]	@ (80086f0 <HAL_RCC_ClockConfig+0x1b8>)
 800855c:	683a      	ldr	r2, [r7, #0]
 800855e:	b2d2      	uxtb	r2, r2
 8008560:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008562:	4b63      	ldr	r3, [pc, #396]	@ (80086f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0307 	and.w	r3, r3, #7
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	429a      	cmp	r2, r3
 800856e:	d001      	beq.n	8008574 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e0b8      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 0302 	and.w	r3, r3, #2
 800857c:	2b00      	cmp	r3, #0
 800857e:	d020      	beq.n	80085c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f003 0304 	and.w	r3, r3, #4
 8008588:	2b00      	cmp	r3, #0
 800858a:	d005      	beq.n	8008598 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800858c:	4b59      	ldr	r3, [pc, #356]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	4a58      	ldr	r2, [pc, #352]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008592:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008596:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f003 0308 	and.w	r3, r3, #8
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d005      	beq.n	80085b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80085a4:	4b53      	ldr	r3, [pc, #332]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	4a52      	ldr	r2, [pc, #328]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80085aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80085ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80085b0:	4b50      	ldr	r3, [pc, #320]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	494d      	ldr	r1, [pc, #308]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d044      	beq.n	8008658 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d107      	bne.n	80085e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085d6:	4b47      	ldr	r3, [pc, #284]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d119      	bne.n	8008616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e07f      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	d003      	beq.n	80085f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	d107      	bne.n	8008606 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085f6:	4b3f      	ldr	r3, [pc, #252]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d109      	bne.n	8008616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e06f      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008606:	4b3b      	ldr	r3, [pc, #236]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 0302 	and.w	r3, r3, #2
 800860e:	2b00      	cmp	r3, #0
 8008610:	d101      	bne.n	8008616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e067      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008616:	4b37      	ldr	r3, [pc, #220]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f023 0203 	bic.w	r2, r3, #3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	4934      	ldr	r1, [pc, #208]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008624:	4313      	orrs	r3, r2
 8008626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008628:	f7fa fbcc 	bl	8002dc4 <HAL_GetTick>
 800862c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800862e:	e00a      	b.n	8008646 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008630:	f7fa fbc8 	bl	8002dc4 <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800863e:	4293      	cmp	r3, r2
 8008640:	d901      	bls.n	8008646 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e04f      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008646:	4b2b      	ldr	r3, [pc, #172]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	f003 020c 	and.w	r2, r3, #12
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	429a      	cmp	r2, r3
 8008656:	d1eb      	bne.n	8008630 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008658:	4b25      	ldr	r3, [pc, #148]	@ (80086f0 <HAL_RCC_ClockConfig+0x1b8>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 0307 	and.w	r3, r3, #7
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	429a      	cmp	r2, r3
 8008664:	d20c      	bcs.n	8008680 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008666:	4b22      	ldr	r3, [pc, #136]	@ (80086f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008668:	683a      	ldr	r2, [r7, #0]
 800866a:	b2d2      	uxtb	r2, r2
 800866c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800866e:	4b20      	ldr	r3, [pc, #128]	@ (80086f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 0307 	and.w	r3, r3, #7
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	429a      	cmp	r2, r3
 800867a:	d001      	beq.n	8008680 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e032      	b.n	80086e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f003 0304 	and.w	r3, r3, #4
 8008688:	2b00      	cmp	r3, #0
 800868a:	d008      	beq.n	800869e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800868c:	4b19      	ldr	r3, [pc, #100]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	4916      	ldr	r1, [pc, #88]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 800869a:	4313      	orrs	r3, r2
 800869c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0308 	and.w	r3, r3, #8
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d009      	beq.n	80086be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80086aa:	4b12      	ldr	r3, [pc, #72]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	00db      	lsls	r3, r3, #3
 80086b8:	490e      	ldr	r1, [pc, #56]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80086ba:	4313      	orrs	r3, r2
 80086bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80086be:	f000 f821 	bl	8008704 <HAL_RCC_GetSysClockFreq>
 80086c2:	4602      	mov	r2, r0
 80086c4:	4b0b      	ldr	r3, [pc, #44]	@ (80086f4 <HAL_RCC_ClockConfig+0x1bc>)
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	091b      	lsrs	r3, r3, #4
 80086ca:	f003 030f 	and.w	r3, r3, #15
 80086ce:	490a      	ldr	r1, [pc, #40]	@ (80086f8 <HAL_RCC_ClockConfig+0x1c0>)
 80086d0:	5ccb      	ldrb	r3, [r1, r3]
 80086d2:	fa22 f303 	lsr.w	r3, r2, r3
 80086d6:	4a09      	ldr	r2, [pc, #36]	@ (80086fc <HAL_RCC_ClockConfig+0x1c4>)
 80086d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80086da:	4b09      	ldr	r3, [pc, #36]	@ (8008700 <HAL_RCC_ClockConfig+0x1c8>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fa f846 	bl	8002770 <HAL_InitTick>

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	40023c00 	.word	0x40023c00
 80086f4:	40023800 	.word	0x40023800
 80086f8:	0801755c 	.word	0x0801755c
 80086fc:	20000000 	.word	0x20000000
 8008700:	20000004 	.word	0x20000004

08008704 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008708:	b094      	sub	sp, #80	@ 0x50
 800870a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800870c:	2300      	movs	r3, #0
 800870e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008710:	2300      	movs	r3, #0
 8008712:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8008714:	2300      	movs	r3, #0
 8008716:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008718:	2300      	movs	r3, #0
 800871a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800871c:	4b79      	ldr	r3, [pc, #484]	@ (8008904 <HAL_RCC_GetSysClockFreq+0x200>)
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	f003 030c 	and.w	r3, r3, #12
 8008724:	2b08      	cmp	r3, #8
 8008726:	d00d      	beq.n	8008744 <HAL_RCC_GetSysClockFreq+0x40>
 8008728:	2b08      	cmp	r3, #8
 800872a:	f200 80e1 	bhi.w	80088f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800872e:	2b00      	cmp	r3, #0
 8008730:	d002      	beq.n	8008738 <HAL_RCC_GetSysClockFreq+0x34>
 8008732:	2b04      	cmp	r3, #4
 8008734:	d003      	beq.n	800873e <HAL_RCC_GetSysClockFreq+0x3a>
 8008736:	e0db      	b.n	80088f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008738:	4b73      	ldr	r3, [pc, #460]	@ (8008908 <HAL_RCC_GetSysClockFreq+0x204>)
 800873a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800873c:	e0db      	b.n	80088f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800873e:	4b73      	ldr	r3, [pc, #460]	@ (800890c <HAL_RCC_GetSysClockFreq+0x208>)
 8008740:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008742:	e0d8      	b.n	80088f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008744:	4b6f      	ldr	r3, [pc, #444]	@ (8008904 <HAL_RCC_GetSysClockFreq+0x200>)
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800874c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800874e:	4b6d      	ldr	r3, [pc, #436]	@ (8008904 <HAL_RCC_GetSysClockFreq+0x200>)
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008756:	2b00      	cmp	r3, #0
 8008758:	d063      	beq.n	8008822 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800875a:	4b6a      	ldr	r3, [pc, #424]	@ (8008904 <HAL_RCC_GetSysClockFreq+0x200>)
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	099b      	lsrs	r3, r3, #6
 8008760:	2200      	movs	r2, #0
 8008762:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008764:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800876c:	633b      	str	r3, [r7, #48]	@ 0x30
 800876e:	2300      	movs	r3, #0
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
 8008772:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008776:	4622      	mov	r2, r4
 8008778:	462b      	mov	r3, r5
 800877a:	f04f 0000 	mov.w	r0, #0
 800877e:	f04f 0100 	mov.w	r1, #0
 8008782:	0159      	lsls	r1, r3, #5
 8008784:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008788:	0150      	lsls	r0, r2, #5
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	4621      	mov	r1, r4
 8008790:	1a51      	subs	r1, r2, r1
 8008792:	6139      	str	r1, [r7, #16]
 8008794:	4629      	mov	r1, r5
 8008796:	eb63 0301 	sbc.w	r3, r3, r1
 800879a:	617b      	str	r3, [r7, #20]
 800879c:	f04f 0200 	mov.w	r2, #0
 80087a0:	f04f 0300 	mov.w	r3, #0
 80087a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80087a8:	4659      	mov	r1, fp
 80087aa:	018b      	lsls	r3, r1, #6
 80087ac:	4651      	mov	r1, sl
 80087ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087b2:	4651      	mov	r1, sl
 80087b4:	018a      	lsls	r2, r1, #6
 80087b6:	4651      	mov	r1, sl
 80087b8:	ebb2 0801 	subs.w	r8, r2, r1
 80087bc:	4659      	mov	r1, fp
 80087be:	eb63 0901 	sbc.w	r9, r3, r1
 80087c2:	f04f 0200 	mov.w	r2, #0
 80087c6:	f04f 0300 	mov.w	r3, #0
 80087ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80087ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80087d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80087d6:	4690      	mov	r8, r2
 80087d8:	4699      	mov	r9, r3
 80087da:	4623      	mov	r3, r4
 80087dc:	eb18 0303 	adds.w	r3, r8, r3
 80087e0:	60bb      	str	r3, [r7, #8]
 80087e2:	462b      	mov	r3, r5
 80087e4:	eb49 0303 	adc.w	r3, r9, r3
 80087e8:	60fb      	str	r3, [r7, #12]
 80087ea:	f04f 0200 	mov.w	r2, #0
 80087ee:	f04f 0300 	mov.w	r3, #0
 80087f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80087f6:	4629      	mov	r1, r5
 80087f8:	024b      	lsls	r3, r1, #9
 80087fa:	4621      	mov	r1, r4
 80087fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008800:	4621      	mov	r1, r4
 8008802:	024a      	lsls	r2, r1, #9
 8008804:	4610      	mov	r0, r2
 8008806:	4619      	mov	r1, r3
 8008808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800880a:	2200      	movs	r2, #0
 800880c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800880e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008810:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008814:	f7f8 fa1a 	bl	8000c4c <__aeabi_uldivmod>
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	4613      	mov	r3, r2
 800881e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008820:	e058      	b.n	80088d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008822:	4b38      	ldr	r3, [pc, #224]	@ (8008904 <HAL_RCC_GetSysClockFreq+0x200>)
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	099b      	lsrs	r3, r3, #6
 8008828:	2200      	movs	r2, #0
 800882a:	4618      	mov	r0, r3
 800882c:	4611      	mov	r1, r2
 800882e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008832:	623b      	str	r3, [r7, #32]
 8008834:	2300      	movs	r3, #0
 8008836:	627b      	str	r3, [r7, #36]	@ 0x24
 8008838:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800883c:	4642      	mov	r2, r8
 800883e:	464b      	mov	r3, r9
 8008840:	f04f 0000 	mov.w	r0, #0
 8008844:	f04f 0100 	mov.w	r1, #0
 8008848:	0159      	lsls	r1, r3, #5
 800884a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800884e:	0150      	lsls	r0, r2, #5
 8008850:	4602      	mov	r2, r0
 8008852:	460b      	mov	r3, r1
 8008854:	4641      	mov	r1, r8
 8008856:	ebb2 0a01 	subs.w	sl, r2, r1
 800885a:	4649      	mov	r1, r9
 800885c:	eb63 0b01 	sbc.w	fp, r3, r1
 8008860:	f04f 0200 	mov.w	r2, #0
 8008864:	f04f 0300 	mov.w	r3, #0
 8008868:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800886c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008870:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008874:	ebb2 040a 	subs.w	r4, r2, sl
 8008878:	eb63 050b 	sbc.w	r5, r3, fp
 800887c:	f04f 0200 	mov.w	r2, #0
 8008880:	f04f 0300 	mov.w	r3, #0
 8008884:	00eb      	lsls	r3, r5, #3
 8008886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800888a:	00e2      	lsls	r2, r4, #3
 800888c:	4614      	mov	r4, r2
 800888e:	461d      	mov	r5, r3
 8008890:	4643      	mov	r3, r8
 8008892:	18e3      	adds	r3, r4, r3
 8008894:	603b      	str	r3, [r7, #0]
 8008896:	464b      	mov	r3, r9
 8008898:	eb45 0303 	adc.w	r3, r5, r3
 800889c:	607b      	str	r3, [r7, #4]
 800889e:	f04f 0200 	mov.w	r2, #0
 80088a2:	f04f 0300 	mov.w	r3, #0
 80088a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80088aa:	4629      	mov	r1, r5
 80088ac:	028b      	lsls	r3, r1, #10
 80088ae:	4621      	mov	r1, r4
 80088b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80088b4:	4621      	mov	r1, r4
 80088b6:	028a      	lsls	r2, r1, #10
 80088b8:	4610      	mov	r0, r2
 80088ba:	4619      	mov	r1, r3
 80088bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088be:	2200      	movs	r2, #0
 80088c0:	61bb      	str	r3, [r7, #24]
 80088c2:	61fa      	str	r2, [r7, #28]
 80088c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088c8:	f7f8 f9c0 	bl	8000c4c <__aeabi_uldivmod>
 80088cc:	4602      	mov	r2, r0
 80088ce:	460b      	mov	r3, r1
 80088d0:	4613      	mov	r3, r2
 80088d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80088d4:	4b0b      	ldr	r3, [pc, #44]	@ (8008904 <HAL_RCC_GetSysClockFreq+0x200>)
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	0c1b      	lsrs	r3, r3, #16
 80088da:	f003 0303 	and.w	r3, r3, #3
 80088de:	3301      	adds	r3, #1
 80088e0:	005b      	lsls	r3, r3, #1
 80088e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80088e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80088e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80088ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80088ee:	e002      	b.n	80088f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80088f0:	4b05      	ldr	r3, [pc, #20]	@ (8008908 <HAL_RCC_GetSysClockFreq+0x204>)
 80088f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80088f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80088f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3750      	adds	r7, #80	@ 0x50
 80088fc:	46bd      	mov	sp, r7
 80088fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008902:	bf00      	nop
 8008904:	40023800 	.word	0x40023800
 8008908:	00f42400 	.word	0x00f42400
 800890c:	007a1200 	.word	0x007a1200

08008910 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008910:	b480      	push	{r7}
 8008912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008914:	4b03      	ldr	r3, [pc, #12]	@ (8008924 <HAL_RCC_GetHCLKFreq+0x14>)
 8008916:	681b      	ldr	r3, [r3, #0]
}
 8008918:	4618      	mov	r0, r3
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20000000 	.word	0x20000000

08008928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800892c:	f7ff fff0 	bl	8008910 <HAL_RCC_GetHCLKFreq>
 8008930:	4602      	mov	r2, r0
 8008932:	4b05      	ldr	r3, [pc, #20]	@ (8008948 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	0a9b      	lsrs	r3, r3, #10
 8008938:	f003 0307 	and.w	r3, r3, #7
 800893c:	4903      	ldr	r1, [pc, #12]	@ (800894c <HAL_RCC_GetPCLK1Freq+0x24>)
 800893e:	5ccb      	ldrb	r3, [r1, r3]
 8008940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008944:	4618      	mov	r0, r3
 8008946:	bd80      	pop	{r7, pc}
 8008948:	40023800 	.word	0x40023800
 800894c:	0801756c 	.word	0x0801756c

08008950 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008954:	f7ff ffdc 	bl	8008910 <HAL_RCC_GetHCLKFreq>
 8008958:	4602      	mov	r2, r0
 800895a:	4b05      	ldr	r3, [pc, #20]	@ (8008970 <HAL_RCC_GetPCLK2Freq+0x20>)
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	0b5b      	lsrs	r3, r3, #13
 8008960:	f003 0307 	and.w	r3, r3, #7
 8008964:	4903      	ldr	r1, [pc, #12]	@ (8008974 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008966:	5ccb      	ldrb	r3, [r1, r3]
 8008968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800896c:	4618      	mov	r0, r3
 800896e:	bd80      	pop	{r7, pc}
 8008970:	40023800 	.word	0x40023800
 8008974:	0801756c 	.word	0x0801756c

08008978 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	220f      	movs	r2, #15
 8008986:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008988:	4b12      	ldr	r3, [pc, #72]	@ (80089d4 <HAL_RCC_GetClockConfig+0x5c>)
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	f003 0203 	and.w	r2, r3, #3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008994:	4b0f      	ldr	r3, [pc, #60]	@ (80089d4 <HAL_RCC_GetClockConfig+0x5c>)
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80089a0:	4b0c      	ldr	r3, [pc, #48]	@ (80089d4 <HAL_RCC_GetClockConfig+0x5c>)
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80089ac:	4b09      	ldr	r3, [pc, #36]	@ (80089d4 <HAL_RCC_GetClockConfig+0x5c>)
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	08db      	lsrs	r3, r3, #3
 80089b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80089ba:	4b07      	ldr	r3, [pc, #28]	@ (80089d8 <HAL_RCC_GetClockConfig+0x60>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0207 	and.w	r2, r3, #7
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	601a      	str	r2, [r3, #0]
}
 80089c6:	bf00      	nop
 80089c8:	370c      	adds	r7, #12
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	40023800 	.word	0x40023800
 80089d8:	40023c00 	.word	0x40023c00

080089dc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089e4:	2300      	movs	r3, #0
 80089e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80089e8:	2300      	movs	r3, #0
 80089ea:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 0301 	and.w	r3, r3, #1
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d105      	bne.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d035      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008a04:	4b62      	ldr	r3, [pc, #392]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008a06:	2200      	movs	r2, #0
 8008a08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a0a:	f7fa f9db 	bl	8002dc4 <HAL_GetTick>
 8008a0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008a10:	e008      	b.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008a12:	f7fa f9d7 	bl	8002dc4 <HAL_GetTick>
 8008a16:	4602      	mov	r2, r0
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	1ad3      	subs	r3, r2, r3
 8008a1c:	2b02      	cmp	r3, #2
 8008a1e:	d901      	bls.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e0b0      	b.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008a24:	4b5b      	ldr	r3, [pc, #364]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d1f0      	bne.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	019a      	lsls	r2, r3, #6
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	071b      	lsls	r3, r3, #28
 8008a3c:	4955      	ldr	r1, [pc, #340]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008a44:	4b52      	ldr	r3, [pc, #328]	@ (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008a46:	2201      	movs	r2, #1
 8008a48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a4a:	f7fa f9bb 	bl	8002dc4 <HAL_GetTick>
 8008a4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a50:	e008      	b.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008a52:	f7fa f9b7 	bl	8002dc4 <HAL_GetTick>
 8008a56:	4602      	mov	r2, r0
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	1ad3      	subs	r3, r2, r3
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d901      	bls.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a60:	2303      	movs	r3, #3
 8008a62:	e090      	b.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a64:	4b4b      	ldr	r3, [pc, #300]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d0f0      	beq.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 0302 	and.w	r3, r3, #2
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 8083 	beq.w	8008b84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008a7e:	2300      	movs	r3, #0
 8008a80:	60fb      	str	r3, [r7, #12]
 8008a82:	4b44      	ldr	r3, [pc, #272]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a86:	4a43      	ldr	r2, [pc, #268]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a8e:	4b41      	ldr	r3, [pc, #260]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a96:	60fb      	str	r3, [r7, #12]
 8008a98:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008a9a:	4b3f      	ldr	r3, [pc, #252]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a3e      	ldr	r2, [pc, #248]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008aa4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008aa6:	f7fa f98d 	bl	8002dc4 <HAL_GetTick>
 8008aaa:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008aac:	e008      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008aae:	f7fa f989 	bl	8002dc4 <HAL_GetTick>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	1ad3      	subs	r3, r2, r3
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d901      	bls.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8008abc:	2303      	movs	r3, #3
 8008abe:	e062      	b.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008ac0:	4b35      	ldr	r3, [pc, #212]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d0f0      	beq.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008acc:	4b31      	ldr	r3, [pc, #196]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ad0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ad4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d02f      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ae4:	693a      	ldr	r2, [r7, #16]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d028      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008aea:	4b2a      	ldr	r3, [pc, #168]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008af2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008af4:	4b29      	ldr	r3, [pc, #164]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008af6:	2201      	movs	r2, #1
 8008af8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008afa:	4b28      	ldr	r3, [pc, #160]	@ (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008afc:	2200      	movs	r2, #0
 8008afe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008b00:	4a24      	ldr	r2, [pc, #144]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008b06:	4b23      	ldr	r3, [pc, #140]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b0a:	f003 0301 	and.w	r3, r3, #1
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d114      	bne.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008b12:	f7fa f957 	bl	8002dc4 <HAL_GetTick>
 8008b16:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b18:	e00a      	b.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b1a:	f7fa f953 	bl	8002dc4 <HAL_GetTick>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	1ad3      	subs	r3, r2, r3
 8008b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d901      	bls.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	e02a      	b.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b30:	4b18      	ldr	r3, [pc, #96]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b34:	f003 0302 	and.w	r3, r3, #2
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d0ee      	beq.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b48:	d10d      	bne.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8008b4a:	4b12      	ldr	r3, [pc, #72]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008b5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b5e:	490d      	ldr	r1, [pc, #52]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b60:	4313      	orrs	r3, r2
 8008b62:	608b      	str	r3, [r1, #8]
 8008b64:	e005      	b.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008b66:	4b0b      	ldr	r3, [pc, #44]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b6c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008b70:	6093      	str	r3, [r2, #8]
 8008b72:	4b08      	ldr	r3, [pc, #32]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b74:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	68db      	ldr	r3, [r3, #12]
 8008b7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b7e:	4905      	ldr	r1, [pc, #20]	@ (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008b80:	4313      	orrs	r3, r2
 8008b82:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3718      	adds	r7, #24
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	42470068 	.word	0x42470068
 8008b94:	40023800 	.word	0x40023800
 8008b98:	40007000 	.word	0x40007000
 8008b9c:	42470e40 	.word	0x42470e40

08008ba0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b087      	sub	sp, #28
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008bac:	2300      	movs	r3, #0
 8008bae:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d13f      	bne.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008bbe:	4b24      	ldr	r3, [pc, #144]	@ (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bc6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d006      	beq.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008bd4:	d12f      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008bd8:	617b      	str	r3, [r7, #20]
          break;
 8008bda:	e02f      	b.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008be4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008be8:	d108      	bne.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008bea:	4b19      	ldr	r3, [pc, #100]	@ (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008bf2:	4a19      	ldr	r2, [pc, #100]	@ (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8008bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bf8:	613b      	str	r3, [r7, #16]
 8008bfa:	e007      	b.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008bfc:	4b14      	ldr	r3, [pc, #80]	@ (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c04:	4a15      	ldr	r2, [pc, #84]	@ (8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8008c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c0a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008c0c:	4b10      	ldr	r3, [pc, #64]	@ (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c12:	099b      	lsrs	r3, r3, #6
 8008c14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	fb02 f303 	mul.w	r3, r2, r3
 8008c1e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008c20:	4b0b      	ldr	r3, [pc, #44]	@ (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c26:	0f1b      	lsrs	r3, r3, #28
 8008c28:	f003 0307 	and.w	r3, r3, #7
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c32:	617b      	str	r3, [r7, #20]
          break;
 8008c34:	e002      	b.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8008c36:	2300      	movs	r3, #0
 8008c38:	617b      	str	r3, [r7, #20]
          break;
 8008c3a:	bf00      	nop
        }
      }
      break;
 8008c3c:	e000      	b.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8008c3e:	bf00      	nop
    }
  }
  return frequency;
 8008c40:	697b      	ldr	r3, [r7, #20]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	371c      	adds	r7, #28
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	40023800 	.word	0x40023800
 8008c54:	00bb8000 	.word	0x00bb8000
 8008c58:	007a1200 	.word	0x007a1200
 8008c5c:	00f42400 	.word	0x00f42400

08008c60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e07b      	b.n	8008d6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d108      	bne.n	8008c8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c82:	d009      	beq.n	8008c98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	61da      	str	r2, [r3, #28]
 8008c8a:	e005      	b.n	8008c98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d106      	bne.n	8008cb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f7f9 fce8 	bl	8002688 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2202      	movs	r2, #2
 8008cbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008ce0:	431a      	orrs	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	68db      	ldr	r3, [r3, #12]
 8008ce6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cea:	431a      	orrs	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	691b      	ldr	r3, [r3, #16]
 8008cf0:	f003 0302 	and.w	r3, r3, #2
 8008cf4:	431a      	orrs	r2, r3
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	695b      	ldr	r3, [r3, #20]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	431a      	orrs	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	699b      	ldr	r3, [r3, #24]
 8008d04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d08:	431a      	orrs	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	69db      	ldr	r3, [r3, #28]
 8008d0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d12:	431a      	orrs	r2, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6a1b      	ldr	r3, [r3, #32]
 8008d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d1c:	ea42 0103 	orr.w	r1, r2, r3
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	430a      	orrs	r2, r1
 8008d2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	0c1b      	lsrs	r3, r3, #16
 8008d36:	f003 0104 	and.w	r1, r3, #4
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d3e:	f003 0210 	and.w	r2, r3, #16
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	430a      	orrs	r2, r1
 8008d48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	69da      	ldr	r2, [r3, #28]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008d58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008d68:	2300      	movs	r3, #0
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3708      	adds	r7, #8
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b082      	sub	sp, #8
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d101      	bne.n	8008d84 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e041      	b.n	8008e08 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d106      	bne.n	8008d9e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f839 	bl	8008e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2202      	movs	r2, #2
 8008da2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	3304      	adds	r3, #4
 8008dae:	4619      	mov	r1, r3
 8008db0:	4610      	mov	r0, r2
 8008db2:	f000 f9bf 	bl	8009134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2201      	movs	r2, #1
 8008dba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2201      	movs	r2, #1
 8008dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2201      	movs	r2, #1
 8008de2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2201      	movs	r2, #1
 8008dfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2201      	movs	r2, #1
 8008e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e06:	2300      	movs	r3, #0
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008e18:	bf00      	nop
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d001      	beq.n	8008e3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e04e      	b.n	8008eda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2202      	movs	r2, #2
 8008e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68da      	ldr	r2, [r3, #12]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f042 0201 	orr.w	r2, r2, #1
 8008e52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a23      	ldr	r2, [pc, #140]	@ (8008ee8 <HAL_TIM_Base_Start_IT+0xc4>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d022      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e66:	d01d      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8008eec <HAL_TIM_Base_Start_IT+0xc8>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d018      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a1e      	ldr	r2, [pc, #120]	@ (8008ef0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d013      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a1c      	ldr	r2, [pc, #112]	@ (8008ef4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d00e      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8008ef8 <HAL_TIM_Base_Start_IT+0xd4>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d009      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a19      	ldr	r2, [pc, #100]	@ (8008efc <HAL_TIM_Base_Start_IT+0xd8>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d004      	beq.n	8008ea4 <HAL_TIM_Base_Start_IT+0x80>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a18      	ldr	r2, [pc, #96]	@ (8008f00 <HAL_TIM_Base_Start_IT+0xdc>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d111      	bne.n	8008ec8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	f003 0307 	and.w	r3, r3, #7
 8008eae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2b06      	cmp	r3, #6
 8008eb4:	d010      	beq.n	8008ed8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f042 0201 	orr.w	r2, r2, #1
 8008ec4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ec6:	e007      	b.n	8008ed8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f042 0201 	orr.w	r2, r2, #1
 8008ed6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3714      	adds	r7, #20
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	40010000 	.word	0x40010000
 8008eec:	40000400 	.word	0x40000400
 8008ef0:	40000800 	.word	0x40000800
 8008ef4:	40000c00 	.word	0x40000c00
 8008ef8:	40010400 	.word	0x40010400
 8008efc:	40014000 	.word	0x40014000
 8008f00:	40001800 	.word	0x40001800

08008f04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f003 0302 	and.w	r3, r3, #2
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d020      	beq.n	8008f68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f003 0302 	and.w	r3, r3, #2
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d01b      	beq.n	8008f68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f06f 0202 	mvn.w	r2, #2
 8008f38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	f003 0303 	and.w	r3, r3, #3
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d003      	beq.n	8008f56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 f8d2 	bl	80090f8 <HAL_TIM_IC_CaptureCallback>
 8008f54:	e005      	b.n	8008f62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f8c4 	bl	80090e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 f8d5 	bl	800910c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	f003 0304 	and.w	r3, r3, #4
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d020      	beq.n	8008fb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f003 0304 	and.w	r3, r3, #4
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d01b      	beq.n	8008fb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f06f 0204 	mvn.w	r2, #4
 8008f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2202      	movs	r2, #2
 8008f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	699b      	ldr	r3, [r3, #24]
 8008f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d003      	beq.n	8008fa2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 f8ac 	bl	80090f8 <HAL_TIM_IC_CaptureCallback>
 8008fa0:	e005      	b.n	8008fae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f89e 	bl	80090e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f8af 	bl	800910c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	f003 0308 	and.w	r3, r3, #8
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d020      	beq.n	8009000 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f003 0308 	and.w	r3, r3, #8
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d01b      	beq.n	8009000 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f06f 0208 	mvn.w	r2, #8
 8008fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2204      	movs	r2, #4
 8008fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	69db      	ldr	r3, [r3, #28]
 8008fde:	f003 0303 	and.w	r3, r3, #3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d003      	beq.n	8008fee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 f886 	bl	80090f8 <HAL_TIM_IC_CaptureCallback>
 8008fec:	e005      	b.n	8008ffa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f878 	bl	80090e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 f889 	bl	800910c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f003 0310 	and.w	r3, r3, #16
 8009006:	2b00      	cmp	r3, #0
 8009008:	d020      	beq.n	800904c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f003 0310 	and.w	r3, r3, #16
 8009010:	2b00      	cmp	r3, #0
 8009012:	d01b      	beq.n	800904c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f06f 0210 	mvn.w	r2, #16
 800901c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2208      	movs	r2, #8
 8009022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	69db      	ldr	r3, [r3, #28]
 800902a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800902e:	2b00      	cmp	r3, #0
 8009030:	d003      	beq.n	800903a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 f860 	bl	80090f8 <HAL_TIM_IC_CaptureCallback>
 8009038:	e005      	b.n	8009046 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 f852 	bl	80090e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 f863 	bl	800910c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00c      	beq.n	8009070 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f003 0301 	and.w	r3, r3, #1
 800905c:	2b00      	cmp	r3, #0
 800905e:	d007      	beq.n	8009070 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f06f 0201 	mvn.w	r2, #1
 8009068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7f9 fa96 	bl	800259c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00c      	beq.n	8009094 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009080:	2b00      	cmp	r3, #0
 8009082:	d007      	beq.n	8009094 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800908c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 f900 	bl	8009294 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00c      	beq.n	80090b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d007      	beq.n	80090b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80090b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f834 	bl	8009120 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	f003 0320 	and.w	r3, r3, #32
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00c      	beq.n	80090dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f003 0320 	and.w	r3, r3, #32
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d007      	beq.n	80090dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f06f 0220 	mvn.w	r2, #32
 80090d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f8d2 	bl	8009280 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80090dc:	bf00      	nop
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090ec:	bf00      	nop
 80090ee:	370c      	adds	r7, #12
 80090f0:	46bd      	mov	sp, r7
 80090f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f6:	4770      	bx	lr

080090f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009114:	bf00      	nop
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009128:	bf00      	nop
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	4a43      	ldr	r2, [pc, #268]	@ (8009254 <TIM_Base_SetConfig+0x120>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d013      	beq.n	8009174 <TIM_Base_SetConfig+0x40>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009152:	d00f      	beq.n	8009174 <TIM_Base_SetConfig+0x40>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	4a40      	ldr	r2, [pc, #256]	@ (8009258 <TIM_Base_SetConfig+0x124>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d00b      	beq.n	8009174 <TIM_Base_SetConfig+0x40>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	4a3f      	ldr	r2, [pc, #252]	@ (800925c <TIM_Base_SetConfig+0x128>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d007      	beq.n	8009174 <TIM_Base_SetConfig+0x40>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	4a3e      	ldr	r2, [pc, #248]	@ (8009260 <TIM_Base_SetConfig+0x12c>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d003      	beq.n	8009174 <TIM_Base_SetConfig+0x40>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4a3d      	ldr	r2, [pc, #244]	@ (8009264 <TIM_Base_SetConfig+0x130>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d108      	bne.n	8009186 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800917a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	4313      	orrs	r3, r2
 8009184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a32      	ldr	r2, [pc, #200]	@ (8009254 <TIM_Base_SetConfig+0x120>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d02b      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009194:	d027      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a2f      	ldr	r2, [pc, #188]	@ (8009258 <TIM_Base_SetConfig+0x124>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d023      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a2e      	ldr	r2, [pc, #184]	@ (800925c <TIM_Base_SetConfig+0x128>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d01f      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	4a2d      	ldr	r2, [pc, #180]	@ (8009260 <TIM_Base_SetConfig+0x12c>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d01b      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4a2c      	ldr	r2, [pc, #176]	@ (8009264 <TIM_Base_SetConfig+0x130>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d017      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a2b      	ldr	r2, [pc, #172]	@ (8009268 <TIM_Base_SetConfig+0x134>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d013      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	4a2a      	ldr	r2, [pc, #168]	@ (800926c <TIM_Base_SetConfig+0x138>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d00f      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a29      	ldr	r2, [pc, #164]	@ (8009270 <TIM_Base_SetConfig+0x13c>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d00b      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a28      	ldr	r2, [pc, #160]	@ (8009274 <TIM_Base_SetConfig+0x140>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d007      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a27      	ldr	r2, [pc, #156]	@ (8009278 <TIM_Base_SetConfig+0x144>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d003      	beq.n	80091e6 <TIM_Base_SetConfig+0xb2>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a26      	ldr	r2, [pc, #152]	@ (800927c <TIM_Base_SetConfig+0x148>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d108      	bne.n	80091f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	68db      	ldr	r3, [r3, #12]
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	4313      	orrs	r3, r2
 80091f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	695b      	ldr	r3, [r3, #20]
 8009202:	4313      	orrs	r3, r2
 8009204:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	689a      	ldr	r2, [r3, #8]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a0e      	ldr	r2, [pc, #56]	@ (8009254 <TIM_Base_SetConfig+0x120>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d003      	beq.n	8009226 <TIM_Base_SetConfig+0xf2>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a10      	ldr	r2, [pc, #64]	@ (8009264 <TIM_Base_SetConfig+0x130>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d103      	bne.n	800922e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	691a      	ldr	r2, [r3, #16]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f043 0204 	orr.w	r2, r3, #4
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2201      	movs	r2, #1
 800923e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	601a      	str	r2, [r3, #0]
}
 8009246:	bf00      	nop
 8009248:	3714      	adds	r7, #20
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	40010000 	.word	0x40010000
 8009258:	40000400 	.word	0x40000400
 800925c:	40000800 	.word	0x40000800
 8009260:	40000c00 	.word	0x40000c00
 8009264:	40010400 	.word	0x40010400
 8009268:	40014000 	.word	0x40014000
 800926c:	40014400 	.word	0x40014400
 8009270:	40014800 	.word	0x40014800
 8009274:	40001800 	.word	0x40001800
 8009278:	40001c00 	.word	0x40001c00
 800927c:	40002000 	.word	0x40002000

08009280 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009288:	bf00      	nop
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800929c:	bf00      	nop
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d101      	bne.n	80092ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	e042      	b.n	8009340 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d106      	bne.n	80092d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f7f9 fc24 	bl	8002b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2224      	movs	r2, #36	@ 0x24
 80092d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	68da      	ldr	r2, [r3, #12]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80092ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 ffcf 	bl	800a290 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	691a      	ldr	r2, [r3, #16]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	695a      	ldr	r2, [r3, #20]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	68da      	ldr	r2, [r3, #12]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2220      	movs	r2, #32
 800932c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2220      	movs	r2, #32
 8009334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}

08009348 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b08a      	sub	sp, #40	@ 0x28
 800934c:	af02      	add	r7, sp, #8
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	603b      	str	r3, [r7, #0]
 8009354:	4613      	mov	r3, r2
 8009356:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009358:	2300      	movs	r3, #0
 800935a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009362:	b2db      	uxtb	r3, r3
 8009364:	2b20      	cmp	r3, #32
 8009366:	d175      	bne.n	8009454 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d002      	beq.n	8009374 <HAL_UART_Transmit+0x2c>
 800936e:	88fb      	ldrh	r3, [r7, #6]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d101      	bne.n	8009378 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e06e      	b.n	8009456 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2221      	movs	r2, #33	@ 0x21
 8009382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009386:	f7f9 fd1d 	bl	8002dc4 <HAL_GetTick>
 800938a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	88fa      	ldrh	r2, [r7, #6]
 8009390:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	88fa      	ldrh	r2, [r7, #6]
 8009396:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093a0:	d108      	bne.n	80093b4 <HAL_UART_Transmit+0x6c>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d104      	bne.n	80093b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80093aa:	2300      	movs	r3, #0
 80093ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	61bb      	str	r3, [r7, #24]
 80093b2:	e003      	b.n	80093bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093b8:	2300      	movs	r3, #0
 80093ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80093bc:	e02e      	b.n	800941c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	9300      	str	r3, [sp, #0]
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	2200      	movs	r2, #0
 80093c6:	2180      	movs	r1, #128	@ 0x80
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	f000 fc65 	bl	8009c98 <UART_WaitOnFlagUntilTimeout>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d005      	beq.n	80093e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2220      	movs	r2, #32
 80093d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80093dc:	2303      	movs	r3, #3
 80093de:	e03a      	b.n	8009456 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d10b      	bne.n	80093fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	881b      	ldrh	r3, [r3, #0]
 80093ea:	461a      	mov	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	3302      	adds	r3, #2
 80093fa:	61bb      	str	r3, [r7, #24]
 80093fc:	e007      	b.n	800940e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80093fe:	69fb      	ldr	r3, [r7, #28]
 8009400:	781a      	ldrb	r2, [r3, #0]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	3301      	adds	r3, #1
 800940c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009412:	b29b      	uxth	r3, r3
 8009414:	3b01      	subs	r3, #1
 8009416:	b29a      	uxth	r2, r3
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009420:	b29b      	uxth	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	d1cb      	bne.n	80093be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	2200      	movs	r2, #0
 800942e:	2140      	movs	r1, #64	@ 0x40
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f000 fc31 	bl	8009c98 <UART_WaitOnFlagUntilTimeout>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d005      	beq.n	8009448 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2220      	movs	r2, #32
 8009440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009444:	2303      	movs	r3, #3
 8009446:	e006      	b.n	8009456 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2220      	movs	r2, #32
 800944c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009450:	2300      	movs	r3, #0
 8009452:	e000      	b.n	8009456 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009454:	2302      	movs	r3, #2
  }
}
 8009456:	4618      	mov	r0, r3
 8009458:	3720      	adds	r7, #32
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b084      	sub	sp, #16
 8009462:	af00      	add	r7, sp, #0
 8009464:	60f8      	str	r0, [r7, #12]
 8009466:	60b9      	str	r1, [r7, #8]
 8009468:	4613      	mov	r3, r2
 800946a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009472:	b2db      	uxtb	r3, r3
 8009474:	2b20      	cmp	r3, #32
 8009476:	d112      	bne.n	800949e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d002      	beq.n	8009484 <HAL_UART_Receive_IT+0x26>
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e00b      	b.n	80094a0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2200      	movs	r2, #0
 800948c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800948e:	88fb      	ldrh	r3, [r7, #6]
 8009490:	461a      	mov	r2, r3
 8009492:	68b9      	ldr	r1, [r7, #8]
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f000 fc58 	bl	8009d4a <UART_Start_Receive_IT>
 800949a:	4603      	mov	r3, r0
 800949c:	e000      	b.n	80094a0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800949e:	2302      	movs	r3, #2
  }
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3710      	adds	r7, #16
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	4613      	mov	r3, r2
 80094b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b20      	cmp	r3, #32
 80094c0:	d112      	bne.n	80094e8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d002      	beq.n	80094ce <HAL_UART_Receive_DMA+0x26>
 80094c8:	88fb      	ldrh	r3, [r7, #6]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d101      	bne.n	80094d2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e00b      	b.n	80094ea <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80094d8:	88fb      	ldrh	r3, [r7, #6]
 80094da:	461a      	mov	r2, r3
 80094dc:	68b9      	ldr	r1, [r7, #8]
 80094de:	68f8      	ldr	r0, [r7, #12]
 80094e0:	f000 fc6e 	bl	8009dc0 <UART_Start_Receive_DMA>
 80094e4:	4603      	mov	r3, r0
 80094e6:	e000      	b.n	80094ea <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80094e8:	2302      	movs	r3, #2
  }
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3710      	adds	r7, #16
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}
	...

080094f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b0ba      	sub	sp, #232	@ 0xe8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800951a:	2300      	movs	r3, #0
 800951c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009520:	2300      	movs	r3, #0
 8009522:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800952a:	f003 030f 	and.w	r3, r3, #15
 800952e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009532:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009536:	2b00      	cmp	r3, #0
 8009538:	d10f      	bne.n	800955a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800953a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800953e:	f003 0320 	and.w	r3, r3, #32
 8009542:	2b00      	cmp	r3, #0
 8009544:	d009      	beq.n	800955a <HAL_UART_IRQHandler+0x66>
 8009546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800954a:	f003 0320 	and.w	r3, r3, #32
 800954e:	2b00      	cmp	r3, #0
 8009550:	d003      	beq.n	800955a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 fdde 	bl	800a114 <UART_Receive_IT>
      return;
 8009558:	e273      	b.n	8009a42 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800955a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800955e:	2b00      	cmp	r3, #0
 8009560:	f000 80de 	beq.w	8009720 <HAL_UART_IRQHandler+0x22c>
 8009564:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009568:	f003 0301 	and.w	r3, r3, #1
 800956c:	2b00      	cmp	r3, #0
 800956e:	d106      	bne.n	800957e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009574:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009578:	2b00      	cmp	r3, #0
 800957a:	f000 80d1 	beq.w	8009720 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800957e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00b      	beq.n	80095a2 <HAL_UART_IRQHandler+0xae>
 800958a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800958e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009592:	2b00      	cmp	r3, #0
 8009594:	d005      	beq.n	80095a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959a:	f043 0201 	orr.w	r2, r3, #1
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80095a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a6:	f003 0304 	and.w	r3, r3, #4
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d00b      	beq.n	80095c6 <HAL_UART_IRQHandler+0xd2>
 80095ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095b2:	f003 0301 	and.w	r3, r3, #1
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d005      	beq.n	80095c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095be:	f043 0202 	orr.w	r2, r3, #2
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80095c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00b      	beq.n	80095ea <HAL_UART_IRQHandler+0xf6>
 80095d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095d6:	f003 0301 	and.w	r3, r3, #1
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d005      	beq.n	80095ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095e2:	f043 0204 	orr.w	r2, r3, #4
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80095ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ee:	f003 0308 	and.w	r3, r3, #8
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d011      	beq.n	800961a <HAL_UART_IRQHandler+0x126>
 80095f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095fa:	f003 0320 	and.w	r3, r3, #32
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d105      	bne.n	800960e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	2b00      	cmp	r3, #0
 800960c:	d005      	beq.n	800961a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009612:	f043 0208 	orr.w	r2, r3, #8
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800961e:	2b00      	cmp	r3, #0
 8009620:	f000 820a 	beq.w	8009a38 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009628:	f003 0320 	and.w	r3, r3, #32
 800962c:	2b00      	cmp	r3, #0
 800962e:	d008      	beq.n	8009642 <HAL_UART_IRQHandler+0x14e>
 8009630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009634:	f003 0320 	and.w	r3, r3, #32
 8009638:	2b00      	cmp	r3, #0
 800963a:	d002      	beq.n	8009642 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fd69 	bl	800a114 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	695b      	ldr	r3, [r3, #20]
 8009648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800964c:	2b40      	cmp	r3, #64	@ 0x40
 800964e:	bf0c      	ite	eq
 8009650:	2301      	moveq	r3, #1
 8009652:	2300      	movne	r3, #0
 8009654:	b2db      	uxtb	r3, r3
 8009656:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800965e:	f003 0308 	and.w	r3, r3, #8
 8009662:	2b00      	cmp	r3, #0
 8009664:	d103      	bne.n	800966e <HAL_UART_IRQHandler+0x17a>
 8009666:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800966a:	2b00      	cmp	r3, #0
 800966c:	d04f      	beq.n	800970e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 fc74 	bl	8009f5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	695b      	ldr	r3, [r3, #20]
 800967a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800967e:	2b40      	cmp	r3, #64	@ 0x40
 8009680:	d141      	bne.n	8009706 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3314      	adds	r3, #20
 8009688:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009690:	e853 3f00 	ldrex	r3, [r3]
 8009694:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009698:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800969c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	3314      	adds	r3, #20
 80096aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80096ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80096b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80096ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80096be:	e841 2300 	strex	r3, r2, [r1]
 80096c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80096c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1d9      	bne.n	8009682 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d013      	beq.n	80096fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096da:	4a8a      	ldr	r2, [pc, #552]	@ (8009904 <HAL_UART_IRQHandler+0x410>)
 80096dc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7f9 fdf6 	bl	80032d4 <HAL_DMA_Abort_IT>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d016      	beq.n	800971c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096f4:	687a      	ldr	r2, [r7, #4]
 80096f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80096f8:	4610      	mov	r0, r2
 80096fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096fc:	e00e      	b.n	800971c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f9b6 	bl	8009a70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009704:	e00a      	b.n	800971c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f000 f9b2 	bl	8009a70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800970c:	e006      	b.n	800971c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f9ae 	bl	8009a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800971a:	e18d      	b.n	8009a38 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800971c:	bf00      	nop
    return;
 800971e:	e18b      	b.n	8009a38 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009724:	2b01      	cmp	r3, #1
 8009726:	f040 8167 	bne.w	80099f8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800972a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800972e:	f003 0310 	and.w	r3, r3, #16
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 8160 	beq.w	80099f8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800973c:	f003 0310 	and.w	r3, r3, #16
 8009740:	2b00      	cmp	r3, #0
 8009742:	f000 8159 	beq.w	80099f8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009746:	2300      	movs	r3, #0
 8009748:	60bb      	str	r3, [r7, #8]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	60bb      	str	r3, [r7, #8]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	685b      	ldr	r3, [r3, #4]
 8009758:	60bb      	str	r3, [r7, #8]
 800975a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	695b      	ldr	r3, [r3, #20]
 8009762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009766:	2b40      	cmp	r3, #64	@ 0x40
 8009768:	f040 80ce 	bne.w	8009908 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009778:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800977c:	2b00      	cmp	r3, #0
 800977e:	f000 80a9 	beq.w	80098d4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009786:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800978a:	429a      	cmp	r2, r3
 800978c:	f080 80a2 	bcs.w	80098d4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009796:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800979c:	69db      	ldr	r3, [r3, #28]
 800979e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097a2:	f000 8088 	beq.w	80098b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	330c      	adds	r3, #12
 80097ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80097b4:	e853 3f00 	ldrex	r3, [r3]
 80097b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80097bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	330c      	adds	r3, #12
 80097ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80097d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80097d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80097de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80097e2:	e841 2300 	strex	r3, r2, [r1]
 80097e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80097ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d1d9      	bne.n	80097a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	3314      	adds	r3, #20
 80097f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097fc:	e853 3f00 	ldrex	r3, [r3]
 8009800:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009802:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009804:	f023 0301 	bic.w	r3, r3, #1
 8009808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	3314      	adds	r3, #20
 8009812:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009816:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800981a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800981e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009822:	e841 2300 	strex	r3, r2, [r1]
 8009826:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009828:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1e1      	bne.n	80097f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3314      	adds	r3, #20
 8009834:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009836:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009838:	e853 3f00 	ldrex	r3, [r3]
 800983c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800983e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009844:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	3314      	adds	r3, #20
 800984e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009852:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009854:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009856:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009858:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800985a:	e841 2300 	strex	r3, r2, [r1]
 800985e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009860:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009862:	2b00      	cmp	r3, #0
 8009864:	d1e3      	bne.n	800982e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2220      	movs	r2, #32
 800986a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2200      	movs	r2, #0
 8009872:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	330c      	adds	r3, #12
 800987a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800987e:	e853 3f00 	ldrex	r3, [r3]
 8009882:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009884:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009886:	f023 0310 	bic.w	r3, r3, #16
 800988a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	330c      	adds	r3, #12
 8009894:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009898:	65ba      	str	r2, [r7, #88]	@ 0x58
 800989a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800989e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80098a0:	e841 2300 	strex	r3, r2, [r1]
 80098a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80098a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1e3      	bne.n	8009874 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7f9 fc9f 	bl	80031f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2202      	movs	r2, #2
 80098ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	1ad3      	subs	r3, r2, r3
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	4619      	mov	r1, r3
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f000 f8d9 	bl	8009a84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80098d2:	e0b3      	b.n	8009a3c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80098d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80098dc:	429a      	cmp	r2, r3
 80098de:	f040 80ad 	bne.w	8009a3c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098e6:	69db      	ldr	r3, [r3, #28]
 80098e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098ec:	f040 80a6 	bne.w	8009a3c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2202      	movs	r2, #2
 80098f4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80098fa:	4619      	mov	r1, r3
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f8c1 	bl	8009a84 <HAL_UARTEx_RxEventCallback>
      return;
 8009902:	e09b      	b.n	8009a3c <HAL_UART_IRQHandler+0x548>
 8009904:	0800a023 	.word	0x0800a023
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009910:	b29b      	uxth	r3, r3
 8009912:	1ad3      	subs	r3, r2, r3
 8009914:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800991c:	b29b      	uxth	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	f000 808e 	beq.w	8009a40 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009924:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009928:	2b00      	cmp	r3, #0
 800992a:	f000 8089 	beq.w	8009a40 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	330c      	adds	r3, #12
 8009934:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009938:	e853 3f00 	ldrex	r3, [r3]
 800993c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800993e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009944:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	330c      	adds	r3, #12
 800994e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009952:	647a      	str	r2, [r7, #68]	@ 0x44
 8009954:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009956:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009958:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800995a:	e841 2300 	strex	r3, r2, [r1]
 800995e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009960:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009962:	2b00      	cmp	r3, #0
 8009964:	d1e3      	bne.n	800992e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	3314      	adds	r3, #20
 800996c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009970:	e853 3f00 	ldrex	r3, [r3]
 8009974:	623b      	str	r3, [r7, #32]
   return(result);
 8009976:	6a3b      	ldr	r3, [r7, #32]
 8009978:	f023 0301 	bic.w	r3, r3, #1
 800997c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	3314      	adds	r3, #20
 8009986:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800998a:	633a      	str	r2, [r7, #48]	@ 0x30
 800998c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009990:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009992:	e841 2300 	strex	r3, r2, [r1]
 8009996:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1e3      	bne.n	8009966 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2220      	movs	r2, #32
 80099a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	330c      	adds	r3, #12
 80099b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	e853 3f00 	ldrex	r3, [r3]
 80099ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f023 0310 	bic.w	r3, r3, #16
 80099c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	330c      	adds	r3, #12
 80099cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80099d0:	61fa      	str	r2, [r7, #28]
 80099d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d4:	69b9      	ldr	r1, [r7, #24]
 80099d6:	69fa      	ldr	r2, [r7, #28]
 80099d8:	e841 2300 	strex	r3, r2, [r1]
 80099dc:	617b      	str	r3, [r7, #20]
   return(result);
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d1e3      	bne.n	80099ac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2202      	movs	r2, #2
 80099e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80099ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80099ee:	4619      	mov	r1, r3
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f847 	bl	8009a84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80099f6:	e023      	b.n	8009a40 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80099f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d009      	beq.n	8009a18 <HAL_UART_IRQHandler+0x524>
 8009a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d003      	beq.n	8009a18 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fb17 	bl	800a044 <UART_Transmit_IT>
    return;
 8009a16:	e014      	b.n	8009a42 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d00e      	beq.n	8009a42 <HAL_UART_IRQHandler+0x54e>
 8009a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d008      	beq.n	8009a42 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 fb57 	bl	800a0e4 <UART_EndTransmit_IT>
    return;
 8009a36:	e004      	b.n	8009a42 <HAL_UART_IRQHandler+0x54e>
    return;
 8009a38:	bf00      	nop
 8009a3a:	e002      	b.n	8009a42 <HAL_UART_IRQHandler+0x54e>
      return;
 8009a3c:	bf00      	nop
 8009a3e:	e000      	b.n	8009a42 <HAL_UART_IRQHandler+0x54e>
      return;
 8009a40:	bf00      	nop
  }
}
 8009a42:	37e8      	adds	r7, #232	@ 0xe8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009a50:	bf00      	nop
 8009a52:	370c      	adds	r7, #12
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009a64:	bf00      	nop
 8009a66:	370c      	adds	r7, #12
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b083      	sub	sp, #12
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009a78:	bf00      	nop
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b083      	sub	sp, #12
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009a90:	bf00      	nop
 8009a92:	370c      	adds	r7, #12
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr

08009a9c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b09c      	sub	sp, #112	@ 0x70
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d172      	bne.n	8009b9e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009aba:	2200      	movs	r2, #0
 8009abc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	330c      	adds	r3, #12
 8009ac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ac8:	e853 3f00 	ldrex	r3, [r3]
 8009acc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009ace:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ad4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	330c      	adds	r3, #12
 8009adc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009ade:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009ae0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ae4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ae6:	e841 2300 	strex	r3, r2, [r1]
 8009aea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009aec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d1e5      	bne.n	8009abe <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	3314      	adds	r3, #20
 8009af8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009afc:	e853 3f00 	ldrex	r3, [r3]
 8009b00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b04:	f023 0301 	bic.w	r3, r3, #1
 8009b08:	667b      	str	r3, [r7, #100]	@ 0x64
 8009b0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	3314      	adds	r3, #20
 8009b10:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009b12:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b1a:	e841 2300 	strex	r3, r2, [r1]
 8009b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1e5      	bne.n	8009af2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	3314      	adds	r3, #20
 8009b2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b30:	e853 3f00 	ldrex	r3, [r3]
 8009b34:	623b      	str	r3, [r7, #32]
   return(result);
 8009b36:	6a3b      	ldr	r3, [r7, #32]
 8009b38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	3314      	adds	r3, #20
 8009b44:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009b46:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b4e:	e841 2300 	strex	r3, r2, [r1]
 8009b52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d1e5      	bne.n	8009b26 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b5c:	2220      	movs	r2, #32
 8009b5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d119      	bne.n	8009b9e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	330c      	adds	r3, #12
 8009b70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	e853 3f00 	ldrex	r3, [r3]
 8009b78:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f023 0310 	bic.w	r3, r3, #16
 8009b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	330c      	adds	r3, #12
 8009b88:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009b8a:	61fa      	str	r2, [r7, #28]
 8009b8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8e:	69b9      	ldr	r1, [r7, #24]
 8009b90:	69fa      	ldr	r2, [r7, #28]
 8009b92:	e841 2300 	strex	r3, r2, [r1]
 8009b96:	617b      	str	r3, [r7, #20]
   return(result);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1e5      	bne.n	8009b6a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	d106      	bne.n	8009bba <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009bb4:	f7ff ff66 	bl	8009a84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009bb8:	e002      	b.n	8009bc0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009bba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009bbc:	f7f8 fcce 	bl	800255c <HAL_UART_RxCpltCallback>
}
 8009bc0:	bf00      	nop
 8009bc2:	3770      	adds	r7, #112	@ 0x70
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d108      	bne.n	8009bf6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009be8:	085b      	lsrs	r3, r3, #1
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	4619      	mov	r1, r3
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f7ff ff48 	bl	8009a84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009bf4:	e002      	b.n	8009bfc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f7ff ff30 	bl	8009a5c <HAL_UART_RxHalfCpltCallback>
}
 8009bfc:	bf00      	nop
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c14:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c20:	2b80      	cmp	r3, #128	@ 0x80
 8009c22:	bf0c      	ite	eq
 8009c24:	2301      	moveq	r3, #1
 8009c26:	2300      	movne	r3, #0
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	2b21      	cmp	r3, #33	@ 0x21
 8009c36:	d108      	bne.n	8009c4a <UART_DMAError+0x46>
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d005      	beq.n	8009c4a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	2200      	movs	r2, #0
 8009c42:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009c44:	68b8      	ldr	r0, [r7, #8]
 8009c46:	f000 f961 	bl	8009f0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	695b      	ldr	r3, [r3, #20]
 8009c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c54:	2b40      	cmp	r3, #64	@ 0x40
 8009c56:	bf0c      	ite	eq
 8009c58:	2301      	moveq	r3, #1
 8009c5a:	2300      	movne	r3, #0
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	2b22      	cmp	r3, #34	@ 0x22
 8009c6a:	d108      	bne.n	8009c7e <UART_DMAError+0x7a>
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d005      	beq.n	8009c7e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	2200      	movs	r2, #0
 8009c76:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009c78:	68b8      	ldr	r0, [r7, #8]
 8009c7a:	f000 f96f 	bl	8009f5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c82:	f043 0210 	orr.w	r2, r3, #16
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c8a:	68b8      	ldr	r0, [r7, #8]
 8009c8c:	f7ff fef0 	bl	8009a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c90:	bf00      	nop
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	603b      	str	r3, [r7, #0]
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ca8:	e03b      	b.n	8009d22 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009caa:	6a3b      	ldr	r3, [r7, #32]
 8009cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cb0:	d037      	beq.n	8009d22 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cb2:	f7f9 f887 	bl	8002dc4 <HAL_GetTick>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	6a3a      	ldr	r2, [r7, #32]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d302      	bcc.n	8009cc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8009cc2:	6a3b      	ldr	r3, [r7, #32]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d101      	bne.n	8009ccc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009cc8:	2303      	movs	r3, #3
 8009cca:	e03a      	b.n	8009d42 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	68db      	ldr	r3, [r3, #12]
 8009cd2:	f003 0304 	and.w	r3, r3, #4
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d023      	beq.n	8009d22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	2b80      	cmp	r3, #128	@ 0x80
 8009cde:	d020      	beq.n	8009d22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	2b40      	cmp	r3, #64	@ 0x40
 8009ce4:	d01d      	beq.n	8009d22 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f003 0308 	and.w	r3, r3, #8
 8009cf0:	2b08      	cmp	r3, #8
 8009cf2:	d116      	bne.n	8009d22 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	617b      	str	r3, [r7, #20]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	617b      	str	r3, [r7, #20]
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	617b      	str	r3, [r7, #20]
 8009d08:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	f000 f926 	bl	8009f5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2208      	movs	r2, #8
 8009d14:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e00f      	b.n	8009d42 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	4013      	ands	r3, r2
 8009d2c:	68ba      	ldr	r2, [r7, #8]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	bf0c      	ite	eq
 8009d32:	2301      	moveq	r3, #1
 8009d34:	2300      	movne	r3, #0
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	461a      	mov	r2, r3
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d0b4      	beq.n	8009caa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d40:	2300      	movs	r3, #0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3718      	adds	r7, #24
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}

08009d4a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d4a:	b480      	push	{r7}
 8009d4c:	b085      	sub	sp, #20
 8009d4e:	af00      	add	r7, sp, #0
 8009d50:	60f8      	str	r0, [r7, #12]
 8009d52:	60b9      	str	r1, [r7, #8]
 8009d54:	4613      	mov	r3, r2
 8009d56:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	88fa      	ldrh	r2, [r7, #6]
 8009d62:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	88fa      	ldrh	r2, [r7, #6]
 8009d68:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2222      	movs	r2, #34	@ 0x22
 8009d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	691b      	ldr	r3, [r3, #16]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d007      	beq.n	8009d90 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	68da      	ldr	r2, [r3, #12]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d8e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	695a      	ldr	r2, [r3, #20]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f042 0201 	orr.w	r2, r2, #1
 8009d9e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	68da      	ldr	r2, [r3, #12]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f042 0220 	orr.w	r2, r2, #32
 8009dae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009db0:	2300      	movs	r3, #0
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
	...

08009dc0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b098      	sub	sp, #96	@ 0x60
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009dce:	68ba      	ldr	r2, [r7, #8]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	88fa      	ldrh	r2, [r7, #6]
 8009dd8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	2222      	movs	r2, #34	@ 0x22
 8009de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dec:	4a44      	ldr	r2, [pc, #272]	@ (8009f00 <UART_Start_Receive_DMA+0x140>)
 8009dee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df4:	4a43      	ldr	r2, [pc, #268]	@ (8009f04 <UART_Start_Receive_DMA+0x144>)
 8009df6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dfc:	4a42      	ldr	r2, [pc, #264]	@ (8009f08 <UART_Start_Receive_DMA+0x148>)
 8009dfe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e04:	2200      	movs	r2, #0
 8009e06:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009e08:	f107 0308 	add.w	r3, r7, #8
 8009e0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3304      	adds	r3, #4
 8009e18:	4619      	mov	r1, r3
 8009e1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	88fb      	ldrh	r3, [r7, #6]
 8009e20:	f7f9 f990 	bl	8003144 <HAL_DMA_Start_IT>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d008      	beq.n	8009e3c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2210      	movs	r2, #16
 8009e2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2220      	movs	r2, #32
 8009e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e05d      	b.n	8009ef8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	613b      	str	r3, [r7, #16]
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	613b      	str	r3, [r7, #16]
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	613b      	str	r3, [r7, #16]
 8009e50:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	691b      	ldr	r3, [r3, #16]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d019      	beq.n	8009e8e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	330c      	adds	r3, #12
 8009e60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e64:	e853 3f00 	ldrex	r3, [r3]
 8009e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	330c      	adds	r3, #12
 8009e78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e7a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009e80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e82:	e841 2300 	strex	r3, r2, [r1]
 8009e86:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009e88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1e5      	bne.n	8009e5a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3314      	adds	r3, #20
 8009e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	e853 3f00 	ldrex	r3, [r3]
 8009e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea0:	f043 0301 	orr.w	r3, r3, #1
 8009ea4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	3314      	adds	r3, #20
 8009eac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009eae:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009eb0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009eb4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009eb6:	e841 2300 	strex	r3, r2, [r1]
 8009eba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d1e5      	bne.n	8009e8e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	3314      	adds	r3, #20
 8009ec8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	e853 3f00 	ldrex	r3, [r3]
 8009ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ed8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3314      	adds	r3, #20
 8009ee0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009ee2:	627a      	str	r2, [r7, #36]	@ 0x24
 8009ee4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee6:	6a39      	ldr	r1, [r7, #32]
 8009ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eea:	e841 2300 	strex	r3, r2, [r1]
 8009eee:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1e5      	bne.n	8009ec2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3760      	adds	r7, #96	@ 0x60
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	08009a9d 	.word	0x08009a9d
 8009f04:	08009bc9 	.word	0x08009bc9
 8009f08:	08009c05 	.word	0x08009c05

08009f0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b089      	sub	sp, #36	@ 0x24
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	330c      	adds	r3, #12
 8009f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	e853 3f00 	ldrex	r3, [r3]
 8009f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009f2a:	61fb      	str	r3, [r7, #28]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	330c      	adds	r3, #12
 8009f32:	69fa      	ldr	r2, [r7, #28]
 8009f34:	61ba      	str	r2, [r7, #24]
 8009f36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f38:	6979      	ldr	r1, [r7, #20]
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	e841 2300 	strex	r3, r2, [r1]
 8009f40:	613b      	str	r3, [r7, #16]
   return(result);
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e5      	bne.n	8009f14 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2220      	movs	r2, #32
 8009f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009f50:	bf00      	nop
 8009f52:	3724      	adds	r7, #36	@ 0x24
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b095      	sub	sp, #84	@ 0x54
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	330c      	adds	r3, #12
 8009f6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f6e:	e853 3f00 	ldrex	r3, [r3]
 8009f72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	330c      	adds	r3, #12
 8009f82:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009f84:	643a      	str	r2, [r7, #64]	@ 0x40
 8009f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f8c:	e841 2300 	strex	r3, r2, [r1]
 8009f90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d1e5      	bne.n	8009f64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	3314      	adds	r3, #20
 8009f9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa0:	6a3b      	ldr	r3, [r7, #32]
 8009fa2:	e853 3f00 	ldrex	r3, [r3]
 8009fa6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	f023 0301 	bic.w	r3, r3, #1
 8009fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	3314      	adds	r3, #20
 8009fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009fb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fc0:	e841 2300 	strex	r3, r2, [r1]
 8009fc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d1e5      	bne.n	8009f98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d119      	bne.n	800a008 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	330c      	adds	r3, #12
 8009fda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	e853 3f00 	ldrex	r3, [r3]
 8009fe2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	f023 0310 	bic.w	r3, r3, #16
 8009fea:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	330c      	adds	r3, #12
 8009ff2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ff4:	61ba      	str	r2, [r7, #24]
 8009ff6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff8:	6979      	ldr	r1, [r7, #20]
 8009ffa:	69ba      	ldr	r2, [r7, #24]
 8009ffc:	e841 2300 	strex	r3, r2, [r1]
 800a000:	613b      	str	r3, [r7, #16]
   return(result);
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1e5      	bne.n	8009fd4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2220      	movs	r2, #32
 800a00c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a016:	bf00      	nop
 800a018:	3754      	adds	r7, #84	@ 0x54
 800a01a:	46bd      	mov	sp, r7
 800a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a020:	4770      	bx	lr

0800a022 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a022:	b580      	push	{r7, lr}
 800a024:	b084      	sub	sp, #16
 800a026:	af00      	add	r7, sp, #0
 800a028:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a02e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a036:	68f8      	ldr	r0, [r7, #12]
 800a038:	f7ff fd1a 	bl	8009a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a03c:	bf00      	nop
 800a03e:	3710      	adds	r7, #16
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a052:	b2db      	uxtb	r3, r3
 800a054:	2b21      	cmp	r3, #33	@ 0x21
 800a056:	d13e      	bne.n	800a0d6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a060:	d114      	bne.n	800a08c <UART_Transmit_IT+0x48>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	691b      	ldr	r3, [r3, #16]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d110      	bne.n	800a08c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6a1b      	ldr	r3, [r3, #32]
 800a06e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	881b      	ldrh	r3, [r3, #0]
 800a074:	461a      	mov	r2, r3
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a07e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a1b      	ldr	r3, [r3, #32]
 800a084:	1c9a      	adds	r2, r3, #2
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	621a      	str	r2, [r3, #32]
 800a08a:	e008      	b.n	800a09e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6a1b      	ldr	r3, [r3, #32]
 800a090:	1c59      	adds	r1, r3, #1
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	6211      	str	r1, [r2, #32]
 800a096:	781a      	ldrb	r2, [r3, #0]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	3b01      	subs	r3, #1
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d10f      	bne.n	800a0d2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	68da      	ldr	r2, [r3, #12]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a0c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68da      	ldr	r2, [r3, #12]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	e000      	b.n	800a0d8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a0d6:	2302      	movs	r3, #2
  }
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3714      	adds	r7, #20
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b082      	sub	sp, #8
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68da      	ldr	r2, [r3, #12]
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a0fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2220      	movs	r2, #32
 800a100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f7ff fc9f 	bl	8009a48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3708      	adds	r7, #8
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b08c      	sub	sp, #48	@ 0x30
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a11c:	2300      	movs	r3, #0
 800a11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a120:	2300      	movs	r3, #0
 800a122:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a12a:	b2db      	uxtb	r3, r3
 800a12c:	2b22      	cmp	r3, #34	@ 0x22
 800a12e:	f040 80aa 	bne.w	800a286 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a13a:	d115      	bne.n	800a168 <UART_Receive_IT+0x54>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	691b      	ldr	r3, [r3, #16]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d111      	bne.n	800a168 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a148:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	b29b      	uxth	r3, r3
 800a152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a156:	b29a      	uxth	r2, r3
 800a158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a15a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a160:	1c9a      	adds	r2, r3, #2
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	629a      	str	r2, [r3, #40]	@ 0x28
 800a166:	e024      	b.n	800a1b2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a16c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a176:	d007      	beq.n	800a188 <UART_Receive_IT+0x74>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	689b      	ldr	r3, [r3, #8]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d10a      	bne.n	800a196 <UART_Receive_IT+0x82>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d106      	bne.n	800a196 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	b2da      	uxtb	r2, r3
 800a190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a192:	701a      	strb	r2, [r3, #0]
 800a194:	e008      	b.n	800a1a8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1ac:	1c5a      	adds	r2, r3, #1
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	3b01      	subs	r3, #1
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	4619      	mov	r1, r3
 800a1c0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d15d      	bne.n	800a282 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	68da      	ldr	r2, [r3, #12]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f022 0220 	bic.w	r2, r2, #32
 800a1d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	68da      	ldr	r2, [r3, #12]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a1e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	695a      	ldr	r2, [r3, #20]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f022 0201 	bic.w	r2, r2, #1
 800a1f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2220      	movs	r2, #32
 800a1fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d135      	bne.n	800a278 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	330c      	adds	r3, #12
 800a218:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	e853 3f00 	ldrex	r3, [r3]
 800a220:	613b      	str	r3, [r7, #16]
   return(result);
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	f023 0310 	bic.w	r3, r3, #16
 800a228:	627b      	str	r3, [r7, #36]	@ 0x24
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	330c      	adds	r3, #12
 800a230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a232:	623a      	str	r2, [r7, #32]
 800a234:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a236:	69f9      	ldr	r1, [r7, #28]
 800a238:	6a3a      	ldr	r2, [r7, #32]
 800a23a:	e841 2300 	strex	r3, r2, [r1]
 800a23e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d1e5      	bne.n	800a212 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f003 0310 	and.w	r3, r3, #16
 800a250:	2b10      	cmp	r3, #16
 800a252:	d10a      	bne.n	800a26a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a254:	2300      	movs	r3, #0
 800a256:	60fb      	str	r3, [r7, #12]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	60fb      	str	r3, [r7, #12]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	60fb      	str	r3, [r7, #12]
 800a268:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a26e:	4619      	mov	r1, r3
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f7ff fc07 	bl	8009a84 <HAL_UARTEx_RxEventCallback>
 800a276:	e002      	b.n	800a27e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f7f8 f96f 	bl	800255c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a27e:	2300      	movs	r3, #0
 800a280:	e002      	b.n	800a288 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a282:	2300      	movs	r3, #0
 800a284:	e000      	b.n	800a288 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a286:	2302      	movs	r3, #2
  }
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3730      	adds	r7, #48	@ 0x30
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a294:	b0c0      	sub	sp, #256	@ 0x100
 800a296:	af00      	add	r7, sp, #0
 800a298:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a29c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	691b      	ldr	r3, [r3, #16]
 800a2a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a2a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2ac:	68d9      	ldr	r1, [r3, #12]
 800a2ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	ea40 0301 	orr.w	r3, r0, r1
 800a2b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2be:	689a      	ldr	r2, [r3, #8]
 800a2c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2c4:	691b      	ldr	r3, [r3, #16]
 800a2c6:	431a      	orrs	r2, r3
 800a2c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2cc:	695b      	ldr	r3, [r3, #20]
 800a2ce:	431a      	orrs	r2, r3
 800a2d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2d4:	69db      	ldr	r3, [r3, #28]
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a2dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	68db      	ldr	r3, [r3, #12]
 800a2e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a2e8:	f021 010c 	bic.w	r1, r1, #12
 800a2ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2f0:	681a      	ldr	r2, [r3, #0]
 800a2f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a2f6:	430b      	orrs	r3, r1
 800a2f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a2fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	695b      	ldr	r3, [r3, #20]
 800a302:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a30a:	6999      	ldr	r1, [r3, #24]
 800a30c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	ea40 0301 	orr.w	r3, r0, r1
 800a316:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	4b8f      	ldr	r3, [pc, #572]	@ (800a55c <UART_SetConfig+0x2cc>)
 800a320:	429a      	cmp	r2, r3
 800a322:	d005      	beq.n	800a330 <UART_SetConfig+0xa0>
 800a324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	4b8d      	ldr	r3, [pc, #564]	@ (800a560 <UART_SetConfig+0x2d0>)
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d104      	bne.n	800a33a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a330:	f7fe fb0e 	bl	8008950 <HAL_RCC_GetPCLK2Freq>
 800a334:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a338:	e003      	b.n	800a342 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a33a:	f7fe faf5 	bl	8008928 <HAL_RCC_GetPCLK1Freq>
 800a33e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a346:	69db      	ldr	r3, [r3, #28]
 800a348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a34c:	f040 810c 	bne.w	800a568 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a354:	2200      	movs	r2, #0
 800a356:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a35a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a35e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a362:	4622      	mov	r2, r4
 800a364:	462b      	mov	r3, r5
 800a366:	1891      	adds	r1, r2, r2
 800a368:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a36a:	415b      	adcs	r3, r3
 800a36c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a36e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a372:	4621      	mov	r1, r4
 800a374:	eb12 0801 	adds.w	r8, r2, r1
 800a378:	4629      	mov	r1, r5
 800a37a:	eb43 0901 	adc.w	r9, r3, r1
 800a37e:	f04f 0200 	mov.w	r2, #0
 800a382:	f04f 0300 	mov.w	r3, #0
 800a386:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a38a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a38e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a392:	4690      	mov	r8, r2
 800a394:	4699      	mov	r9, r3
 800a396:	4623      	mov	r3, r4
 800a398:	eb18 0303 	adds.w	r3, r8, r3
 800a39c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a3a0:	462b      	mov	r3, r5
 800a3a2:	eb49 0303 	adc.w	r3, r9, r3
 800a3a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a3aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a3b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a3ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a3be:	460b      	mov	r3, r1
 800a3c0:	18db      	adds	r3, r3, r3
 800a3c2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3c4:	4613      	mov	r3, r2
 800a3c6:	eb42 0303 	adc.w	r3, r2, r3
 800a3ca:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a3d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a3d4:	f7f6 fc3a 	bl	8000c4c <__aeabi_uldivmod>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	4b61      	ldr	r3, [pc, #388]	@ (800a564 <UART_SetConfig+0x2d4>)
 800a3de:	fba3 2302 	umull	r2, r3, r3, r2
 800a3e2:	095b      	lsrs	r3, r3, #5
 800a3e4:	011c      	lsls	r4, r3, #4
 800a3e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a3f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a3f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a3f8:	4642      	mov	r2, r8
 800a3fa:	464b      	mov	r3, r9
 800a3fc:	1891      	adds	r1, r2, r2
 800a3fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a400:	415b      	adcs	r3, r3
 800a402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a404:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a408:	4641      	mov	r1, r8
 800a40a:	eb12 0a01 	adds.w	sl, r2, r1
 800a40e:	4649      	mov	r1, r9
 800a410:	eb43 0b01 	adc.w	fp, r3, r1
 800a414:	f04f 0200 	mov.w	r2, #0
 800a418:	f04f 0300 	mov.w	r3, #0
 800a41c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a420:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a424:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a428:	4692      	mov	sl, r2
 800a42a:	469b      	mov	fp, r3
 800a42c:	4643      	mov	r3, r8
 800a42e:	eb1a 0303 	adds.w	r3, sl, r3
 800a432:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a436:	464b      	mov	r3, r9
 800a438:	eb4b 0303 	adc.w	r3, fp, r3
 800a43c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a44c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a450:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a454:	460b      	mov	r3, r1
 800a456:	18db      	adds	r3, r3, r3
 800a458:	643b      	str	r3, [r7, #64]	@ 0x40
 800a45a:	4613      	mov	r3, r2
 800a45c:	eb42 0303 	adc.w	r3, r2, r3
 800a460:	647b      	str	r3, [r7, #68]	@ 0x44
 800a462:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a466:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a46a:	f7f6 fbef 	bl	8000c4c <__aeabi_uldivmod>
 800a46e:	4602      	mov	r2, r0
 800a470:	460b      	mov	r3, r1
 800a472:	4611      	mov	r1, r2
 800a474:	4b3b      	ldr	r3, [pc, #236]	@ (800a564 <UART_SetConfig+0x2d4>)
 800a476:	fba3 2301 	umull	r2, r3, r3, r1
 800a47a:	095b      	lsrs	r3, r3, #5
 800a47c:	2264      	movs	r2, #100	@ 0x64
 800a47e:	fb02 f303 	mul.w	r3, r2, r3
 800a482:	1acb      	subs	r3, r1, r3
 800a484:	00db      	lsls	r3, r3, #3
 800a486:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a48a:	4b36      	ldr	r3, [pc, #216]	@ (800a564 <UART_SetConfig+0x2d4>)
 800a48c:	fba3 2302 	umull	r2, r3, r3, r2
 800a490:	095b      	lsrs	r3, r3, #5
 800a492:	005b      	lsls	r3, r3, #1
 800a494:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a498:	441c      	add	r4, r3
 800a49a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a4a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a4a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a4ac:	4642      	mov	r2, r8
 800a4ae:	464b      	mov	r3, r9
 800a4b0:	1891      	adds	r1, r2, r2
 800a4b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a4b4:	415b      	adcs	r3, r3
 800a4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a4bc:	4641      	mov	r1, r8
 800a4be:	1851      	adds	r1, r2, r1
 800a4c0:	6339      	str	r1, [r7, #48]	@ 0x30
 800a4c2:	4649      	mov	r1, r9
 800a4c4:	414b      	adcs	r3, r1
 800a4c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4c8:	f04f 0200 	mov.w	r2, #0
 800a4cc:	f04f 0300 	mov.w	r3, #0
 800a4d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a4d4:	4659      	mov	r1, fp
 800a4d6:	00cb      	lsls	r3, r1, #3
 800a4d8:	4651      	mov	r1, sl
 800a4da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4de:	4651      	mov	r1, sl
 800a4e0:	00ca      	lsls	r2, r1, #3
 800a4e2:	4610      	mov	r0, r2
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	4642      	mov	r2, r8
 800a4ea:	189b      	adds	r3, r3, r2
 800a4ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a4f0:	464b      	mov	r3, r9
 800a4f2:	460a      	mov	r2, r1
 800a4f4:	eb42 0303 	adc.w	r3, r2, r3
 800a4f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a4fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a500:	685b      	ldr	r3, [r3, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a508:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a50c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a510:	460b      	mov	r3, r1
 800a512:	18db      	adds	r3, r3, r3
 800a514:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a516:	4613      	mov	r3, r2
 800a518:	eb42 0303 	adc.w	r3, r2, r3
 800a51c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a51e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a522:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a526:	f7f6 fb91 	bl	8000c4c <__aeabi_uldivmod>
 800a52a:	4602      	mov	r2, r0
 800a52c:	460b      	mov	r3, r1
 800a52e:	4b0d      	ldr	r3, [pc, #52]	@ (800a564 <UART_SetConfig+0x2d4>)
 800a530:	fba3 1302 	umull	r1, r3, r3, r2
 800a534:	095b      	lsrs	r3, r3, #5
 800a536:	2164      	movs	r1, #100	@ 0x64
 800a538:	fb01 f303 	mul.w	r3, r1, r3
 800a53c:	1ad3      	subs	r3, r2, r3
 800a53e:	00db      	lsls	r3, r3, #3
 800a540:	3332      	adds	r3, #50	@ 0x32
 800a542:	4a08      	ldr	r2, [pc, #32]	@ (800a564 <UART_SetConfig+0x2d4>)
 800a544:	fba2 2303 	umull	r2, r3, r2, r3
 800a548:	095b      	lsrs	r3, r3, #5
 800a54a:	f003 0207 	and.w	r2, r3, #7
 800a54e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4422      	add	r2, r4
 800a556:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a558:	e106      	b.n	800a768 <UART_SetConfig+0x4d8>
 800a55a:	bf00      	nop
 800a55c:	40011000 	.word	0x40011000
 800a560:	40011400 	.word	0x40011400
 800a564:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a568:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a56c:	2200      	movs	r2, #0
 800a56e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a572:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a576:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a57a:	4642      	mov	r2, r8
 800a57c:	464b      	mov	r3, r9
 800a57e:	1891      	adds	r1, r2, r2
 800a580:	6239      	str	r1, [r7, #32]
 800a582:	415b      	adcs	r3, r3
 800a584:	627b      	str	r3, [r7, #36]	@ 0x24
 800a586:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a58a:	4641      	mov	r1, r8
 800a58c:	1854      	adds	r4, r2, r1
 800a58e:	4649      	mov	r1, r9
 800a590:	eb43 0501 	adc.w	r5, r3, r1
 800a594:	f04f 0200 	mov.w	r2, #0
 800a598:	f04f 0300 	mov.w	r3, #0
 800a59c:	00eb      	lsls	r3, r5, #3
 800a59e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a5a2:	00e2      	lsls	r2, r4, #3
 800a5a4:	4614      	mov	r4, r2
 800a5a6:	461d      	mov	r5, r3
 800a5a8:	4643      	mov	r3, r8
 800a5aa:	18e3      	adds	r3, r4, r3
 800a5ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a5b0:	464b      	mov	r3, r9
 800a5b2:	eb45 0303 	adc.w	r3, r5, r3
 800a5b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a5ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a5c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a5ca:	f04f 0200 	mov.w	r2, #0
 800a5ce:	f04f 0300 	mov.w	r3, #0
 800a5d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	008b      	lsls	r3, r1, #2
 800a5da:	4621      	mov	r1, r4
 800a5dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	008a      	lsls	r2, r1, #2
 800a5e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a5e8:	f7f6 fb30 	bl	8000c4c <__aeabi_uldivmod>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	460b      	mov	r3, r1
 800a5f0:	4b60      	ldr	r3, [pc, #384]	@ (800a774 <UART_SetConfig+0x4e4>)
 800a5f2:	fba3 2302 	umull	r2, r3, r3, r2
 800a5f6:	095b      	lsrs	r3, r3, #5
 800a5f8:	011c      	lsls	r4, r3, #4
 800a5fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a5fe:	2200      	movs	r2, #0
 800a600:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a604:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a608:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a60c:	4642      	mov	r2, r8
 800a60e:	464b      	mov	r3, r9
 800a610:	1891      	adds	r1, r2, r2
 800a612:	61b9      	str	r1, [r7, #24]
 800a614:	415b      	adcs	r3, r3
 800a616:	61fb      	str	r3, [r7, #28]
 800a618:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a61c:	4641      	mov	r1, r8
 800a61e:	1851      	adds	r1, r2, r1
 800a620:	6139      	str	r1, [r7, #16]
 800a622:	4649      	mov	r1, r9
 800a624:	414b      	adcs	r3, r1
 800a626:	617b      	str	r3, [r7, #20]
 800a628:	f04f 0200 	mov.w	r2, #0
 800a62c:	f04f 0300 	mov.w	r3, #0
 800a630:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a634:	4659      	mov	r1, fp
 800a636:	00cb      	lsls	r3, r1, #3
 800a638:	4651      	mov	r1, sl
 800a63a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a63e:	4651      	mov	r1, sl
 800a640:	00ca      	lsls	r2, r1, #3
 800a642:	4610      	mov	r0, r2
 800a644:	4619      	mov	r1, r3
 800a646:	4603      	mov	r3, r0
 800a648:	4642      	mov	r2, r8
 800a64a:	189b      	adds	r3, r3, r2
 800a64c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a650:	464b      	mov	r3, r9
 800a652:	460a      	mov	r2, r1
 800a654:	eb42 0303 	adc.w	r3, r2, r3
 800a658:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a65c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a660:	685b      	ldr	r3, [r3, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a666:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a668:	f04f 0200 	mov.w	r2, #0
 800a66c:	f04f 0300 	mov.w	r3, #0
 800a670:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a674:	4649      	mov	r1, r9
 800a676:	008b      	lsls	r3, r1, #2
 800a678:	4641      	mov	r1, r8
 800a67a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a67e:	4641      	mov	r1, r8
 800a680:	008a      	lsls	r2, r1, #2
 800a682:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a686:	f7f6 fae1 	bl	8000c4c <__aeabi_uldivmod>
 800a68a:	4602      	mov	r2, r0
 800a68c:	460b      	mov	r3, r1
 800a68e:	4611      	mov	r1, r2
 800a690:	4b38      	ldr	r3, [pc, #224]	@ (800a774 <UART_SetConfig+0x4e4>)
 800a692:	fba3 2301 	umull	r2, r3, r3, r1
 800a696:	095b      	lsrs	r3, r3, #5
 800a698:	2264      	movs	r2, #100	@ 0x64
 800a69a:	fb02 f303 	mul.w	r3, r2, r3
 800a69e:	1acb      	subs	r3, r1, r3
 800a6a0:	011b      	lsls	r3, r3, #4
 800a6a2:	3332      	adds	r3, #50	@ 0x32
 800a6a4:	4a33      	ldr	r2, [pc, #204]	@ (800a774 <UART_SetConfig+0x4e4>)
 800a6a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a6aa:	095b      	lsrs	r3, r3, #5
 800a6ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a6b0:	441c      	add	r4, r3
 800a6b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	673b      	str	r3, [r7, #112]	@ 0x70
 800a6ba:	677a      	str	r2, [r7, #116]	@ 0x74
 800a6bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a6c0:	4642      	mov	r2, r8
 800a6c2:	464b      	mov	r3, r9
 800a6c4:	1891      	adds	r1, r2, r2
 800a6c6:	60b9      	str	r1, [r7, #8]
 800a6c8:	415b      	adcs	r3, r3
 800a6ca:	60fb      	str	r3, [r7, #12]
 800a6cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a6d0:	4641      	mov	r1, r8
 800a6d2:	1851      	adds	r1, r2, r1
 800a6d4:	6039      	str	r1, [r7, #0]
 800a6d6:	4649      	mov	r1, r9
 800a6d8:	414b      	adcs	r3, r1
 800a6da:	607b      	str	r3, [r7, #4]
 800a6dc:	f04f 0200 	mov.w	r2, #0
 800a6e0:	f04f 0300 	mov.w	r3, #0
 800a6e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a6e8:	4659      	mov	r1, fp
 800a6ea:	00cb      	lsls	r3, r1, #3
 800a6ec:	4651      	mov	r1, sl
 800a6ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6f2:	4651      	mov	r1, sl
 800a6f4:	00ca      	lsls	r2, r1, #3
 800a6f6:	4610      	mov	r0, r2
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	4642      	mov	r2, r8
 800a6fe:	189b      	adds	r3, r3, r2
 800a700:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a702:	464b      	mov	r3, r9
 800a704:	460a      	mov	r2, r1
 800a706:	eb42 0303 	adc.w	r3, r2, r3
 800a70a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a70c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a710:	685b      	ldr	r3, [r3, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	663b      	str	r3, [r7, #96]	@ 0x60
 800a716:	667a      	str	r2, [r7, #100]	@ 0x64
 800a718:	f04f 0200 	mov.w	r2, #0
 800a71c:	f04f 0300 	mov.w	r3, #0
 800a720:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a724:	4649      	mov	r1, r9
 800a726:	008b      	lsls	r3, r1, #2
 800a728:	4641      	mov	r1, r8
 800a72a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a72e:	4641      	mov	r1, r8
 800a730:	008a      	lsls	r2, r1, #2
 800a732:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a736:	f7f6 fa89 	bl	8000c4c <__aeabi_uldivmod>
 800a73a:	4602      	mov	r2, r0
 800a73c:	460b      	mov	r3, r1
 800a73e:	4b0d      	ldr	r3, [pc, #52]	@ (800a774 <UART_SetConfig+0x4e4>)
 800a740:	fba3 1302 	umull	r1, r3, r3, r2
 800a744:	095b      	lsrs	r3, r3, #5
 800a746:	2164      	movs	r1, #100	@ 0x64
 800a748:	fb01 f303 	mul.w	r3, r1, r3
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	011b      	lsls	r3, r3, #4
 800a750:	3332      	adds	r3, #50	@ 0x32
 800a752:	4a08      	ldr	r2, [pc, #32]	@ (800a774 <UART_SetConfig+0x4e4>)
 800a754:	fba2 2303 	umull	r2, r3, r2, r3
 800a758:	095b      	lsrs	r3, r3, #5
 800a75a:	f003 020f 	and.w	r2, r3, #15
 800a75e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4422      	add	r2, r4
 800a766:	609a      	str	r2, [r3, #8]
}
 800a768:	bf00      	nop
 800a76a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a76e:	46bd      	mov	sp, r7
 800a770:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a774:	51eb851f 	.word	0x51eb851f

0800a778 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a778:	b084      	sub	sp, #16
 800a77a:	b580      	push	{r7, lr}
 800a77c:	b084      	sub	sp, #16
 800a77e:	af00      	add	r7, sp, #0
 800a780:	6078      	str	r0, [r7, #4]
 800a782:	f107 001c 	add.w	r0, r7, #28
 800a786:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a78a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d123      	bne.n	800a7da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a796:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a7a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	68db      	ldr	r3, [r3, #12]
 800a7b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a7ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d105      	bne.n	800a7ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 f9dc 	bl	800ab8c <USB_CoreReset>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	73fb      	strb	r3, [r7, #15]
 800a7d8:	e01b      	b.n	800a812 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	68db      	ldr	r3, [r3, #12]
 800a7de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f9d0 	bl	800ab8c <USB_CoreReset>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a7f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d106      	bne.n	800a806 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	639a      	str	r2, [r3, #56]	@ 0x38
 800a804:	e005      	b.n	800a812 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a80a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a812:	7fbb      	ldrb	r3, [r7, #30]
 800a814:	2b01      	cmp	r3, #1
 800a816:	d10b      	bne.n	800a830 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	f043 0206 	orr.w	r2, r3, #6
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	f043 0220 	orr.w	r2, r3, #32
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a830:	7bfb      	ldrb	r3, [r7, #15]
}
 800a832:	4618      	mov	r0, r3
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a83c:	b004      	add	sp, #16
 800a83e:	4770      	bx	lr

0800a840 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	689b      	ldr	r3, [r3, #8]
 800a84c:	f043 0201 	orr.w	r2, r3, #1
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	370c      	adds	r7, #12
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr

0800a862 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a862:	b480      	push	{r7}
 800a864:	b083      	sub	sp, #12
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	f023 0201 	bic.w	r2, r3, #1
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	370c      	adds	r7, #12
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	460b      	mov	r3, r1
 800a88e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a890:	2300      	movs	r3, #0
 800a892:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	68db      	ldr	r3, [r3, #12]
 800a898:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a8a0:	78fb      	ldrb	r3, [r7, #3]
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d115      	bne.n	800a8d2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a8b2:	200a      	movs	r0, #10
 800a8b4:	f7f8 fa92 	bl	8002ddc <HAL_Delay>
      ms += 10U;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	330a      	adds	r3, #10
 800a8bc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f000 f956 	bl	800ab70 <USB_GetMode>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d01e      	beq.n	800a908 <USB_SetCurrentMode+0x84>
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2bc7      	cmp	r3, #199	@ 0xc7
 800a8ce:	d9f0      	bls.n	800a8b2 <USB_SetCurrentMode+0x2e>
 800a8d0:	e01a      	b.n	800a908 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a8d2:	78fb      	ldrb	r3, [r7, #3]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d115      	bne.n	800a904 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	68db      	ldr	r3, [r3, #12]
 800a8dc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a8e4:	200a      	movs	r0, #10
 800a8e6:	f7f8 fa79 	bl	8002ddc <HAL_Delay>
      ms += 10U;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	330a      	adds	r3, #10
 800a8ee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 f93d 	bl	800ab70 <USB_GetMode>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d005      	beq.n	800a908 <USB_SetCurrentMode+0x84>
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2bc7      	cmp	r3, #199	@ 0xc7
 800a900:	d9f0      	bls.n	800a8e4 <USB_SetCurrentMode+0x60>
 800a902:	e001      	b.n	800a908 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	e005      	b.n	800a914 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2bc8      	cmp	r3, #200	@ 0xc8
 800a90c:	d101      	bne.n	800a912 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a90e:	2301      	movs	r3, #1
 800a910:	e000      	b.n	800a914 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a926:	2300      	movs	r3, #0
 800a928:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	3301      	adds	r3, #1
 800a92e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a936:	d901      	bls.n	800a93c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a938:	2303      	movs	r3, #3
 800a93a:	e01b      	b.n	800a974 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	2b00      	cmp	r3, #0
 800a942:	daf2      	bge.n	800a92a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a944:	2300      	movs	r3, #0
 800a946:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	019b      	lsls	r3, r3, #6
 800a94c:	f043 0220 	orr.w	r2, r3, #32
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	3301      	adds	r3, #1
 800a958:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a960:	d901      	bls.n	800a966 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a962:	2303      	movs	r3, #3
 800a964:	e006      	b.n	800a974 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	f003 0320 	and.w	r3, r3, #32
 800a96e:	2b20      	cmp	r3, #32
 800a970:	d0f0      	beq.n	800a954 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	3714      	adds	r7, #20
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a980:	b480      	push	{r7}
 800a982:	b085      	sub	sp, #20
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a988:	2300      	movs	r3, #0
 800a98a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	3301      	adds	r3, #1
 800a990:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a998:	d901      	bls.n	800a99e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a99a:	2303      	movs	r3, #3
 800a99c:	e018      	b.n	800a9d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	daf2      	bge.n	800a98c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2210      	movs	r2, #16
 800a9ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a9bc:	d901      	bls.n	800a9c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e006      	b.n	800a9d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	691b      	ldr	r3, [r3, #16]
 800a9c6:	f003 0310 	and.w	r3, r3, #16
 800a9ca:	2b10      	cmp	r3, #16
 800a9cc:	d0f0      	beq.n	800a9b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3714      	adds	r7, #20
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr

0800a9dc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b089      	sub	sp, #36	@ 0x24
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	4611      	mov	r1, r2
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	460b      	mov	r3, r1
 800a9ec:	71fb      	strb	r3, [r7, #7]
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a9fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d123      	bne.n	800aa4a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800aa02:	88bb      	ldrh	r3, [r7, #4]
 800aa04:	3303      	adds	r3, #3
 800aa06:	089b      	lsrs	r3, r3, #2
 800aa08:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	61bb      	str	r3, [r7, #24]
 800aa0e:	e018      	b.n	800aa42 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa10:	79fb      	ldrb	r3, [r7, #7]
 800aa12:	031a      	lsls	r2, r3, #12
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	69fb      	ldr	r3, [r7, #28]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	6013      	str	r3, [r2, #0]
      pSrc++;
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	3301      	adds	r3, #1
 800aa28:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aa2a:	69fb      	ldr	r3, [r7, #28]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	3301      	adds	r3, #1
 800aa34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800aa3c:	69bb      	ldr	r3, [r7, #24]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	61bb      	str	r3, [r7, #24]
 800aa42:	69ba      	ldr	r2, [r7, #24]
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d3e2      	bcc.n	800aa10 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800aa4a:	2300      	movs	r3, #0
}
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	3724      	adds	r7, #36	@ 0x24
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b08b      	sub	sp, #44	@ 0x2c
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	4613      	mov	r3, r2
 800aa64:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800aa6e:	88fb      	ldrh	r3, [r7, #6]
 800aa70:	089b      	lsrs	r3, r3, #2
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800aa76:	88fb      	ldrh	r3, [r7, #6]
 800aa78:	f003 0303 	and.w	r3, r3, #3
 800aa7c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800aa7e:	2300      	movs	r3, #0
 800aa80:	623b      	str	r3, [r7, #32]
 800aa82:	e014      	b.n	800aaae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800aa84:	69bb      	ldr	r3, [r7, #24]
 800aa86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8e:	601a      	str	r2, [r3, #0]
    pDest++;
 800aa90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa92:	3301      	adds	r3, #1
 800aa94:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aa96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa98:	3301      	adds	r3, #1
 800aa9a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aa9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aaa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800aaa8:	6a3b      	ldr	r3, [r7, #32]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	623b      	str	r3, [r7, #32]
 800aaae:	6a3a      	ldr	r2, [r7, #32]
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d3e6      	bcc.n	800aa84 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800aab6:	8bfb      	ldrh	r3, [r7, #30]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d01e      	beq.n	800aafa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800aabc:	2300      	movs	r3, #0
 800aabe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aac6:	461a      	mov	r2, r3
 800aac8:	f107 0310 	add.w	r3, r7, #16
 800aacc:	6812      	ldr	r2, [r2, #0]
 800aace:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800aad0:	693a      	ldr	r2, [r7, #16]
 800aad2:	6a3b      	ldr	r3, [r7, #32]
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	00db      	lsls	r3, r3, #3
 800aad8:	fa22 f303 	lsr.w	r3, r2, r3
 800aadc:	b2da      	uxtb	r2, r3
 800aade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae0:	701a      	strb	r2, [r3, #0]
      i++;
 800aae2:	6a3b      	ldr	r3, [r7, #32]
 800aae4:	3301      	adds	r3, #1
 800aae6:	623b      	str	r3, [r7, #32]
      pDest++;
 800aae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaea:	3301      	adds	r3, #1
 800aaec:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800aaee:	8bfb      	ldrh	r3, [r7, #30]
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800aaf4:	8bfb      	ldrh	r3, [r7, #30]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1ea      	bne.n	800aad0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800aafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	372c      	adds	r7, #44	@ 0x2c
 800ab00:	46bd      	mov	sp, r7
 800ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab06:	4770      	bx	lr

0800ab08 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b085      	sub	sp, #20
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	695b      	ldr	r3, [r3, #20]
 800ab14:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	699b      	ldr	r3, [r3, #24]
 800ab1a:	68fa      	ldr	r2, [r7, #12]
 800ab1c:	4013      	ands	r3, r2
 800ab1e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ab20:	68fb      	ldr	r3, [r7, #12]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3714      	adds	r7, #20
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr

0800ab2e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800ab2e:	b480      	push	{r7}
 800ab30:	b085      	sub	sp, #20
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
 800ab36:	460b      	mov	r3, r1
 800ab38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800ab3e:	78fb      	ldrb	r3, [r7, #3]
 800ab40:	015a      	lsls	r2, r3, #5
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	4413      	add	r3, r2
 800ab46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800ab4e:	78fb      	ldrb	r3, [r7, #3]
 800ab50:	015a      	lsls	r2, r3, #5
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	4413      	add	r3, r2
 800ab56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab5a:	68db      	ldr	r3, [r3, #12]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	4013      	ands	r3, r2
 800ab60:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ab62:	68bb      	ldr	r3, [r7, #8]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3714      	adds	r7, #20
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	695b      	ldr	r3, [r3, #20]
 800ab7c:	f003 0301 	and.w	r3, r3, #1
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8a:	4770      	bx	lr

0800ab8c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b085      	sub	sp, #20
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ab94:	2300      	movs	r3, #0
 800ab96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aba4:	d901      	bls.n	800abaa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e022      	b.n	800abf0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	daf2      	bge.n	800ab98 <USB_CoreReset+0xc>

  count = 10U;
 800abb2:	230a      	movs	r3, #10
 800abb4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800abb6:	e002      	b.n	800abbe <USB_CoreReset+0x32>
  {
    count--;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	3b01      	subs	r3, #1
 800abbc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1f9      	bne.n	800abb8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	691b      	ldr	r3, [r3, #16]
 800abc8:	f043 0201 	orr.w	r2, r3, #1
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	3301      	adds	r3, #1
 800abd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800abdc:	d901      	bls.n	800abe2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800abde:	2303      	movs	r3, #3
 800abe0:	e006      	b.n	800abf0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	691b      	ldr	r3, [r3, #16]
 800abe6:	f003 0301 	and.w	r3, r3, #1
 800abea:	2b01      	cmp	r3, #1
 800abec:	d0f0      	beq.n	800abd0 <USB_CoreReset+0x44>

  return HAL_OK;
 800abee:	2300      	movs	r3, #0
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3714      	adds	r7, #20
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr

0800abfc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800abfc:	b084      	sub	sp, #16
 800abfe:	b580      	push	{r7, lr}
 800ac00:	b086      	sub	sp, #24
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
 800ac06:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ac0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	2300      	movs	r3, #0
 800ac20:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac26:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac32:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac3e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	68db      	ldr	r3, [r3, #12]
 800ac4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d119      	bne.n	800ac86 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800ac52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d10a      	bne.n	800ac70 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ac68:	f043 0304 	orr.w	r3, r3, #4
 800ac6c:	6013      	str	r3, [r2, #0]
 800ac6e:	e014      	b.n	800ac9a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ac7e:	f023 0304 	bic.w	r3, r3, #4
 800ac82:	6013      	str	r3, [r2, #0]
 800ac84:	e009      	b.n	800ac9a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ac94:	f023 0304 	bic.w	r3, r3, #4
 800ac98:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ac9a:	2110      	movs	r1, #16
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f7ff fe3d 	bl	800a91c <USB_FlushTxFifo>
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d001      	beq.n	800acac <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f7ff fe67 	bl	800a980 <USB_FlushRxFifo>
 800acb2:	4603      	mov	r3, r0
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d001      	beq.n	800acbc <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800acb8:	2301      	movs	r3, #1
 800acba:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800acbc:	2300      	movs	r3, #0
 800acbe:	613b      	str	r3, [r7, #16]
 800acc0:	e015      	b.n	800acee <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	015a      	lsls	r2, r3, #5
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	4413      	add	r3, r2
 800acca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acce:	461a      	mov	r2, r3
 800acd0:	f04f 33ff 	mov.w	r3, #4294967295
 800acd4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	015a      	lsls	r2, r3, #5
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	4413      	add	r3, r2
 800acde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ace2:	461a      	mov	r2, r3
 800ace4:	2300      	movs	r3, #0
 800ace6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	3301      	adds	r3, #1
 800acec:	613b      	str	r3, [r7, #16]
 800acee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800acf2:	461a      	mov	r2, r3
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d3e3      	bcc.n	800acc2 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2200      	movs	r2, #0
 800acfe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f04f 32ff 	mov.w	r2, #4294967295
 800ad06:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a18      	ldr	r2, [pc, #96]	@ (800ad6c <USB_HostInit+0x170>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d10b      	bne.n	800ad28 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad16:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a15      	ldr	r2, [pc, #84]	@ (800ad70 <USB_HostInit+0x174>)
 800ad1c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4a14      	ldr	r2, [pc, #80]	@ (800ad74 <USB_HostInit+0x178>)
 800ad22:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800ad26:	e009      	b.n	800ad3c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2280      	movs	r2, #128	@ 0x80
 800ad2c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4a11      	ldr	r2, [pc, #68]	@ (800ad78 <USB_HostInit+0x17c>)
 800ad32:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4a11      	ldr	r2, [pc, #68]	@ (800ad7c <USB_HostInit+0x180>)
 800ad38:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ad3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d105      	bne.n	800ad50 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	699b      	ldr	r3, [r3, #24]
 800ad48:	f043 0210 	orr.w	r2, r3, #16
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	699a      	ldr	r2, [r3, #24]
 800ad54:	4b0a      	ldr	r3, [pc, #40]	@ (800ad80 <USB_HostInit+0x184>)
 800ad56:	4313      	orrs	r3, r2
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800ad5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3718      	adds	r7, #24
 800ad62:	46bd      	mov	sp, r7
 800ad64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ad68:	b004      	add	sp, #16
 800ad6a:	4770      	bx	lr
 800ad6c:	40040000 	.word	0x40040000
 800ad70:	01000200 	.word	0x01000200
 800ad74:	00e00300 	.word	0x00e00300
 800ad78:	00600080 	.word	0x00600080
 800ad7c:	004000e0 	.word	0x004000e0
 800ad80:	a3200008 	.word	0xa3200008

0800ad84 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b085      	sub	sp, #20
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ada2:	f023 0303 	bic.w	r3, r3, #3
 800ada6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800adae:	681a      	ldr	r2, [r3, #0]
 800adb0:	78fb      	ldrb	r3, [r7, #3]
 800adb2:	f003 0303 	and.w	r3, r3, #3
 800adb6:	68f9      	ldr	r1, [r7, #12]
 800adb8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800adbc:	4313      	orrs	r3, r2
 800adbe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800adc0:	78fb      	ldrb	r3, [r7, #3]
 800adc2:	2b01      	cmp	r3, #1
 800adc4:	d107      	bne.n	800add6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800adcc:	461a      	mov	r2, r3
 800adce:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800add2:	6053      	str	r3, [r2, #4]
 800add4:	e00c      	b.n	800adf0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800add6:	78fb      	ldrb	r3, [r7, #3]
 800add8:	2b02      	cmp	r3, #2
 800adda:	d107      	bne.n	800adec <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ade2:	461a      	mov	r2, r3
 800ade4:	f241 7370 	movw	r3, #6000	@ 0x1770
 800ade8:	6053      	str	r3, [r2, #4]
 800adea:	e001      	b.n	800adf0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800adec:	2301      	movs	r3, #1
 800adee:	e000      	b.n	800adf2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3714      	adds	r7, #20
 800adf6:	46bd      	mov	sp, r7
 800adf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfc:	4770      	bx	lr

0800adfe <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800adfe:	b580      	push	{r7, lr}
 800ae00:	b084      	sub	sp, #16
 800ae02:	af00      	add	r7, sp, #0
 800ae04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800ae1e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ae28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae2c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800ae2e:	2064      	movs	r0, #100	@ 0x64
 800ae30:	f7f7 ffd4 	bl	8002ddc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ae3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae40:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800ae42:	200a      	movs	r0, #10
 800ae44:	f7f7 ffca 	bl	8002ddc <HAL_Delay>

  return HAL_OK;
 800ae48:	2300      	movs	r3, #0
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}

0800ae52 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800ae52:	b480      	push	{r7}
 800ae54:	b085      	sub	sp, #20
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
 800ae5a:	460b      	mov	r3, r1
 800ae5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ae62:	2300      	movs	r3, #0
 800ae64:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800ae76:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d109      	bne.n	800ae96 <USB_DriveVbus+0x44>
 800ae82:	78fb      	ldrb	r3, [r7, #3]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d106      	bne.n	800ae96 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800ae90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ae94:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aea0:	d109      	bne.n	800aeb6 <USB_DriveVbus+0x64>
 800aea2:	78fb      	ldrb	r3, [r7, #3]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d106      	bne.n	800aeb6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800aeb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aeb4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3714      	adds	r7, #20
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr

0800aec4 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b085      	sub	sp, #20
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800aed0:	2300      	movs	r3, #0
 800aed2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	0c5b      	lsrs	r3, r3, #17
 800aee2:	f003 0303 	and.w	r3, r3, #3
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3714      	adds	r7, #20
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr

0800aef2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b085      	sub	sp, #20
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800af04:	689b      	ldr	r3, [r3, #8]
 800af06:	b29b      	uxth	r3, r3
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3714      	adds	r7, #20
 800af0c:	46bd      	mov	sp, r7
 800af0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af12:	4770      	bx	lr

0800af14 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b088      	sub	sp, #32
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	4608      	mov	r0, r1
 800af1e:	4611      	mov	r1, r2
 800af20:	461a      	mov	r2, r3
 800af22:	4603      	mov	r3, r0
 800af24:	70fb      	strb	r3, [r7, #3]
 800af26:	460b      	mov	r3, r1
 800af28:	70bb      	strb	r3, [r7, #2]
 800af2a:	4613      	mov	r3, r2
 800af2c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800af2e:	2300      	movs	r3, #0
 800af30:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800af36:	78fb      	ldrb	r3, [r7, #3]
 800af38:	015a      	lsls	r2, r3, #5
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	4413      	add	r3, r2
 800af3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af42:	461a      	mov	r2, r3
 800af44:	f04f 33ff 	mov.w	r3, #4294967295
 800af48:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800af4a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800af4e:	2b03      	cmp	r3, #3
 800af50:	d87c      	bhi.n	800b04c <USB_HC_Init+0x138>
 800af52:	a201      	add	r2, pc, #4	@ (adr r2, 800af58 <USB_HC_Init+0x44>)
 800af54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af58:	0800af69 	.word	0x0800af69
 800af5c:	0800b00f 	.word	0x0800b00f
 800af60:	0800af69 	.word	0x0800af69
 800af64:	0800afd1 	.word	0x0800afd1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800af68:	78fb      	ldrb	r3, [r7, #3]
 800af6a:	015a      	lsls	r2, r3, #5
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	4413      	add	r3, r2
 800af70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af74:	461a      	mov	r2, r3
 800af76:	f240 439d 	movw	r3, #1181	@ 0x49d
 800af7a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800af7c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800af80:	2b00      	cmp	r3, #0
 800af82:	da10      	bge.n	800afa6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800af84:	78fb      	ldrb	r3, [r7, #3]
 800af86:	015a      	lsls	r2, r3, #5
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	4413      	add	r3, r2
 800af8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af90:	68db      	ldr	r3, [r3, #12]
 800af92:	78fa      	ldrb	r2, [r7, #3]
 800af94:	0151      	lsls	r1, r2, #5
 800af96:	693a      	ldr	r2, [r7, #16]
 800af98:	440a      	add	r2, r1
 800af9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afa2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800afa4:	e055      	b.n	800b052 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a6f      	ldr	r2, [pc, #444]	@ (800b168 <USB_HC_Init+0x254>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d151      	bne.n	800b052 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800afae:	78fb      	ldrb	r3, [r7, #3]
 800afb0:	015a      	lsls	r2, r3, #5
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	4413      	add	r3, r2
 800afb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afba:	68db      	ldr	r3, [r3, #12]
 800afbc:	78fa      	ldrb	r2, [r7, #3]
 800afbe:	0151      	lsls	r1, r2, #5
 800afc0:	693a      	ldr	r2, [r7, #16]
 800afc2:	440a      	add	r2, r1
 800afc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800afc8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800afcc:	60d3      	str	r3, [r2, #12]
      break;
 800afce:	e040      	b.n	800b052 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800afd0:	78fb      	ldrb	r3, [r7, #3]
 800afd2:	015a      	lsls	r2, r3, #5
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	4413      	add	r3, r2
 800afd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afdc:	461a      	mov	r2, r3
 800afde:	f240 639d 	movw	r3, #1693	@ 0x69d
 800afe2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800afe4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	da34      	bge.n	800b056 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800afec:	78fb      	ldrb	r3, [r7, #3]
 800afee:	015a      	lsls	r2, r3, #5
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	4413      	add	r3, r2
 800aff4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aff8:	68db      	ldr	r3, [r3, #12]
 800affa:	78fa      	ldrb	r2, [r7, #3]
 800affc:	0151      	lsls	r1, r2, #5
 800affe:	693a      	ldr	r2, [r7, #16]
 800b000:	440a      	add	r2, r1
 800b002:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b00a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800b00c:	e023      	b.n	800b056 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b00e:	78fb      	ldrb	r3, [r7, #3]
 800b010:	015a      	lsls	r2, r3, #5
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	4413      	add	r3, r2
 800b016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b01a:	461a      	mov	r2, r3
 800b01c:	f240 2325 	movw	r3, #549	@ 0x225
 800b020:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b022:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b026:	2b00      	cmp	r3, #0
 800b028:	da17      	bge.n	800b05a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b02a:	78fb      	ldrb	r3, [r7, #3]
 800b02c:	015a      	lsls	r2, r3, #5
 800b02e:	693b      	ldr	r3, [r7, #16]
 800b030:	4413      	add	r3, r2
 800b032:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	78fa      	ldrb	r2, [r7, #3]
 800b03a:	0151      	lsls	r1, r2, #5
 800b03c:	693a      	ldr	r2, [r7, #16]
 800b03e:	440a      	add	r2, r1
 800b040:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b044:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800b048:	60d3      	str	r3, [r2, #12]
      }
      break;
 800b04a:	e006      	b.n	800b05a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	77fb      	strb	r3, [r7, #31]
      break;
 800b050:	e004      	b.n	800b05c <USB_HC_Init+0x148>
      break;
 800b052:	bf00      	nop
 800b054:	e002      	b.n	800b05c <USB_HC_Init+0x148>
      break;
 800b056:	bf00      	nop
 800b058:	e000      	b.n	800b05c <USB_HC_Init+0x148>
      break;
 800b05a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800b05c:	78fb      	ldrb	r3, [r7, #3]
 800b05e:	015a      	lsls	r2, r3, #5
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	4413      	add	r3, r2
 800b064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b068:	461a      	mov	r2, r3
 800b06a:	2300      	movs	r3, #0
 800b06c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800b06e:	78fb      	ldrb	r3, [r7, #3]
 800b070:	015a      	lsls	r2, r3, #5
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	4413      	add	r3, r2
 800b076:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b07a:	68db      	ldr	r3, [r3, #12]
 800b07c:	78fa      	ldrb	r2, [r7, #3]
 800b07e:	0151      	lsls	r1, r2, #5
 800b080:	693a      	ldr	r2, [r7, #16]
 800b082:	440a      	add	r2, r1
 800b084:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b088:	f043 0302 	orr.w	r3, r3, #2
 800b08c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b094:	699a      	ldr	r2, [r3, #24]
 800b096:	78fb      	ldrb	r3, [r7, #3]
 800b098:	f003 030f 	and.w	r3, r3, #15
 800b09c:	2101      	movs	r1, #1
 800b09e:	fa01 f303 	lsl.w	r3, r1, r3
 800b0a2:	6939      	ldr	r1, [r7, #16]
 800b0a4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	699b      	ldr	r3, [r3, #24]
 800b0b0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800b0b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	da03      	bge.n	800b0c8 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b0c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0c4:	61bb      	str	r3, [r7, #24]
 800b0c6:	e001      	b.n	800b0cc <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f7ff fef9 	bl	800aec4 <USB_GetHostSpeed>
 800b0d2:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800b0d4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	d106      	bne.n	800b0ea <USB_HC_Init+0x1d6>
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	d003      	beq.n	800b0ea <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b0e2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b0e6:	617b      	str	r3, [r7, #20]
 800b0e8:	e001      	b.n	800b0ee <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b0ee:	787b      	ldrb	r3, [r7, #1]
 800b0f0:	059b      	lsls	r3, r3, #22
 800b0f2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b0f6:	78bb      	ldrb	r3, [r7, #2]
 800b0f8:	02db      	lsls	r3, r3, #11
 800b0fa:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b0fe:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b100:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b104:	049b      	lsls	r3, r3, #18
 800b106:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b10a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800b10c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800b10e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b112:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800b114:	69bb      	ldr	r3, [r7, #24]
 800b116:	431a      	orrs	r2, r3
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b11c:	78fa      	ldrb	r2, [r7, #3]
 800b11e:	0151      	lsls	r1, r2, #5
 800b120:	693a      	ldr	r2, [r7, #16]
 800b122:	440a      	add	r2, r1
 800b124:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800b128:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b12c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800b12e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b132:	2b03      	cmp	r3, #3
 800b134:	d003      	beq.n	800b13e <USB_HC_Init+0x22a>
 800b136:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b13a:	2b01      	cmp	r3, #1
 800b13c:	d10f      	bne.n	800b15e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800b13e:	78fb      	ldrb	r3, [r7, #3]
 800b140:	015a      	lsls	r2, r3, #5
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	4413      	add	r3, r2
 800b146:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	78fa      	ldrb	r2, [r7, #3]
 800b14e:	0151      	lsls	r1, r2, #5
 800b150:	693a      	ldr	r2, [r7, #16]
 800b152:	440a      	add	r2, r1
 800b154:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b158:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b15c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800b15e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b160:	4618      	mov	r0, r3
 800b162:	3720      	adds	r7, #32
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	40040000 	.word	0x40040000

0800b16c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b08c      	sub	sp, #48	@ 0x30
 800b170:	af02      	add	r7, sp, #8
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	4613      	mov	r3, r2
 800b178:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	785b      	ldrb	r3, [r3, #1]
 800b182:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800b184:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b188:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	4a5d      	ldr	r2, [pc, #372]	@ (800b304 <USB_HC_StartXfer+0x198>)
 800b18e:	4293      	cmp	r3, r2
 800b190:	d12f      	bne.n	800b1f2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800b192:	79fb      	ldrb	r3, [r7, #7]
 800b194:	2b01      	cmp	r3, #1
 800b196:	d11c      	bne.n	800b1d2 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	7c9b      	ldrb	r3, [r3, #18]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d003      	beq.n	800b1a8 <USB_HC_StartXfer+0x3c>
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	7c9b      	ldrb	r3, [r3, #18]
 800b1a4:	2b02      	cmp	r3, #2
 800b1a6:	d124      	bne.n	800b1f2 <USB_HC_StartXfer+0x86>
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	799b      	ldrb	r3, [r3, #6]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d120      	bne.n	800b1f2 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800b1b0:	69fb      	ldr	r3, [r7, #28]
 800b1b2:	015a      	lsls	r2, r3, #5
 800b1b4:	6a3b      	ldr	r3, [r7, #32]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1bc:	68db      	ldr	r3, [r3, #12]
 800b1be:	69fa      	ldr	r2, [r7, #28]
 800b1c0:	0151      	lsls	r1, r2, #5
 800b1c2:	6a3a      	ldr	r2, [r7, #32]
 800b1c4:	440a      	add	r2, r1
 800b1c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b1ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1ce:	60d3      	str	r3, [r2, #12]
 800b1d0:	e00f      	b.n	800b1f2 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	791b      	ldrb	r3, [r3, #4]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d10b      	bne.n	800b1f2 <USB_HC_StartXfer+0x86>
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	795b      	ldrb	r3, [r3, #5]
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d107      	bne.n	800b1f2 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	785b      	ldrb	r3, [r3, #1]
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	68f8      	ldr	r0, [r7, #12]
 800b1ea:	f000 fb6b 	bl	800b8c4 <USB_DoPing>
        return HAL_OK;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	e232      	b.n	800b658 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	799b      	ldrb	r3, [r3, #6]
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	d158      	bne.n	800b2ac <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	78db      	ldrb	r3, [r3, #3]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d007      	beq.n	800b216 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b206:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b208:	68ba      	ldr	r2, [r7, #8]
 800b20a:	8a92      	ldrh	r2, [r2, #20]
 800b20c:	fb03 f202 	mul.w	r2, r3, r2
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	61da      	str	r2, [r3, #28]
 800b214:	e07c      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	7c9b      	ldrb	r3, [r3, #18]
 800b21a:	2b01      	cmp	r3, #1
 800b21c:	d130      	bne.n	800b280 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	6a1b      	ldr	r3, [r3, #32]
 800b222:	2bbc      	cmp	r3, #188	@ 0xbc
 800b224:	d918      	bls.n	800b258 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	8a9b      	ldrh	r3, [r3, #20]
 800b22a:	461a      	mov	r2, r3
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	69da      	ldr	r2, [r3, #28]
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d003      	beq.n	800b248 <USB_HC_StartXfer+0xdc>
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	68db      	ldr	r3, [r3, #12]
 800b244:	2b02      	cmp	r3, #2
 800b246:	d103      	bne.n	800b250 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	2202      	movs	r2, #2
 800b24c:	60da      	str	r2, [r3, #12]
 800b24e:	e05f      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	2201      	movs	r2, #1
 800b254:	60da      	str	r2, [r3, #12]
 800b256:	e05b      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	6a1a      	ldr	r2, [r3, #32]
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	68db      	ldr	r3, [r3, #12]
 800b264:	2b01      	cmp	r3, #1
 800b266:	d007      	beq.n	800b278 <USB_HC_StartXfer+0x10c>
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d003      	beq.n	800b278 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	2204      	movs	r2, #4
 800b274:	60da      	str	r2, [r3, #12]
 800b276:	e04b      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	2203      	movs	r2, #3
 800b27c:	60da      	str	r2, [r3, #12]
 800b27e:	e047      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800b280:	79fb      	ldrb	r3, [r7, #7]
 800b282:	2b01      	cmp	r3, #1
 800b284:	d10d      	bne.n	800b2a2 <USB_HC_StartXfer+0x136>
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	6a1b      	ldr	r3, [r3, #32]
 800b28a:	68ba      	ldr	r2, [r7, #8]
 800b28c:	8a92      	ldrh	r2, [r2, #20]
 800b28e:	4293      	cmp	r3, r2
 800b290:	d907      	bls.n	800b2a2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b292:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b294:	68ba      	ldr	r2, [r7, #8]
 800b296:	8a92      	ldrh	r2, [r2, #20]
 800b298:	fb03 f202 	mul.w	r2, r3, r2
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	61da      	str	r2, [r3, #28]
 800b2a0:	e036      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	6a1a      	ldr	r2, [r3, #32]
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	61da      	str	r2, [r3, #28]
 800b2aa:	e031      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	6a1b      	ldr	r3, [r3, #32]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d018      	beq.n	800b2e6 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	6a1b      	ldr	r3, [r3, #32]
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	8a92      	ldrh	r2, [r2, #20]
 800b2bc:	4413      	add	r3, r2
 800b2be:	3b01      	subs	r3, #1
 800b2c0:	68ba      	ldr	r2, [r7, #8]
 800b2c2:	8a92      	ldrh	r2, [r2, #20]
 800b2c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800b2ca:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b2cc:	8b7b      	ldrh	r3, [r7, #26]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d90b      	bls.n	800b2ea <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800b2d2:	8b7b      	ldrh	r3, [r7, #26]
 800b2d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b2d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b2d8:	68ba      	ldr	r2, [r7, #8]
 800b2da:	8a92      	ldrh	r2, [r2, #20]
 800b2dc:	fb03 f202 	mul.w	r2, r3, r2
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	61da      	str	r2, [r3, #28]
 800b2e4:	e001      	b.n	800b2ea <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	78db      	ldrb	r3, [r3, #3]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d00a      	beq.n	800b308 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b2f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b2f4:	68ba      	ldr	r2, [r7, #8]
 800b2f6:	8a92      	ldrh	r2, [r2, #20]
 800b2f8:	fb03 f202 	mul.w	r2, r3, r2
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	61da      	str	r2, [r3, #28]
 800b300:	e006      	b.n	800b310 <USB_HC_StartXfer+0x1a4>
 800b302:	bf00      	nop
 800b304:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	6a1a      	ldr	r2, [r3, #32]
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	69db      	ldr	r3, [r3, #28]
 800b314:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b318:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b31a:	04d9      	lsls	r1, r3, #19
 800b31c:	4ba3      	ldr	r3, [pc, #652]	@ (800b5ac <USB_HC_StartXfer+0x440>)
 800b31e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b320:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	7d9b      	ldrb	r3, [r3, #22]
 800b326:	075b      	lsls	r3, r3, #29
 800b328:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b32c:	69f9      	ldr	r1, [r7, #28]
 800b32e:	0148      	lsls	r0, r1, #5
 800b330:	6a39      	ldr	r1, [r7, #32]
 800b332:	4401      	add	r1, r0
 800b334:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b338:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b33a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800b33c:	79fb      	ldrb	r3, [r7, #7]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d009      	beq.n	800b356 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	6999      	ldr	r1, [r3, #24]
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	015a      	lsls	r2, r3, #5
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	4413      	add	r3, r2
 800b34e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b352:	460a      	mov	r2, r1
 800b354:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b356:	6a3b      	ldr	r3, [r7, #32]
 800b358:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	f003 0301 	and.w	r3, r3, #1
 800b362:	2b00      	cmp	r3, #0
 800b364:	bf0c      	ite	eq
 800b366:	2301      	moveq	r3, #1
 800b368:	2300      	movne	r3, #0
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b36e:	69fb      	ldr	r3, [r7, #28]
 800b370:	015a      	lsls	r2, r3, #5
 800b372:	6a3b      	ldr	r3, [r7, #32]
 800b374:	4413      	add	r3, r2
 800b376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	69fa      	ldr	r2, [r7, #28]
 800b37e:	0151      	lsls	r1, r2, #5
 800b380:	6a3a      	ldr	r2, [r7, #32]
 800b382:	440a      	add	r2, r1
 800b384:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b388:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b38c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b38e:	69fb      	ldr	r3, [r7, #28]
 800b390:	015a      	lsls	r2, r3, #5
 800b392:	6a3b      	ldr	r3, [r7, #32]
 800b394:	4413      	add	r3, r2
 800b396:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	7e7b      	ldrb	r3, [r7, #25]
 800b39e:	075b      	lsls	r3, r3, #29
 800b3a0:	69f9      	ldr	r1, [r7, #28]
 800b3a2:	0148      	lsls	r0, r1, #5
 800b3a4:	6a39      	ldr	r1, [r7, #32]
 800b3a6:	4401      	add	r1, r0
 800b3a8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	799b      	ldrb	r3, [r3, #6]
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	f040 80c3 	bne.w	800b540 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	7c5b      	ldrb	r3, [r3, #17]
 800b3be:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800b3c0:	68ba      	ldr	r2, [r7, #8]
 800b3c2:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	69fa      	ldr	r2, [r7, #28]
 800b3c8:	0151      	lsls	r1, r2, #5
 800b3ca:	6a3a      	ldr	r2, [r7, #32]
 800b3cc:	440a      	add	r2, r1
 800b3ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800b3d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800b3d6:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800b3d8:	69fb      	ldr	r3, [r7, #28]
 800b3da:	015a      	lsls	r2, r3, #5
 800b3dc:	6a3b      	ldr	r3, [r7, #32]
 800b3de:	4413      	add	r3, r2
 800b3e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b3e4:	68db      	ldr	r3, [r3, #12]
 800b3e6:	69fa      	ldr	r2, [r7, #28]
 800b3e8:	0151      	lsls	r1, r2, #5
 800b3ea:	6a3a      	ldr	r2, [r7, #32]
 800b3ec:	440a      	add	r2, r1
 800b3ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b3f2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b3f6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	79db      	ldrb	r3, [r3, #7]
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d123      	bne.n	800b448 <USB_HC_StartXfer+0x2dc>
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	78db      	ldrb	r3, [r3, #3]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d11f      	bne.n	800b448 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800b408:	69fb      	ldr	r3, [r7, #28]
 800b40a:	015a      	lsls	r2, r3, #5
 800b40c:	6a3b      	ldr	r3, [r7, #32]
 800b40e:	4413      	add	r3, r2
 800b410:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	69fa      	ldr	r2, [r7, #28]
 800b418:	0151      	lsls	r1, r2, #5
 800b41a:	6a3a      	ldr	r2, [r7, #32]
 800b41c:	440a      	add	r2, r1
 800b41e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b422:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b426:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	015a      	lsls	r2, r3, #5
 800b42c:	6a3b      	ldr	r3, [r7, #32]
 800b42e:	4413      	add	r3, r2
 800b430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	69fa      	ldr	r2, [r7, #28]
 800b438:	0151      	lsls	r1, r2, #5
 800b43a:	6a3a      	ldr	r2, [r7, #32]
 800b43c:	440a      	add	r2, r1
 800b43e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b446:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	7c9b      	ldrb	r3, [r3, #18]
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	d003      	beq.n	800b458 <USB_HC_StartXfer+0x2ec>
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	7c9b      	ldrb	r3, [r3, #18]
 800b454:	2b03      	cmp	r3, #3
 800b456:	d117      	bne.n	800b488 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d113      	bne.n	800b488 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	78db      	ldrb	r3, [r3, #3]
 800b464:	2b01      	cmp	r3, #1
 800b466:	d10f      	bne.n	800b488 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800b468:	69fb      	ldr	r3, [r7, #28]
 800b46a:	015a      	lsls	r2, r3, #5
 800b46c:	6a3b      	ldr	r3, [r7, #32]
 800b46e:	4413      	add	r3, r2
 800b470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b474:	685b      	ldr	r3, [r3, #4]
 800b476:	69fa      	ldr	r2, [r7, #28]
 800b478:	0151      	lsls	r1, r2, #5
 800b47a:	6a3a      	ldr	r2, [r7, #32]
 800b47c:	440a      	add	r2, r1
 800b47e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b486:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	7c9b      	ldrb	r3, [r3, #18]
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d162      	bne.n	800b556 <USB_HC_StartXfer+0x3ea>
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	78db      	ldrb	r3, [r3, #3]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d15e      	bne.n	800b556 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	3b01      	subs	r3, #1
 800b49e:	2b03      	cmp	r3, #3
 800b4a0:	d858      	bhi.n	800b554 <USB_HC_StartXfer+0x3e8>
 800b4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4a8 <USB_HC_StartXfer+0x33c>)
 800b4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a8:	0800b4b9 	.word	0x0800b4b9
 800b4ac:	0800b4db 	.word	0x0800b4db
 800b4b0:	0800b4fd 	.word	0x0800b4fd
 800b4b4:	0800b51f 	.word	0x0800b51f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800b4b8:	69fb      	ldr	r3, [r7, #28]
 800b4ba:	015a      	lsls	r2, r3, #5
 800b4bc:	6a3b      	ldr	r3, [r7, #32]
 800b4be:	4413      	add	r3, r2
 800b4c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	69fa      	ldr	r2, [r7, #28]
 800b4c8:	0151      	lsls	r1, r2, #5
 800b4ca:	6a3a      	ldr	r2, [r7, #32]
 800b4cc:	440a      	add	r2, r1
 800b4ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b4d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4d6:	6053      	str	r3, [r2, #4]
          break;
 800b4d8:	e03d      	b.n	800b556 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	015a      	lsls	r2, r3, #5
 800b4de:	6a3b      	ldr	r3, [r7, #32]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	69fa      	ldr	r2, [r7, #28]
 800b4ea:	0151      	lsls	r1, r2, #5
 800b4ec:	6a3a      	ldr	r2, [r7, #32]
 800b4ee:	440a      	add	r2, r1
 800b4f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b4f4:	f043 030e 	orr.w	r3, r3, #14
 800b4f8:	6053      	str	r3, [r2, #4]
          break;
 800b4fa:	e02c      	b.n	800b556 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	015a      	lsls	r2, r3, #5
 800b500:	6a3b      	ldr	r3, [r7, #32]
 800b502:	4413      	add	r3, r2
 800b504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	69fa      	ldr	r2, [r7, #28]
 800b50c:	0151      	lsls	r1, r2, #5
 800b50e:	6a3a      	ldr	r2, [r7, #32]
 800b510:	440a      	add	r2, r1
 800b512:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b516:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b51a:	6053      	str	r3, [r2, #4]
          break;
 800b51c:	e01b      	b.n	800b556 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800b51e:	69fb      	ldr	r3, [r7, #28]
 800b520:	015a      	lsls	r2, r3, #5
 800b522:	6a3b      	ldr	r3, [r7, #32]
 800b524:	4413      	add	r3, r2
 800b526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	69fa      	ldr	r2, [r7, #28]
 800b52e:	0151      	lsls	r1, r2, #5
 800b530:	6a3a      	ldr	r2, [r7, #32]
 800b532:	440a      	add	r2, r1
 800b534:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b538:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b53c:	6053      	str	r3, [r2, #4]
          break;
 800b53e:	e00a      	b.n	800b556 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800b540:	69fb      	ldr	r3, [r7, #28]
 800b542:	015a      	lsls	r2, r3, #5
 800b544:	6a3b      	ldr	r3, [r7, #32]
 800b546:	4413      	add	r3, r2
 800b548:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b54c:	461a      	mov	r2, r3
 800b54e:	2300      	movs	r3, #0
 800b550:	6053      	str	r3, [r2, #4]
 800b552:	e000      	b.n	800b556 <USB_HC_StartXfer+0x3ea>
          break;
 800b554:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b556:	69fb      	ldr	r3, [r7, #28]
 800b558:	015a      	lsls	r2, r3, #5
 800b55a:	6a3b      	ldr	r3, [r7, #32]
 800b55c:	4413      	add	r3, r2
 800b55e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b56c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	78db      	ldrb	r3, [r3, #3]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d004      	beq.n	800b580 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b57c:	613b      	str	r3, [r7, #16]
 800b57e:	e003      	b.n	800b588 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b586:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b58e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	015a      	lsls	r2, r3, #5
 800b594:	6a3b      	ldr	r3, [r7, #32]
 800b596:	4413      	add	r3, r2
 800b598:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b59c:	461a      	mov	r2, r3
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800b5a2:	79fb      	ldrb	r3, [r7, #7]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d003      	beq.n	800b5b0 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	e055      	b.n	800b658 <USB_HC_StartXfer+0x4ec>
 800b5ac:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	78db      	ldrb	r3, [r3, #3]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d14e      	bne.n	800b656 <USB_HC_StartXfer+0x4ea>
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	6a1b      	ldr	r3, [r3, #32]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d04a      	beq.n	800b656 <USB_HC_StartXfer+0x4ea>
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	79db      	ldrb	r3, [r3, #7]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d146      	bne.n	800b656 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	7c9b      	ldrb	r3, [r3, #18]
 800b5cc:	2b03      	cmp	r3, #3
 800b5ce:	d831      	bhi.n	800b634 <USB_HC_StartXfer+0x4c8>
 800b5d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d8 <USB_HC_StartXfer+0x46c>)
 800b5d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d6:	bf00      	nop
 800b5d8:	0800b5e9 	.word	0x0800b5e9
 800b5dc:	0800b60d 	.word	0x0800b60d
 800b5e0:	0800b5e9 	.word	0x0800b5e9
 800b5e4:	0800b60d 	.word	0x0800b60d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	6a1b      	ldr	r3, [r3, #32]
 800b5ec:	3303      	adds	r3, #3
 800b5ee:	089b      	lsrs	r3, r3, #2
 800b5f0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b5f2:	8afa      	ldrh	r2, [r7, #22]
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f8:	b29b      	uxth	r3, r3
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d91c      	bls.n	800b638 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	699b      	ldr	r3, [r3, #24]
 800b602:	f043 0220 	orr.w	r2, r3, #32
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	619a      	str	r2, [r3, #24]
        }
        break;
 800b60a:	e015      	b.n	800b638 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	6a1b      	ldr	r3, [r3, #32]
 800b610:	3303      	adds	r3, #3
 800b612:	089b      	lsrs	r3, r3, #2
 800b614:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b616:	8afa      	ldrh	r2, [r7, #22]
 800b618:	6a3b      	ldr	r3, [r7, #32]
 800b61a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b61e:	691b      	ldr	r3, [r3, #16]
 800b620:	b29b      	uxth	r3, r3
 800b622:	429a      	cmp	r2, r3
 800b624:	d90a      	bls.n	800b63c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	699b      	ldr	r3, [r3, #24]
 800b62a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	619a      	str	r2, [r3, #24]
        }
        break;
 800b632:	e003      	b.n	800b63c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800b634:	bf00      	nop
 800b636:	e002      	b.n	800b63e <USB_HC_StartXfer+0x4d2>
        break;
 800b638:	bf00      	nop
 800b63a:	e000      	b.n	800b63e <USB_HC_StartXfer+0x4d2>
        break;
 800b63c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	6999      	ldr	r1, [r3, #24]
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	785a      	ldrb	r2, [r3, #1]
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	6a1b      	ldr	r3, [r3, #32]
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	2000      	movs	r0, #0
 800b64e:	9000      	str	r0, [sp, #0]
 800b650:	68f8      	ldr	r0, [r7, #12]
 800b652:	f7ff f9c3 	bl	800a9dc <USB_WritePacket>
  }

  return HAL_OK;
 800b656:	2300      	movs	r3, #0
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3728      	adds	r7, #40	@ 0x28
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b660:	b480      	push	{r7}
 800b662:	b085      	sub	sp, #20
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b672:	695b      	ldr	r3, [r3, #20]
 800b674:	b29b      	uxth	r3, r3
}
 800b676:	4618      	mov	r0, r3
 800b678:	3714      	adds	r7, #20
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr

0800b682 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b682:	b480      	push	{r7}
 800b684:	b089      	sub	sp, #36	@ 0x24
 800b686:	af00      	add	r7, sp, #0
 800b688:	6078      	str	r0, [r7, #4]
 800b68a:	460b      	mov	r3, r1
 800b68c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800b692:	78fb      	ldrb	r3, [r7, #3]
 800b694:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800b696:	2300      	movs	r3, #0
 800b698:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b69a:	69bb      	ldr	r3, [r7, #24]
 800b69c:	015a      	lsls	r2, r3, #5
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	0c9b      	lsrs	r3, r3, #18
 800b6aa:	f003 0303 	and.w	r3, r3, #3
 800b6ae:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	015a      	lsls	r2, r3, #5
 800b6b4:	69fb      	ldr	r3, [r7, #28]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	0fdb      	lsrs	r3, r3, #31
 800b6c0:	f003 0301 	and.w	r3, r3, #1
 800b6c4:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800b6c6:	69bb      	ldr	r3, [r7, #24]
 800b6c8:	015a      	lsls	r2, r3, #5
 800b6ca:	69fb      	ldr	r3, [r7, #28]
 800b6cc:	4413      	add	r3, r2
 800b6ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	0fdb      	lsrs	r3, r3, #31
 800b6d6:	f003 0301 	and.w	r3, r3, #1
 800b6da:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	689b      	ldr	r3, [r3, #8]
 800b6e0:	f003 0320 	and.w	r3, r3, #32
 800b6e4:	2b20      	cmp	r3, #32
 800b6e6:	d10d      	bne.n	800b704 <USB_HC_Halt+0x82>
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d10a      	bne.n	800b704 <USB_HC_Halt+0x82>
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d005      	beq.n	800b700 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	d002      	beq.n	800b700 <USB_HC_Halt+0x7e>
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	2b03      	cmp	r3, #3
 800b6fe:	d101      	bne.n	800b704 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800b700:	2300      	movs	r3, #0
 800b702:	e0d8      	b.n	800b8b6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d002      	beq.n	800b710 <USB_HC_Halt+0x8e>
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	2b02      	cmp	r3, #2
 800b70e:	d173      	bne.n	800b7f8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b710:	69bb      	ldr	r3, [r7, #24]
 800b712:	015a      	lsls	r2, r3, #5
 800b714:	69fb      	ldr	r3, [r7, #28]
 800b716:	4413      	add	r3, r2
 800b718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	69ba      	ldr	r2, [r7, #24]
 800b720:	0151      	lsls	r1, r2, #5
 800b722:	69fa      	ldr	r2, [r7, #28]
 800b724:	440a      	add	r2, r1
 800b726:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b72a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b72e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	f003 0320 	and.w	r3, r3, #32
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d14a      	bne.n	800b7d2 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b740:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b744:	2b00      	cmp	r3, #0
 800b746:	d133      	bne.n	800b7b0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b748:	69bb      	ldr	r3, [r7, #24]
 800b74a:	015a      	lsls	r2, r3, #5
 800b74c:	69fb      	ldr	r3, [r7, #28]
 800b74e:	4413      	add	r3, r2
 800b750:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	69ba      	ldr	r2, [r7, #24]
 800b758:	0151      	lsls	r1, r2, #5
 800b75a:	69fa      	ldr	r2, [r7, #28]
 800b75c:	440a      	add	r2, r1
 800b75e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b762:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b766:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	015a      	lsls	r2, r3, #5
 800b76c:	69fb      	ldr	r3, [r7, #28]
 800b76e:	4413      	add	r3, r2
 800b770:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	69ba      	ldr	r2, [r7, #24]
 800b778:	0151      	lsls	r1, r2, #5
 800b77a:	69fa      	ldr	r2, [r7, #28]
 800b77c:	440a      	add	r2, r1
 800b77e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b782:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b786:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	3301      	adds	r3, #1
 800b78c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b794:	d82e      	bhi.n	800b7f4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	015a      	lsls	r2, r3, #5
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	4413      	add	r3, r2
 800b79e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b7a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b7ac:	d0ec      	beq.n	800b788 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b7ae:	e081      	b.n	800b8b4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b7b0:	69bb      	ldr	r3, [r7, #24]
 800b7b2:	015a      	lsls	r2, r3, #5
 800b7b4:	69fb      	ldr	r3, [r7, #28]
 800b7b6:	4413      	add	r3, r2
 800b7b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	69ba      	ldr	r2, [r7, #24]
 800b7c0:	0151      	lsls	r1, r2, #5
 800b7c2:	69fa      	ldr	r2, [r7, #28]
 800b7c4:	440a      	add	r2, r1
 800b7c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b7ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b7ce:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b7d0:	e070      	b.n	800b8b4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	015a      	lsls	r2, r3, #5
 800b7d6:	69fb      	ldr	r3, [r7, #28]
 800b7d8:	4413      	add	r3, r2
 800b7da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	69ba      	ldr	r2, [r7, #24]
 800b7e2:	0151      	lsls	r1, r2, #5
 800b7e4:	69fa      	ldr	r2, [r7, #28]
 800b7e6:	440a      	add	r2, r1
 800b7e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b7ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b7f0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b7f2:	e05f      	b.n	800b8b4 <USB_HC_Halt+0x232>
            break;
 800b7f4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b7f6:	e05d      	b.n	800b8b4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b7f8:	69bb      	ldr	r3, [r7, #24]
 800b7fa:	015a      	lsls	r2, r3, #5
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	4413      	add	r3, r2
 800b800:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	69ba      	ldr	r2, [r7, #24]
 800b808:	0151      	lsls	r1, r2, #5
 800b80a:	69fa      	ldr	r2, [r7, #28]
 800b80c:	440a      	add	r2, r1
 800b80e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b812:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b816:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b81e:	691b      	ldr	r3, [r3, #16]
 800b820:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b824:	2b00      	cmp	r3, #0
 800b826:	d133      	bne.n	800b890 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	015a      	lsls	r2, r3, #5
 800b82c:	69fb      	ldr	r3, [r7, #28]
 800b82e:	4413      	add	r3, r2
 800b830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	69ba      	ldr	r2, [r7, #24]
 800b838:	0151      	lsls	r1, r2, #5
 800b83a:	69fa      	ldr	r2, [r7, #28]
 800b83c:	440a      	add	r2, r1
 800b83e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b842:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b846:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	015a      	lsls	r2, r3, #5
 800b84c:	69fb      	ldr	r3, [r7, #28]
 800b84e:	4413      	add	r3, r2
 800b850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	69ba      	ldr	r2, [r7, #24]
 800b858:	0151      	lsls	r1, r2, #5
 800b85a:	69fa      	ldr	r2, [r7, #28]
 800b85c:	440a      	add	r2, r1
 800b85e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b862:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b866:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	3301      	adds	r3, #1
 800b86c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b874:	d81d      	bhi.n	800b8b2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b876:	69bb      	ldr	r3, [r7, #24]
 800b878:	015a      	lsls	r2, r3, #5
 800b87a:	69fb      	ldr	r3, [r7, #28]
 800b87c:	4413      	add	r3, r2
 800b87e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b888:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b88c:	d0ec      	beq.n	800b868 <USB_HC_Halt+0x1e6>
 800b88e:	e011      	b.n	800b8b4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b890:	69bb      	ldr	r3, [r7, #24]
 800b892:	015a      	lsls	r2, r3, #5
 800b894:	69fb      	ldr	r3, [r7, #28]
 800b896:	4413      	add	r3, r2
 800b898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	69ba      	ldr	r2, [r7, #24]
 800b8a0:	0151      	lsls	r1, r2, #5
 800b8a2:	69fa      	ldr	r2, [r7, #28]
 800b8a4:	440a      	add	r2, r1
 800b8a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b8aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b8ae:	6013      	str	r3, [r2, #0]
 800b8b0:	e000      	b.n	800b8b4 <USB_HC_Halt+0x232>
          break;
 800b8b2:	bf00      	nop
    }
  }

  return HAL_OK;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3724      	adds	r7, #36	@ 0x24
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c0:	4770      	bx	lr
	...

0800b8c4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b087      	sub	sp, #28
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b8d4:	78fb      	ldrb	r3, [r7, #3]
 800b8d6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b8d8:	2301      	movs	r3, #1
 800b8da:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	04da      	lsls	r2, r3, #19
 800b8e0:	4b15      	ldr	r3, [pc, #84]	@ (800b938 <USB_DoPing+0x74>)
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	0151      	lsls	r1, r2, #5
 800b8e8:	697a      	ldr	r2, [r7, #20]
 800b8ea:	440a      	add	r2, r1
 800b8ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b8f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b8f4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	015a      	lsls	r2, r3, #5
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b90c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b914:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b916:	693b      	ldr	r3, [r7, #16]
 800b918:	015a      	lsls	r2, r3, #5
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	4413      	add	r3, r2
 800b91e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b922:	461a      	mov	r2, r3
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b928:	2300      	movs	r3, #0
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	371c      	adds	r7, #28
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop
 800b938:	1ff80000 	.word	0x1ff80000

0800b93c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b088      	sub	sp, #32
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800b944:	2300      	movs	r3, #0
 800b946:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800b94c:	2300      	movs	r3, #0
 800b94e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	f7fe ff86 	bl	800a862 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b956:	2110      	movs	r1, #16
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f7fe ffdf 	bl	800a91c <USB_FlushTxFifo>
 800b95e:	4603      	mov	r3, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f7ff f809 	bl	800a980 <USB_FlushRxFifo>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	d001      	beq.n	800b978 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800b974:	2301      	movs	r3, #1
 800b976:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b978:	2300      	movs	r3, #0
 800b97a:	61bb      	str	r3, [r7, #24]
 800b97c:	e01f      	b.n	800b9be <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800b97e:	69bb      	ldr	r3, [r7, #24]
 800b980:	015a      	lsls	r2, r3, #5
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	4413      	add	r3, r2
 800b986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b994:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b99c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b99e:	693b      	ldr	r3, [r7, #16]
 800b9a0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b9a4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b9a6:	69bb      	ldr	r3, [r7, #24]
 800b9a8:	015a      	lsls	r2, r3, #5
 800b9aa:	697b      	ldr	r3, [r7, #20]
 800b9ac:	4413      	add	r3, r2
 800b9ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b9b8:	69bb      	ldr	r3, [r7, #24]
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	61bb      	str	r3, [r7, #24]
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	2b0f      	cmp	r3, #15
 800b9c2:	d9dc      	bls.n	800b97e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	61bb      	str	r3, [r7, #24]
 800b9c8:	e034      	b.n	800ba34 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800b9ca:	69bb      	ldr	r3, [r7, #24]
 800b9cc:	015a      	lsls	r2, r3, #5
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	4413      	add	r3, r2
 800b9d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b9e0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b9e8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b9f0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b9f2:	69bb      	ldr	r3, [r7, #24]
 800b9f4:	015a      	lsls	r2, r3, #5
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b9fe:	461a      	mov	r2, r3
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	3301      	adds	r3, #1
 800ba08:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ba10:	d80c      	bhi.n	800ba2c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	015a      	lsls	r2, r3, #5
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	4413      	add	r3, r2
 800ba1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba28:	d0ec      	beq.n	800ba04 <USB_StopHost+0xc8>
 800ba2a:	e000      	b.n	800ba2e <USB_StopHost+0xf2>
        break;
 800ba2c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ba2e:	69bb      	ldr	r3, [r7, #24]
 800ba30:	3301      	adds	r3, #1
 800ba32:	61bb      	str	r3, [r7, #24]
 800ba34:	69bb      	ldr	r3, [r7, #24]
 800ba36:	2b0f      	cmp	r3, #15
 800ba38:	d9c7      	bls.n	800b9ca <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ba40:	461a      	mov	r2, r3
 800ba42:	f04f 33ff 	mov.w	r3, #4294967295
 800ba46:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba4e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f7fe fef5 	bl	800a840 <USB_EnableGlobalInt>

  return ret;
 800ba56:	7ffb      	ldrb	r3, [r7, #31]
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3720      	adds	r7, #32
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <_ZN3GPSC1EP20__UART_HandleTypeDef>:
 *  Created on: Jun 29, 2024
 *      Author: onurd
 */
#include "Gps.h"

GPS::GPS(UART_HandleTypeDef* huart)
 800ba60:	b480      	push	{r7}
 800ba62:	b083      	sub	sp, #12
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
 800ba68:	6039      	str	r1, [r7, #0]
{
	this->huart_=huart;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	683a      	ldr	r2, [r7, #0]
 800ba6e:	601a      	str	r2, [r3, #0]
	this->rxIndex_u8=0;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
	this->rxData_u8=0;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
	this->latitude_f32=0;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f04f 0200 	mov.w	r2, #0
 800ba86:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
	this->longitude_f32=0;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f04f 0200 	mov.w	r2, #0
 800ba90:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
}
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	4618      	mov	r0, r3
 800ba98:	370c      	adds	r7, #12
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa0:	4770      	bx	lr

0800baa2 <_ZN3GPS10YapilandirEv>:

void GPS::Yapilandir()
{
 800baa2:	b580      	push	{r7, lr}
 800baa4:	b082      	sub	sp, #8
 800baa6:	af00      	add	r7, sp, #0
 800baa8:	6078      	str	r0, [r7, #4]
    lwgps_init(&gps_);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	3308      	adds	r3, #8
 800baae:	4618      	mov	r0, r3
 800bab0:	f7f6 fbce 	bl	8002250 <lwgps_init>
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6818      	ldr	r0, [r3, #0]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f203 1339 	addw	r3, r3, #313	@ 0x139
 800babe:	2201      	movs	r2, #1
 800bac0:	4619      	mov	r1, r3
 800bac2:	f7fd fccc 	bl	800945e <HAL_UART_Receive_IT>
}
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}

0800bace <_ZN3GPS18UartRxCpltCallbackEv>:

void GPS::UartRxCpltCallback()
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b082      	sub	sp, #8
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
    if (rxData_u8 != '\n' && rxIndex_u8 < sizeof(rxBuffer_u8))
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 800badc:	2b0a      	cmp	r3, #10
 800bade:	d016      	beq.n	800bb0e <_ZN3GPS18UartRxCpltCallbackEv+0x40>
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800bae6:	b25b      	sxtb	r3, r3
 800bae8:	2b00      	cmp	r3, #0
 800baea:	db10      	blt.n	800bb0e <_ZN3GPS18UartRxCpltCallbackEv+0x40>
    {
        rxBuffer_u8[rxIndex_u8++] = rxData_u8;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800baf2:	1c5a      	adds	r2, r3, #1
 800baf4:	b2d1      	uxtb	r1, r2
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	f882 1138 	strb.w	r1, [r2, #312]	@ 0x138
 800bafc:	4619      	mov	r1, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f893 2139 	ldrb.w	r2, [r3, #313]	@ 0x139
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	440b      	add	r3, r1
 800bb08:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800bb0c:	e017      	b.n	800bb3e <_ZN3GPS18UartRxCpltCallbackEv+0x70>
    }
    else
    {
        lwgps_process(&gps_, rxBuffer_u8, rxIndex_u8 + 1);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f103 0008 	add.w	r0, r3, #8
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f103 01b8 	add.w	r1, r3, #184	@ 0xb8
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800bb20:	3301      	adds	r3, #1
 800bb22:	461a      	mov	r2, r3
 800bb24:	f7f6 fba2 	bl	800226c <lwgps_process>
        GpsDataCek();
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f000 f815 	bl	800bb58 <_ZN3GPS10GpsDataCekEv>
        rxIndex_u8 = 0;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2200      	movs	r2, #0
 800bb32:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        rxData_u8 = 0;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    }
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6818      	ldr	r0, [r3, #0]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f203 1339 	addw	r3, r3, #313	@ 0x139
 800bb48:	2201      	movs	r2, #1
 800bb4a:	4619      	mov	r1, r3
 800bb4c:	f7fd fc87 	bl	800945e <HAL_UART_Receive_IT>
}
 800bb50:	bf00      	nop
 800bb52:	3708      	adds	r7, #8
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}

0800bb58 <_ZN3GPS10GpsDataCekEv>:

void GPS::GpsDataCek()
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
	latitude_f32 = gps_.latitude;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800bb66:	4610      	mov	r0, r2
 800bb68:	4619      	mov	r1, r3
 800bb6a:	f7f5 f81f 	bl	8000bac <__aeabi_d2f>
 800bb6e:	4602      	mov	r2, r0
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
	longitude_f32 = gps_.longitude;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800bb7c:	4610      	mov	r0, r2
 800bb7e:	4619      	mov	r1, r3
 800bb80:	f7f5 f814 	bl	8000bac <__aeabi_d2f>
 800bb84:	4602      	mov	r2, r0
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
}
 800bb8c:	bf00      	nop
 800bb8e:	3708      	adds	r7, #8
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}

0800bb94 <_ZN12MadgwickAHRS9updateIMUEfffffff>:
 *      Author: T_rab
 */
#include "Madgwick.h"

void MadgwickAHRS::updateIMU(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b0a2      	sub	sp, #136	@ 0x88
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	61f8      	str	r0, [r7, #28]
 800bb9c:	ed87 0a06 	vstr	s0, [r7, #24]
 800bba0:	edc7 0a05 	vstr	s1, [r7, #20]
 800bba4:	ed87 1a04 	vstr	s2, [r7, #16]
 800bba8:	edc7 1a03 	vstr	s3, [r7, #12]
 800bbac:	ed87 2a02 	vstr	s4, [r7, #8]
 800bbb0:	edc7 2a01 	vstr	s5, [r7, #4]
 800bbb4:	ed87 3a00 	vstr	s6, [r7]
    float recipNorm;
    float s0, s1, s2, s3;
    float qDot1, qDot2, qDot3, qDot4;
    float _2q0 = 2.0f * q0;
 800bbb8:	69fb      	ldr	r3, [r7, #28]
 800bbba:	edd3 7a01 	vldr	s15, [r3, #4]
 800bbbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bbc2:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    float _2q1 = 2.0f * q1;
 800bbc6:	69fb      	ldr	r3, [r7, #28]
 800bbc8:	edd3 7a02 	vldr	s15, [r3, #8]
 800bbcc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bbd0:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    float _2q2 = 2.0f * q2;
 800bbd4:	69fb      	ldr	r3, [r7, #28]
 800bbd6:	edd3 7a03 	vldr	s15, [r3, #12]
 800bbda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bbde:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float _2q3 = 2.0f * q3;
 800bbe2:	69fb      	ldr	r3, [r7, #28]
 800bbe4:	edd3 7a04 	vldr	s15, [r3, #16]
 800bbe8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bbec:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float _4q0 = 4.0f * q0;
 800bbf0:	69fb      	ldr	r3, [r7, #28]
 800bbf2:	edd3 7a01 	vldr	s15, [r3, #4]
 800bbf6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800bbfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bbfe:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float _4q1 = 4.0f * q1;
 800bc02:	69fb      	ldr	r3, [r7, #28]
 800bc04:	edd3 7a02 	vldr	s15, [r3, #8]
 800bc08:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800bc0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc10:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float _4q2 = 4.0f * q2;
 800bc14:	69fb      	ldr	r3, [r7, #28]
 800bc16:	edd3 7a03 	vldr	s15, [r3, #12]
 800bc1a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800bc1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc22:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float _8q1 = 8.0f * q1;
 800bc26:	69fb      	ldr	r3, [r7, #28]
 800bc28:	edd3 7a02 	vldr	s15, [r3, #8]
 800bc2c:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800bc30:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc34:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float _8q2 = 8.0f * q2;
 800bc38:	69fb      	ldr	r3, [r7, #28]
 800bc3a:	edd3 7a03 	vldr	s15, [r3, #12]
 800bc3e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800bc42:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bc46:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float q0q0 = q0 * q0;
 800bc4a:	69fb      	ldr	r3, [r7, #28]
 800bc4c:	ed93 7a01 	vldr	s14, [r3, #4]
 800bc50:	69fb      	ldr	r3, [r7, #28]
 800bc52:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc5a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float q1q1 = q1 * q1;
 800bc5e:	69fb      	ldr	r3, [r7, #28]
 800bc60:	ed93 7a02 	vldr	s14, [r3, #8]
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	edd3 7a02 	vldr	s15, [r3, #8]
 800bc6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc6e:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q2q2 = q2 * q2;
 800bc72:	69fb      	ldr	r3, [r7, #28]
 800bc74:	ed93 7a03 	vldr	s14, [r3, #12]
 800bc78:	69fb      	ldr	r3, [r7, #28]
 800bc7a:	edd3 7a03 	vldr	s15, [r3, #12]
 800bc7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc82:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q3q3 = q3 * q3;
 800bc86:	69fb      	ldr	r3, [r7, #28]
 800bc88:	ed93 7a04 	vldr	s14, [r3, #16]
 800bc8c:	69fb      	ldr	r3, [r7, #28]
 800bc8e:	edd3 7a04 	vldr	s15, [r3, #16]
 800bc92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc96:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Normalizasyon
    recipNorm = 1.0f / sqrtf(ax * ax + ay * ay + az * az);
 800bc9a:	edd7 7a03 	vldr	s15, [r7, #12]
 800bc9e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800bca2:	edd7 7a02 	vldr	s15, [r7, #8]
 800bca6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800bcaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bcae:	edd7 7a01 	vldr	s15, [r7, #4]
 800bcb2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800bcb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bcba:	eeb0 0a67 	vmov.f32	s0, s15
 800bcbe:	f007 f8ad 	bl	8012e1c <sqrtf>
 800bcc2:	eeb0 7a40 	vmov.f32	s14, s0
 800bcc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bcca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bcce:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    ax *= recipNorm;
 800bcd2:	ed97 7a03 	vldr	s14, [r7, #12]
 800bcd6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800bcda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcde:	edc7 7a03 	vstr	s15, [r7, #12]
    ay *= recipNorm;
 800bce2:	ed97 7a02 	vldr	s14, [r7, #8]
 800bce6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800bcea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcee:	edc7 7a02 	vstr	s15, [r7, #8]
    az *= recipNorm;
 800bcf2:	ed97 7a01 	vldr	s14, [r7, #4]
 800bcf6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800bcfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcfe:	edc7 7a01 	vstr	s15, [r7, #4]

    // Gradient hesaplama
    float f1 = 2.0f * (q1 * q3 - q0 * q2) - ax;
 800bd02:	69fb      	ldr	r3, [r7, #28]
 800bd04:	ed93 7a02 	vldr	s14, [r3, #8]
 800bd08:	69fb      	ldr	r3, [r7, #28]
 800bd0a:	edd3 7a04 	vldr	s15, [r3, #16]
 800bd0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd12:	69fb      	ldr	r3, [r7, #28]
 800bd14:	edd3 6a01 	vldr	s13, [r3, #4]
 800bd18:	69fb      	ldr	r3, [r7, #28]
 800bd1a:	edd3 7a03 	vldr	s15, [r3, #12]
 800bd1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd22:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd26:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800bd2a:	edd7 7a03 	vldr	s15, [r7, #12]
 800bd2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd32:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float f2 = 2.0f * (q0 * q1 + q2 * q3) - ay;
 800bd36:	69fb      	ldr	r3, [r7, #28]
 800bd38:	ed93 7a01 	vldr	s14, [r3, #4]
 800bd3c:	69fb      	ldr	r3, [r7, #28]
 800bd3e:	edd3 7a02 	vldr	s15, [r3, #8]
 800bd42:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd46:	69fb      	ldr	r3, [r7, #28]
 800bd48:	edd3 6a03 	vldr	s13, [r3, #12]
 800bd4c:	69fb      	ldr	r3, [r7, #28]
 800bd4e:	edd3 7a04 	vldr	s15, [r3, #16]
 800bd52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd56:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd5a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800bd5e:	edd7 7a02 	vldr	s15, [r7, #8]
 800bd62:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd66:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float f3 = 2.0f * (0.5f - q1q1 - q2q2) - az;
 800bd6a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bd6e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800bd72:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bd76:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800bd7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd7e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800bd82:	edd7 7a01 	vldr	s15, [r7, #4]
 800bd86:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd8a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    s0 = -_2q2 * f1 + _2q1 * f2;
 800bd8e:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800bd92:	eeb1 7a67 	vneg.f32	s14, s15
 800bd96:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800bd9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd9e:	edd7 6a20 	vldr	s13, [r7, #128]	@ 0x80
 800bda2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800bda6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bdae:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    s1 = _2q3 * f1 + _2q0 * f2 - _4q1 * f3;
 800bdb2:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800bdb6:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800bdba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bdbe:	edd7 6a21 	vldr	s13, [r7, #132]	@ 0x84
 800bdc2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800bdc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bdce:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 800bdd2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800bdd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bdde:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    s2 = -_2q0 * f1 + _2q3 * f2 - _4q2 * f3;
 800bde2:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800bde6:	eeb1 7a67 	vneg.f32	s14, s15
 800bdea:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800bdee:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bdf2:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 800bdf6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800bdfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be02:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800be06:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800be0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be12:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    s3 = _2q1 * f1 + _2q2 * f2;
 800be16:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800be1a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800be1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800be22:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 800be26:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800be2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be32:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    recipNorm = 1.0f / sqrtf(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalize step magnitude
 800be36:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800be3a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800be3e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800be42:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800be46:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be4a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800be4e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800be52:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be56:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800be5a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800be5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be62:	eeb0 0a67 	vmov.f32	s0, s15
 800be66:	f006 ffd9 	bl	8012e1c <sqrtf>
 800be6a:	eeb0 7a40 	vmov.f32	s14, s0
 800be6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be76:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    s0 *= recipNorm;
 800be7a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800be7e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800be82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be86:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    s1 *= recipNorm;
 800be8a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800be8e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800be92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be96:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    s2 *= recipNorm;
 800be9a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800be9e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800bea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bea6:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    s3 *= recipNorm;
 800beaa:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800beae:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800beb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800beb6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Quaternion trevleri
    qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz) - beta * s0;
 800beba:	69fb      	ldr	r3, [r7, #28]
 800bebc:	edd3 7a02 	vldr	s15, [r3, #8]
 800bec0:	eeb1 7a67 	vneg.f32	s14, s15
 800bec4:	edd7 7a06 	vldr	s15, [r7, #24]
 800bec8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800becc:	69fb      	ldr	r3, [r7, #28]
 800bece:	edd3 6a03 	vldr	s13, [r3, #12]
 800bed2:	edd7 7a05 	vldr	s15, [r7, #20]
 800bed6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800beda:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bede:	69fb      	ldr	r3, [r7, #28]
 800bee0:	edd3 6a04 	vldr	s13, [r3, #16]
 800bee4:	edd7 7a04 	vldr	s15, [r7, #16]
 800bee8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800beec:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bef0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bef4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bef8:	69fb      	ldr	r3, [r7, #28]
 800befa:	edd3 6a00 	vldr	s13, [r3]
 800befe:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800bf02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf0a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy) - beta * s1;
 800bf0e:	69fb      	ldr	r3, [r7, #28]
 800bf10:	ed93 7a01 	vldr	s14, [r3, #4]
 800bf14:	edd7 7a06 	vldr	s15, [r7, #24]
 800bf18:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf1c:	69fb      	ldr	r3, [r7, #28]
 800bf1e:	edd3 6a03 	vldr	s13, [r3, #12]
 800bf22:	edd7 7a04 	vldr	s15, [r7, #16]
 800bf26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	edd3 6a04 	vldr	s13, [r3, #16]
 800bf34:	edd7 7a05 	vldr	s15, [r7, #20]
 800bf38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf40:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bf44:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bf48:	69fb      	ldr	r3, [r7, #28]
 800bf4a:	edd3 6a00 	vldr	s13, [r3]
 800bf4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800bf52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf56:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf5a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx) - beta * s2;
 800bf5e:	69fb      	ldr	r3, [r7, #28]
 800bf60:	ed93 7a01 	vldr	s14, [r3, #4]
 800bf64:	edd7 7a05 	vldr	s15, [r7, #20]
 800bf68:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf6c:	69fb      	ldr	r3, [r7, #28]
 800bf6e:	edd3 6a02 	vldr	s13, [r3, #8]
 800bf72:	edd7 7a04 	vldr	s15, [r7, #16]
 800bf76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bf7e:	69fb      	ldr	r3, [r7, #28]
 800bf80:	edd3 6a04 	vldr	s13, [r3, #16]
 800bf84:	edd7 7a06 	vldr	s15, [r7, #24]
 800bf88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf90:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bf94:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bf98:	69fb      	ldr	r3, [r7, #28]
 800bf9a:	edd3 6a00 	vldr	s13, [r3]
 800bf9e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800bfa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bfa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bfaa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx) - beta * s3;
 800bfae:	69fb      	ldr	r3, [r7, #28]
 800bfb0:	ed93 7a01 	vldr	s14, [r3, #4]
 800bfb4:	edd7 7a04 	vldr	s15, [r7, #16]
 800bfb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bfbc:	69fb      	ldr	r3, [r7, #28]
 800bfbe:	edd3 6a02 	vldr	s13, [r3, #8]
 800bfc2:	edd7 7a05 	vldr	s15, [r7, #20]
 800bfc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bfca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bfce:	69fb      	ldr	r3, [r7, #28]
 800bfd0:	edd3 6a03 	vldr	s13, [r3, #12]
 800bfd4:	edd7 7a06 	vldr	s15, [r7, #24]
 800bfd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bfdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bfe0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bfe4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bfe8:	69fb      	ldr	r3, [r7, #28]
 800bfea:	edd3 6a00 	vldr	s13, [r3]
 800bfee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800bff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bff6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bffa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Quaternion gncelle
    q0 += qDot1 * dt;
 800bffe:	69fb      	ldr	r3, [r7, #28]
 800c000:	ed93 7a01 	vldr	s14, [r3, #4]
 800c004:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800c008:	edd7 7a00 	vldr	s15, [r7]
 800c00c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c010:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c014:	69fb      	ldr	r3, [r7, #28]
 800c016:	edc3 7a01 	vstr	s15, [r3, #4]
    q1 += qDot2 * dt;
 800c01a:	69fb      	ldr	r3, [r7, #28]
 800c01c:	ed93 7a02 	vldr	s14, [r3, #8]
 800c020:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800c024:	edd7 7a00 	vldr	s15, [r7]
 800c028:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c02c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c030:	69fb      	ldr	r3, [r7, #28]
 800c032:	edc3 7a02 	vstr	s15, [r3, #8]
    q2 += qDot3 * dt;
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	ed93 7a03 	vldr	s14, [r3, #12]
 800c03c:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800c040:	edd7 7a00 	vldr	s15, [r7]
 800c044:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c04c:	69fb      	ldr	r3, [r7, #28]
 800c04e:	edc3 7a03 	vstr	s15, [r3, #12]
    q3 += qDot4 * dt;
 800c052:	69fb      	ldr	r3, [r7, #28]
 800c054:	ed93 7a04 	vldr	s14, [r3, #16]
 800c058:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c05c:	edd7 7a00 	vldr	s15, [r7]
 800c060:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c064:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c068:	69fb      	ldr	r3, [r7, #28]
 800c06a:	edc3 7a04 	vstr	s15, [r3, #16]

    // Normalize quaternion
    recipNorm = 1.0f / sqrtf(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800c06e:	69fb      	ldr	r3, [r7, #28]
 800c070:	ed93 7a01 	vldr	s14, [r3, #4]
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	edd3 7a01 	vldr	s15, [r3, #4]
 800c07a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c07e:	69fb      	ldr	r3, [r7, #28]
 800c080:	edd3 6a02 	vldr	s13, [r3, #8]
 800c084:	69fb      	ldr	r3, [r7, #28]
 800c086:	edd3 7a02 	vldr	s15, [r3, #8]
 800c08a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c08e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	edd3 6a03 	vldr	s13, [r3, #12]
 800c098:	69fb      	ldr	r3, [r7, #28]
 800c09a:	edd3 7a03 	vldr	s15, [r3, #12]
 800c09e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	edd3 6a04 	vldr	s13, [r3, #16]
 800c0ac:	69fb      	ldr	r3, [r7, #28]
 800c0ae:	edd3 7a04 	vldr	s15, [r3, #16]
 800c0b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0ba:	eeb0 0a67 	vmov.f32	s0, s15
 800c0be:	f006 fead 	bl	8012e1c <sqrtf>
 800c0c2:	eeb0 7a40 	vmov.f32	s14, s0
 800c0c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0ce:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    q0 *= recipNorm;
 800c0d2:	69fb      	ldr	r3, [r7, #28]
 800c0d4:	ed93 7a01 	vldr	s14, [r3, #4]
 800c0d8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800c0dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0e0:	69fb      	ldr	r3, [r7, #28]
 800c0e2:	edc3 7a01 	vstr	s15, [r3, #4]
    q1 *= recipNorm;
 800c0e6:	69fb      	ldr	r3, [r7, #28]
 800c0e8:	ed93 7a02 	vldr	s14, [r3, #8]
 800c0ec:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800c0f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0f4:	69fb      	ldr	r3, [r7, #28]
 800c0f6:	edc3 7a02 	vstr	s15, [r3, #8]
    q2 *= recipNorm;
 800c0fa:	69fb      	ldr	r3, [r7, #28]
 800c0fc:	ed93 7a03 	vldr	s14, [r3, #12]
 800c100:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800c104:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c108:	69fb      	ldr	r3, [r7, #28]
 800c10a:	edc3 7a03 	vstr	s15, [r3, #12]
    q3 *= recipNorm;
 800c10e:	69fb      	ldr	r3, [r7, #28]
 800c110:	ed93 7a04 	vldr	s14, [r3, #16]
 800c114:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800c118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c11c:	69fb      	ldr	r3, [r7, #28]
 800c11e:	edc3 7a04 	vstr	s15, [r3, #16]
}
 800c122:	bf00      	nop
 800c124:	3788      	adds	r7, #136	@ 0x88
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}
 800c12a:	0000      	movs	r0, r0
 800c12c:	0000      	movs	r0, r0
	...

0800c130 <_ZN12MadgwickAHRS8getEulerERfS0_S0_>:

void MadgwickAHRS::getEuler(float &pitch, float &roll, float &yaw)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b086      	sub	sp, #24
 800c134:	af00      	add	r7, sp, #0
 800c136:	60f8      	str	r0, [r7, #12]
 800c138:	60b9      	str	r1, [r7, #8]
 800c13a:	607a      	str	r2, [r7, #4]
 800c13c:	603b      	str	r3, [r7, #0]
    // roll (x-axis rotation)
    roll = atan2f(2.0f * (q0 * q1 + q2 * q3), 1.0f - 2.0f * (q1 * q1 + q2 * q2)) * 180.0f / M_PI;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	ed93 7a01 	vldr	s14, [r3, #4]
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	edd3 7a02 	vldr	s15, [r3, #8]
 800c14a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	edd3 6a03 	vldr	s13, [r3, #12]
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	edd3 7a04 	vldr	s15, [r3, #16]
 800c15a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c15e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c162:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	ed93 7a02 	vldr	s14, [r3, #8]
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	edd3 7a02 	vldr	s15, [r3, #8]
 800c172:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	edd3 6a03 	vldr	s13, [r3, #12]
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	edd3 7a03 	vldr	s15, [r3, #12]
 800c182:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c18a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c18e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c192:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c196:	eef0 0a67 	vmov.f32	s1, s15
 800c19a:	eeb0 0a46 	vmov.f32	s0, s12
 800c19e:	f006 fe3b 	bl	8012e18 <atan2f>
 800c1a2:	eef0 7a40 	vmov.f32	s15, s0
 800c1a6:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800c308 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1d8>
 800c1aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c1ae:	ee17 0a90 	vmov	r0, s15
 800c1b2:	f7f4 f9c1 	bl	8000538 <__aeabi_f2d>
 800c1b6:	a352      	add	r3, pc, #328	@ (adr r3, 800c300 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1d0>)
 800c1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1bc:	f7f4 fb3e 	bl	800083c <__aeabi_ddiv>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	4610      	mov	r0, r2
 800c1c6:	4619      	mov	r1, r3
 800c1c8:	f7f4 fcf0 	bl	8000bac <__aeabi_d2f>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	601a      	str	r2, [r3, #0]

    // pitch (y-axis rotation)
    float sinp = 2.0f * (q0 * q2 - q3 * q1);
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	ed93 7a01 	vldr	s14, [r3, #4]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	edd3 7a03 	vldr	s15, [r3, #12]
 800c1de:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	edd3 6a04 	vldr	s13, [r3, #16]
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	edd3 7a02 	vldr	s15, [r3, #8]
 800c1ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c1f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c1fa:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(sinp) >= 1)
 800c1fe:	edd7 7a05 	vldr	s15, [r7, #20]
 800c202:	eef0 7ae7 	vabs.f32	s15, s15
 800c206:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c20a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c20e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c212:	db0b      	blt.n	800c22c <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0xfc>
        pitch = copysignf(90.0f, sinp);
 800c214:	edd7 0a05 	vldr	s1, [r7, #20]
 800c218:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 800c30c <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1dc>
 800c21c:	f006 fe23 	bl	8012e66 <copysignf>
 800c220:	eef0 7a40 	vmov.f32	s15, s0
 800c224:	68bb      	ldr	r3, [r7, #8]
 800c226:	edc3 7a00 	vstr	s15, [r3]
 800c22a:	e01b      	b.n	800c264 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x134>
    else
        pitch = asinf(sinp) * 180.0f / M_PI;
 800c22c:	ed97 0a05 	vldr	s0, [r7, #20]
 800c230:	f006 fdc6 	bl	8012dc0 <asinf>
 800c234:	eef0 7a40 	vmov.f32	s15, s0
 800c238:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800c308 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1d8>
 800c23c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c240:	ee17 0a90 	vmov	r0, s15
 800c244:	f7f4 f978 	bl	8000538 <__aeabi_f2d>
 800c248:	a32d      	add	r3, pc, #180	@ (adr r3, 800c300 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1d0>)
 800c24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24e:	f7f4 faf5 	bl	800083c <__aeabi_ddiv>
 800c252:	4602      	mov	r2, r0
 800c254:	460b      	mov	r3, r1
 800c256:	4610      	mov	r0, r2
 800c258:	4619      	mov	r1, r3
 800c25a:	f7f4 fca7 	bl	8000bac <__aeabi_d2f>
 800c25e:	4602      	mov	r2, r0
 800c260:	68bb      	ldr	r3, [r7, #8]
 800c262:	601a      	str	r2, [r3, #0]

    // yaw (z-axis rotation)
    yaw = atan2f(2.0f * (q0 * q3 + q1 * q2), 1.0f - 2.0f * (q2 * q2 + q3 * q3)) * 180.0f / M_PI;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	ed93 7a01 	vldr	s14, [r3, #4]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	edd3 7a04 	vldr	s15, [r3, #16]
 800c270:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	edd3 6a02 	vldr	s13, [r3, #8]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	edd3 7a03 	vldr	s15, [r3, #12]
 800c280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c284:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c288:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	ed93 7a03 	vldr	s14, [r3, #12]
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	edd3 7a03 	vldr	s15, [r3, #12]
 800c298:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	edd3 6a04 	vldr	s13, [r3, #16]
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	edd3 7a04 	vldr	s15, [r3, #16]
 800c2a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c2ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c2b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c2bc:	eef0 0a67 	vmov.f32	s1, s15
 800c2c0:	eeb0 0a46 	vmov.f32	s0, s12
 800c2c4:	f006 fda8 	bl	8012e18 <atan2f>
 800c2c8:	eef0 7a40 	vmov.f32	s15, s0
 800c2cc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c308 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1d8>
 800c2d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c2d4:	ee17 0a90 	vmov	r0, s15
 800c2d8:	f7f4 f92e 	bl	8000538 <__aeabi_f2d>
 800c2dc:	a308      	add	r3, pc, #32	@ (adr r3, 800c300 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x1d0>)
 800c2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e2:	f7f4 faab 	bl	800083c <__aeabi_ddiv>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4610      	mov	r0, r2
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	f7f4 fc5d 	bl	8000bac <__aeabi_d2f>
 800c2f2:	4602      	mov	r2, r0
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	601a      	str	r2, [r3, #0]
}
 800c2f8:	bf00      	nop
 800c2fa:	3718      	adds	r7, #24
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	54442d18 	.word	0x54442d18
 800c304:	400921fb 	.word	0x400921fb
 800c308:	43340000 	.word	0x43340000
 800c30c:	42b40000 	.word	0x42b40000

0800c310 <_ZN3MAGC1EP17I2C_HandleTypeDef>:

#include "Mag.h"

#define HMC5883L_ADDRESS 0x1E << 1 // I2C adresi

MAG::MAG(I2C_HandleTypeDef *hi2c)
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
{
  this->hi2c = hi2c;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	683a      	ldr	r2, [r7, #0]
 800c31e:	601a      	str	r2, [r3, #0]
  x_s16 = y_s16 = z_s16 = 0;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2200      	movs	r2, #0
 800c324:	811a      	strh	r2, [r3, #8]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	80da      	strh	r2, [r3, #6]
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	809a      	strh	r2, [r3, #4]
  heading_f = headingAcisi_f = 0.0f;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f04f 0200 	mov.w	r2, #0
 800c340:	61da      	str	r2, [r3, #28]
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	69da      	ldr	r2, [r3, #28]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	619a      	str	r2, [r3, #24]
  xOffset_f = yOffset_f =0.0f;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	f04f 0200 	mov.w	r2, #0
 800c350:	611a      	str	r2, [r3, #16]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	691a      	ldr	r2, [r3, #16]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	60da      	str	r2, [r3, #12]
}
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	4618      	mov	r0, r3
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <_ZN3MAG10YapilandirEv>:

void MAG::Yapilandir()
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b088      	sub	sp, #32
 800c36c:	af02      	add	r7, sp, #8
 800c36e:	6078      	str	r0, [r7, #4]
	//Configuration Register A
	uint8_t dataCRA[2] = {HMC5883_REGISTER_MAG_CRA_REG_M, 0x70}; // 8 ortalama, 15 Hz, normal lm
 800c370:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800c374:	82bb      	strh	r3, [r7, #20]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRA, 2, 100);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6818      	ldr	r0, [r3, #0]
 800c37a:	f107 0214 	add.w	r2, r7, #20
 800c37e:	2364      	movs	r3, #100	@ 0x64
 800c380:	9300      	str	r3, [sp, #0]
 800c382:	2302      	movs	r3, #2
 800c384:	213c      	movs	r1, #60	@ 0x3c
 800c386:	f7f9 fe5f 	bl	8006048 <HAL_I2C_Master_Transmit>

	// Configuration Register B
	uint8_t dataCRB[2] = {HMC5883_REGISTER_MAG_CRB_REG_M, HMC5883_MAGGAIN_1_3}; // Kazan = +/- 1.3
 800c38a:	f242 0301 	movw	r3, #8193	@ 0x2001
 800c38e:	823b      	strh	r3, [r7, #16]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRB, 2, 100);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6818      	ldr	r0, [r3, #0]
 800c394:	f107 0210 	add.w	r2, r7, #16
 800c398:	2364      	movs	r3, #100	@ 0x64
 800c39a:	9300      	str	r3, [sp, #0]
 800c39c:	2302      	movs	r3, #2
 800c39e:	213c      	movs	r1, #60	@ 0x3c
 800c3a0:	f7f9 fe52 	bl	8006048 <HAL_I2C_Master_Transmit>

	// Mode Register
	uint8_t dataMR[2] = {HMC5883_REGISTER_MAG_MR_REG_M, 0x00}; // Srekli lm modu
 800c3a4:	2302      	movs	r3, #2
 800c3a6:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataMR, 2, 100);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6818      	ldr	r0, [r3, #0]
 800c3ac:	f107 020c 	add.w	r2, r7, #12
 800c3b0:	2364      	movs	r3, #100	@ 0x64
 800c3b2:	9300      	str	r3, [sp, #0]
 800c3b4:	2302      	movs	r3, #2
 800c3b6:	213c      	movs	r1, #60	@ 0x3c
 800c3b8:	f7f9 fe46 	bl	8006048 <HAL_I2C_Master_Transmit>
}
 800c3bc:	bf00      	nop
 800c3be:	3718      	adds	r7, #24
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}

0800c3c4 <_ZN3MAG10MagDataOkuEPsS0_S0_>:

void MAG::MagDataOku(int16_t *x_s16, int16_t *y_s16, int16_t *z_s16)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b08a      	sub	sp, #40	@ 0x28
 800c3c8:	af04      	add	r7, sp, #16
 800c3ca:	60f8      	str	r0, [r7, #12]
 800c3cc:	60b9      	str	r1, [r7, #8]
 800c3ce:	607a      	str	r2, [r7, #4]
 800c3d0:	603b      	str	r3, [r7, #0]
  uint8_t buffer[6];
  HAL_I2C_Mem_Read(hi2c, HMC5883L_ADDRESS, HMC5883_REGISTER_MAG_OUT_X_H_M, 1, buffer, 6, 100);
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	6818      	ldr	r0, [r3, #0]
 800c3d6:	2364      	movs	r3, #100	@ 0x64
 800c3d8:	9302      	str	r3, [sp, #8]
 800c3da:	2306      	movs	r3, #6
 800c3dc:	9301      	str	r3, [sp, #4]
 800c3de:	f107 0310 	add.w	r3, r7, #16
 800c3e2:	9300      	str	r3, [sp, #0]
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	2203      	movs	r2, #3
 800c3e8:	213c      	movs	r1, #60	@ 0x3c
 800c3ea:	f7fa fa57 	bl	800689c <HAL_I2C_Mem_Read>

  *x_s16 = (int16_t)((buffer[0] << 8) | buffer[1]);
 800c3ee:	7c3b      	ldrb	r3, [r7, #16]
 800c3f0:	b21b      	sxth	r3, r3
 800c3f2:	021b      	lsls	r3, r3, #8
 800c3f4:	b21a      	sxth	r2, r3
 800c3f6:	7c7b      	ldrb	r3, [r7, #17]
 800c3f8:	b21b      	sxth	r3, r3
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	b21a      	sxth	r2, r3
 800c3fe:	68bb      	ldr	r3, [r7, #8]
 800c400:	801a      	strh	r2, [r3, #0]
  *z_s16 = (int16_t)((buffer[2] << 8) | buffer[3]);
 800c402:	7cbb      	ldrb	r3, [r7, #18]
 800c404:	b21b      	sxth	r3, r3
 800c406:	021b      	lsls	r3, r3, #8
 800c408:	b21a      	sxth	r2, r3
 800c40a:	7cfb      	ldrb	r3, [r7, #19]
 800c40c:	b21b      	sxth	r3, r3
 800c40e:	4313      	orrs	r3, r2
 800c410:	b21a      	sxth	r2, r3
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	801a      	strh	r2, [r3, #0]
  *y_s16 = (int16_t)((buffer[4] << 8) | buffer[5]);
 800c416:	7d3b      	ldrb	r3, [r7, #20]
 800c418:	b21b      	sxth	r3, r3
 800c41a:	021b      	lsls	r3, r3, #8
 800c41c:	b21a      	sxth	r2, r3
 800c41e:	7d7b      	ldrb	r3, [r7, #21]
 800c420:	b21b      	sxth	r3, r3
 800c422:	4313      	orrs	r3, r2
 800c424:	b21a      	sxth	r2, r3
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	801a      	strh	r2, [r3, #0]
}
 800c42a:	bf00      	nop
 800c42c:	3718      	adds	r7, #24
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}

0800c432 <_ZN3MAG13XveYKalibreEtEv>:
void MAG::XveYKalibreEt()
{
 800c432:	b580      	push	{r7, lr}
 800c434:	b088      	sub	sp, #32
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]

    int16_t xEksen_s16, yEksen_s16,zEksen_s16;
    int16_t xMin = 3200, yMin = 3200;
 800c43a:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 800c43e:	83fb      	strh	r3, [r7, #30]
 800c440:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 800c444:	83bb      	strh	r3, [r7, #28]
    int16_t xMax = -3200, yMax = -3200;
 800c446:	f24f 3380 	movw	r3, #62336	@ 0xf380
 800c44a:	837b      	strh	r3, [r7, #26]
 800c44c:	f24f 3380 	movw	r3, #62336	@ 0xf380
 800c450:	833b      	strh	r3, [r7, #24]

    for (int i = 0; i < 2000; i++)
 800c452:	2300      	movs	r3, #0
 800c454:	617b      	str	r3, [r7, #20]
 800c456:	e03b      	b.n	800c4d0 <_ZN3MAG13XveYKalibreEtEv+0x9e>
    {
    	uint32_t startTick = HAL_GetTick();
 800c458:	f7f6 fcb4 	bl	8002dc4 <HAL_GetTick>
 800c45c:	6138      	str	r0, [r7, #16]
        MagDataOku(&xEksen_s16, &yEksen_s16, &zEksen_s16);
 800c45e:	f107 030a 	add.w	r3, r7, #10
 800c462:	f107 020c 	add.w	r2, r7, #12
 800c466:	f107 010e 	add.w	r1, r7, #14
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f7ff ffaa 	bl	800c3c4 <_ZN3MAG10MagDataOkuEPsS0_S0_>

        if (xEksen_s16 < xMin) xMin = xEksen_s16;
 800c470:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c474:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800c478:	429a      	cmp	r2, r3
 800c47a:	dd01      	ble.n	800c480 <_ZN3MAG13XveYKalibreEtEv+0x4e>
 800c47c:	89fb      	ldrh	r3, [r7, #14]
 800c47e:	83fb      	strh	r3, [r7, #30]
        if (xEksen_s16 > xMax) xMax = xEksen_s16;
 800c480:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c484:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800c488:	429a      	cmp	r2, r3
 800c48a:	da01      	bge.n	800c490 <_ZN3MAG13XveYKalibreEtEv+0x5e>
 800c48c:	89fb      	ldrh	r3, [r7, #14]
 800c48e:	837b      	strh	r3, [r7, #26]
        if (yEksen_s16 < yMin) yMin = yEksen_s16;
 800c490:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c494:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800c498:	429a      	cmp	r2, r3
 800c49a:	dd01      	ble.n	800c4a0 <_ZN3MAG13XveYKalibreEtEv+0x6e>
 800c49c:	89bb      	ldrh	r3, [r7, #12]
 800c49e:	83bb      	strh	r3, [r7, #28]
        if (yEksen_s16 > yMax) yMax = yEksen_s16;
 800c4a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c4a4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	da01      	bge.n	800c4b0 <_ZN3MAG13XveYKalibreEtEv+0x7e>
 800c4ac:	89bb      	ldrh	r3, [r7, #12]
 800c4ae:	833b      	strh	r3, [r7, #24]
        while ((HAL_GetTick() - startTick) < 5) {}
 800c4b0:	bf00      	nop
 800c4b2:	f7f6 fc87 	bl	8002dc4 <HAL_GetTick>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	1ad3      	subs	r3, r2, r3
 800c4bc:	2b04      	cmp	r3, #4
 800c4be:	bf94      	ite	ls
 800c4c0:	2301      	movls	r3, #1
 800c4c2:	2300      	movhi	r3, #0
 800c4c4:	b2db      	uxtb	r3, r3
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d1f3      	bne.n	800c4b2 <_ZN3MAG13XveYKalibreEtEv+0x80>
    for (int i = 0; i < 2000; i++)
 800c4ca:	697b      	ldr	r3, [r7, #20]
 800c4cc:	3301      	adds	r3, #1
 800c4ce:	617b      	str	r3, [r7, #20]
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c4d6:	dbbf      	blt.n	800c458 <_ZN3MAG13XveYKalibreEtEv+0x26>
    }

    xOffset_f = (xMax + xMin) / 2;
 800c4d8:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800c4dc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	0fda      	lsrs	r2, r3, #31
 800c4e4:	4413      	add	r3, r2
 800c4e6:	105b      	asrs	r3, r3, #1
 800c4e8:	ee07 3a90 	vmov	s15, r3
 800c4ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	edc3 7a03 	vstr	s15, [r3, #12]
    yOffset_f = (yMax + yMin) / 2;
 800c4f6:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800c4fa:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800c4fe:	4413      	add	r3, r2
 800c500:	0fda      	lsrs	r2, r3, #31
 800c502:	4413      	add	r3, r2
 800c504:	105b      	asrs	r3, r3, #1
 800c506:	ee07 3a90 	vmov	s15, r3
 800c50a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	edc3 7a04 	vstr	s15, [r3, #16]
}
 800c514:	bf00      	nop
 800c516:	3720      	adds	r7, #32
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	0000      	movs	r0, r0
	...

0800c520 <_ZN3MAG14HeadingOlusturEff>:
    }

    zOffset_f = (zMax + zMin) / 2;
}*/
float* MAG::HeadingOlustur(float pitch, float roll)
{
 800c520:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c524:	b08c      	sub	sp, #48	@ 0x30
 800c526:	af00      	add	r7, sp, #0
 800c528:	60f8      	str	r0, [r7, #12]
 800c52a:	ed87 0a02 	vstr	s0, [r7, #8]
 800c52e:	edc7 0a01 	vstr	s1, [r7, #4]
    float kalibreliX_f, kalibreliY_f, kalibreliZ_f;
    float phi, theta;

    // Manyetometre verilerini oku
    MagDataOku(&x_s16, &y_s16, &z_s16);
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	1d19      	adds	r1, r3, #4
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	1d9a      	adds	r2, r3, #6
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	3308      	adds	r3, #8
 800c53e:	68f8      	ldr	r0, [r7, #12]
 800c540:	f7ff ff40 	bl	800c3c4 <_ZN3MAG10MagDataOkuEPsS0_S0_>

    // Kalibrasyon offsetlerini kar
    kalibreliX_f = x_s16 - xOffset_f;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800c54a:	ee07 3a90 	vmov	s15, r3
 800c54e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	edd3 7a03 	vldr	s15, [r3, #12]
 800c558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c55c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    kalibreliY_f = y_s16 - yOffset_f;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800c566:	ee07 3a90 	vmov	s15, r3
 800c56a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	edd3 7a04 	vldr	s15, [r3, #16]
 800c574:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c578:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    kalibreliZ_f = z_s16;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c582:	ee07 3a90 	vmov	s15, r3
 800c586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c58a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Derece cinsinden olan pitch ve roll alarn radyana evir
    phi = pitch * (M_PI / 180.0f);   // pitch = X ekseni etrafnda dnme
 800c58e:	68b8      	ldr	r0, [r7, #8]
 800c590:	f7f3 ffd2 	bl	8000538 <__aeabi_f2d>
 800c594:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c820 <_ZN3MAG14HeadingOlusturEff+0x300>)
 800c596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59a:	f7f4 f825 	bl	80005e8 <__aeabi_dmul>
 800c59e:	4602      	mov	r2, r0
 800c5a0:	460b      	mov	r3, r1
 800c5a2:	4610      	mov	r0, r2
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	f7f4 fb01 	bl	8000bac <__aeabi_d2f>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	623b      	str	r3, [r7, #32]
    theta = roll * (M_PI / 180.0f);  // roll = Y ekseni etrafnda dnme
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f7f3 ffc2 	bl	8000538 <__aeabi_f2d>
 800c5b4:	a39a      	add	r3, pc, #616	@ (adr r3, 800c820 <_ZN3MAG14HeadingOlusturEff+0x300>)
 800c5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ba:	f7f4 f815 	bl	80005e8 <__aeabi_dmul>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	4610      	mov	r0, r2
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	f7f4 faf1 	bl	8000bac <__aeabi_d2f>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	61fb      	str	r3, [r7, #28]

    // Tilt kompanzasyon formlleri
    float Xh = kalibreliX_f * cos(phi) + kalibreliZ_f * sin(phi);
 800c5ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c5d0:	f7f3 ffb2 	bl	8000538 <__aeabi_f2d>
 800c5d4:	4604      	mov	r4, r0
 800c5d6:	460d      	mov	r5, r1
 800c5d8:	6a38      	ldr	r0, [r7, #32]
 800c5da:	f7f3 ffad 	bl	8000538 <__aeabi_f2d>
 800c5de:	4602      	mov	r2, r0
 800c5e0:	460b      	mov	r3, r1
 800c5e2:	ec43 2b10 	vmov	d0, r2, r3
 800c5e6:	f006 fb43 	bl	8012c70 <cos>
 800c5ea:	ec53 2b10 	vmov	r2, r3, d0
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	4629      	mov	r1, r5
 800c5f2:	f7f3 fff9 	bl	80005e8 <__aeabi_dmul>
 800c5f6:	4602      	mov	r2, r0
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	4690      	mov	r8, r2
 800c5fc:	4699      	mov	r9, r3
 800c5fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c600:	f7f3 ff9a 	bl	8000538 <__aeabi_f2d>
 800c604:	4604      	mov	r4, r0
 800c606:	460d      	mov	r5, r1
 800c608:	6a38      	ldr	r0, [r7, #32]
 800c60a:	f7f3 ff95 	bl	8000538 <__aeabi_f2d>
 800c60e:	4602      	mov	r2, r0
 800c610:	460b      	mov	r3, r1
 800c612:	ec43 2b10 	vmov	d0, r2, r3
 800c616:	f006 fb7f 	bl	8012d18 <sin>
 800c61a:	ec53 2b10 	vmov	r2, r3, d0
 800c61e:	4620      	mov	r0, r4
 800c620:	4629      	mov	r1, r5
 800c622:	f7f3 ffe1 	bl	80005e8 <__aeabi_dmul>
 800c626:	4602      	mov	r2, r0
 800c628:	460b      	mov	r3, r1
 800c62a:	4640      	mov	r0, r8
 800c62c:	4649      	mov	r1, r9
 800c62e:	f7f3 fe25 	bl	800027c <__adddf3>
 800c632:	4602      	mov	r2, r0
 800c634:	460b      	mov	r3, r1
 800c636:	4610      	mov	r0, r2
 800c638:	4619      	mov	r1, r3
 800c63a:	f7f4 fab7 	bl	8000bac <__aeabi_d2f>
 800c63e:	4603      	mov	r3, r0
 800c640:	61bb      	str	r3, [r7, #24]
    float Yh = kalibreliX_f * sin(theta) * sin(phi) + kalibreliY_f * cos(theta) - kalibreliZ_f * sin(theta) * cos(phi);
 800c642:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c644:	f7f3 ff78 	bl	8000538 <__aeabi_f2d>
 800c648:	4604      	mov	r4, r0
 800c64a:	460d      	mov	r5, r1
 800c64c:	69f8      	ldr	r0, [r7, #28]
 800c64e:	f7f3 ff73 	bl	8000538 <__aeabi_f2d>
 800c652:	4602      	mov	r2, r0
 800c654:	460b      	mov	r3, r1
 800c656:	ec43 2b10 	vmov	d0, r2, r3
 800c65a:	f006 fb5d 	bl	8012d18 <sin>
 800c65e:	ec53 2b10 	vmov	r2, r3, d0
 800c662:	4620      	mov	r0, r4
 800c664:	4629      	mov	r1, r5
 800c666:	f7f3 ffbf 	bl	80005e8 <__aeabi_dmul>
 800c66a:	4602      	mov	r2, r0
 800c66c:	460b      	mov	r3, r1
 800c66e:	4614      	mov	r4, r2
 800c670:	461d      	mov	r5, r3
 800c672:	6a38      	ldr	r0, [r7, #32]
 800c674:	f7f3 ff60 	bl	8000538 <__aeabi_f2d>
 800c678:	4602      	mov	r2, r0
 800c67a:	460b      	mov	r3, r1
 800c67c:	ec43 2b10 	vmov	d0, r2, r3
 800c680:	f006 fb4a 	bl	8012d18 <sin>
 800c684:	ec53 2b10 	vmov	r2, r3, d0
 800c688:	4620      	mov	r0, r4
 800c68a:	4629      	mov	r1, r5
 800c68c:	f7f3 ffac 	bl	80005e8 <__aeabi_dmul>
 800c690:	4602      	mov	r2, r0
 800c692:	460b      	mov	r3, r1
 800c694:	4690      	mov	r8, r2
 800c696:	4699      	mov	r9, r3
 800c698:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c69a:	f7f3 ff4d 	bl	8000538 <__aeabi_f2d>
 800c69e:	4604      	mov	r4, r0
 800c6a0:	460d      	mov	r5, r1
 800c6a2:	69f8      	ldr	r0, [r7, #28]
 800c6a4:	f7f3 ff48 	bl	8000538 <__aeabi_f2d>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	460b      	mov	r3, r1
 800c6ac:	ec43 2b10 	vmov	d0, r2, r3
 800c6b0:	f006 fade 	bl	8012c70 <cos>
 800c6b4:	ec53 2b10 	vmov	r2, r3, d0
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	4629      	mov	r1, r5
 800c6bc:	f7f3 ff94 	bl	80005e8 <__aeabi_dmul>
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	460b      	mov	r3, r1
 800c6c4:	4640      	mov	r0, r8
 800c6c6:	4649      	mov	r1, r9
 800c6c8:	f7f3 fdd8 	bl	800027c <__adddf3>
 800c6cc:	4602      	mov	r2, r0
 800c6ce:	460b      	mov	r3, r1
 800c6d0:	4690      	mov	r8, r2
 800c6d2:	4699      	mov	r9, r3
 800c6d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c6d6:	f7f3 ff2f 	bl	8000538 <__aeabi_f2d>
 800c6da:	4604      	mov	r4, r0
 800c6dc:	460d      	mov	r5, r1
 800c6de:	69f8      	ldr	r0, [r7, #28]
 800c6e0:	f7f3 ff2a 	bl	8000538 <__aeabi_f2d>
 800c6e4:	4602      	mov	r2, r0
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	ec43 2b10 	vmov	d0, r2, r3
 800c6ec:	f006 fb14 	bl	8012d18 <sin>
 800c6f0:	ec53 2b10 	vmov	r2, r3, d0
 800c6f4:	4620      	mov	r0, r4
 800c6f6:	4629      	mov	r1, r5
 800c6f8:	f7f3 ff76 	bl	80005e8 <__aeabi_dmul>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	460b      	mov	r3, r1
 800c700:	4614      	mov	r4, r2
 800c702:	461d      	mov	r5, r3
 800c704:	6a38      	ldr	r0, [r7, #32]
 800c706:	f7f3 ff17 	bl	8000538 <__aeabi_f2d>
 800c70a:	4602      	mov	r2, r0
 800c70c:	460b      	mov	r3, r1
 800c70e:	ec43 2b10 	vmov	d0, r2, r3
 800c712:	f006 faad 	bl	8012c70 <cos>
 800c716:	ec53 2b10 	vmov	r2, r3, d0
 800c71a:	4620      	mov	r0, r4
 800c71c:	4629      	mov	r1, r5
 800c71e:	f7f3 ff63 	bl	80005e8 <__aeabi_dmul>
 800c722:	4602      	mov	r2, r0
 800c724:	460b      	mov	r3, r1
 800c726:	4640      	mov	r0, r8
 800c728:	4649      	mov	r1, r9
 800c72a:	f7f3 fda5 	bl	8000278 <__aeabi_dsub>
 800c72e:	4602      	mov	r2, r0
 800c730:	460b      	mov	r3, r1
 800c732:	4610      	mov	r0, r2
 800c734:	4619      	mov	r1, r3
 800c736:	f7f4 fa39 	bl	8000bac <__aeabi_d2f>
 800c73a:	4603      	mov	r3, r0
 800c73c:	617b      	str	r3, [r7, #20]

    // Balk (heading) as hesapla
    heading_f = atan2(Yh, Xh);
 800c73e:	6978      	ldr	r0, [r7, #20]
 800c740:	f7f3 fefa 	bl	8000538 <__aeabi_f2d>
 800c744:	4604      	mov	r4, r0
 800c746:	460d      	mov	r5, r1
 800c748:	69b8      	ldr	r0, [r7, #24]
 800c74a:	f7f3 fef5 	bl	8000538 <__aeabi_f2d>
 800c74e:	4602      	mov	r2, r0
 800c750:	460b      	mov	r3, r1
 800c752:	ec43 2b11 	vmov	d1, r2, r3
 800c756:	ec45 4b10 	vmov	d0, r4, r5
 800c75a:	f006 fa87 	bl	8012c6c <atan2>
 800c75e:	ec53 2b10 	vmov	r2, r3, d0
 800c762:	4610      	mov	r0, r2
 800c764:	4619      	mov	r1, r3
 800c766:	f7f4 fa21 	bl	8000bac <__aeabi_d2f>
 800c76a:	4602      	mov	r2, r0
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	619a      	str	r2, [r3, #24]

    if (heading_f < 0)
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	edd3 7a06 	vldr	s15, [r3, #24]
 800c776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c77a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c77e:	d512      	bpl.n	800c7a6 <_ZN3MAG14HeadingOlusturEff+0x286>
        heading_f += 2 * M_PI;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	699b      	ldr	r3, [r3, #24]
 800c784:	4618      	mov	r0, r3
 800c786:	f7f3 fed7 	bl	8000538 <__aeabi_f2d>
 800c78a:	a327      	add	r3, pc, #156	@ (adr r3, 800c828 <_ZN3MAG14HeadingOlusturEff+0x308>)
 800c78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c790:	f7f3 fd74 	bl	800027c <__adddf3>
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	4610      	mov	r0, r2
 800c79a:	4619      	mov	r1, r3
 800c79c:	f7f4 fa06 	bl	8000bac <__aeabi_d2f>
 800c7a0:	4602      	mov	r2, r0
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	619a      	str	r2, [r3, #24]
    if (heading_f > 2 * M_PI)
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	699b      	ldr	r3, [r3, #24]
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f7f3 fec4 	bl	8000538 <__aeabi_f2d>
 800c7b0:	a31d      	add	r3, pc, #116	@ (adr r3, 800c828 <_ZN3MAG14HeadingOlusturEff+0x308>)
 800c7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b6:	f7f4 f9a7 	bl	8000b08 <__aeabi_dcmpgt>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d012      	beq.n	800c7e6 <_ZN3MAG14HeadingOlusturEff+0x2c6>
        heading_f -= 2 * M_PI;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	699b      	ldr	r3, [r3, #24]
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f7f3 feb7 	bl	8000538 <__aeabi_f2d>
 800c7ca:	a317      	add	r3, pc, #92	@ (adr r3, 800c828 <_ZN3MAG14HeadingOlusturEff+0x308>)
 800c7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d0:	f7f3 fd52 	bl	8000278 <__aeabi_dsub>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	460b      	mov	r3, r1
 800c7d8:	4610      	mov	r0, r2
 800c7da:	4619      	mov	r1, r3
 800c7dc:	f7f4 f9e6 	bl	8000bac <__aeabi_d2f>
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	619a      	str	r2, [r3, #24]

    headingAcisi_f = heading_f * (180.0f / M_PI);  // derece cinsinden
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	699b      	ldr	r3, [r3, #24]
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7f3 fea4 	bl	8000538 <__aeabi_f2d>
 800c7f0:	a30f      	add	r3, pc, #60	@ (adr r3, 800c830 <_ZN3MAG14HeadingOlusturEff+0x310>)
 800c7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f6:	f7f3 fef7 	bl	80005e8 <__aeabi_dmul>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	4610      	mov	r0, r2
 800c800:	4619      	mov	r1, r3
 800c802:	f7f4 f9d3 	bl	8000bac <__aeabi_d2f>
 800c806:	4602      	mov	r2, r0
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	61da      	str	r2, [r3, #28]

    return &headingAcisi_f;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	331c      	adds	r3, #28
}
 800c810:	4618      	mov	r0, r3
 800c812:	3730      	adds	r7, #48	@ 0x30
 800c814:	46bd      	mov	sp, r7
 800c816:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c81a:	bf00      	nop
 800c81c:	f3af 8000 	nop.w
 800c820:	a2529d39 	.word	0xa2529d39
 800c824:	3f91df46 	.word	0x3f91df46
 800c828:	54442d18 	.word	0x54442d18
 800c82c:	401921fb 	.word	0x401921fb
 800c830:	1a63c1f8 	.word	0x1a63c1f8
 800c834:	404ca5dc 	.word	0x404ca5dc

0800c838 <_ZN12MadgwickAHRSC1Ef>:
private:
    float beta;          // algoritma sabiti (grlt seviyesine bal)


public:
    MadgwickAHRS(float beta = 0.2f) : beta(beta), q0(1.0f), q1(0.0f), q2(0.0f), q3(0.0f) {}
 800c838:	b480      	push	{r7}
 800c83a:	b083      	sub	sp, #12
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	ed87 0a00 	vstr	s0, [r7]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	683a      	ldr	r2, [r7, #0]
 800c848:	601a      	str	r2, [r3, #0]
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800c850:	605a      	str	r2, [r3, #4]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f04f 0200 	mov.w	r2, #0
 800c858:	609a      	str	r2, [r3, #8]
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f04f 0200 	mov.w	r2, #0
 800c860:	60da      	str	r2, [r3, #12]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f04f 0200 	mov.w	r2, #0
 800c868:	611a      	str	r2, [r3, #16]
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	4618      	mov	r0, r3
 800c86e:	370c      	adds	r7, #12
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <_ZN3IMUC1EP17I2C_HandleTypeDef>:
#define MPU6500_ADDRESS 0x68<< 1
#define WHO_AM_I 0x75
#define RESET_BIT 0x80
#define EARTH_RADIUS 6378137.0 // Dnya yarap (metre)

IMU::IMU(I2C_HandleTypeDef *hi2c)
 800c878:	b580      	push	{r7, lr}
 800c87a:	b082      	sub	sp, #8
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	6039      	str	r1, [r7, #0]
//	  kalmanax(0.05, 0.5, 10),
//	  kalmanay(0.05, 0.5, 10),
//	  kalmangx(0.05, 0.5, 10),
//	  kalmangy(0.05, 0.5, 10),
	  hizX(0.0f), hizY(0.0f),
	  enlem_f(0.0f), boylam_f(0.0f){}
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800c8dc <_ZN3IMUC1EP17I2C_HandleTypeDef+0x64>
 800c888:	4618      	mov	r0, r3
 800c88a:	f7ff ffd5 	bl	800c838 <_ZN12MadgwickAHRSC1Ef>
	  hizX(0.0f), hizY(0.0f),
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f04f 0200 	mov.w	r2, #0
 800c894:	615a      	str	r2, [r3, #20]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	f04f 0200 	mov.w	r2, #0
 800c89c:	619a      	str	r2, [r3, #24]
    : hi2c(hi2c),
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	683a      	ldr	r2, [r7, #0]
 800c8a2:	631a      	str	r2, [r3, #48]	@ 0x30
	  enlem_f(0.0f), boylam_f(0.0f){}
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f04f 0200 	mov.w	r2, #0
 800c8aa:	651a      	str	r2, [r3, #80]	@ 0x50
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f04f 0200 	mov.w	r2, #0
 800c8b2:	655a      	str	r2, [r3, #84]	@ 0x54
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f04f 0200 	mov.w	r2, #0
 800c8ba:	659a      	str	r2, [r3, #88]	@ 0x58
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f04f 0200 	mov.w	r2, #0
 800c8c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f04f 0200 	mov.w	r2, #0
 800c8cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	3708      	adds	r7, #8
 800c8d6:	46bd      	mov	sp, r7
 800c8d8:	bd80      	pop	{r7, pc}
 800c8da:	bf00      	nop
 800c8dc:	3e4ccccd 	.word	0x3e4ccccd

0800c8e0 <_ZN3IMU10YapilandirEv>:


void IMU::Yapilandir()
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b088      	sub	sp, #32
 800c8e4:	af04      	add	r7, sp, #16
 800c8e6:	6078      	str	r0, [r7, #4]
	uint8_t kontrol_u8;

	HAL_I2C_Mem_Read(hi2c, MPU6500_ADDRESS , WHO_AM_I, 1, &kontrol_u8, 1, 1000);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c8ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c8f0:	9302      	str	r3, [sp, #8]
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	9301      	str	r3, [sp, #4]
 800c8f6:	f107 030f 	add.w	r3, r7, #15
 800c8fa:	9300      	str	r3, [sp, #0]
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	2275      	movs	r2, #117	@ 0x75
 800c900:	21d0      	movs	r1, #208	@ 0xd0
 800c902:	f7f9 ffcb 	bl	800689c <HAL_I2C_Mem_Read>
	if (kontrol_u8 == 0x70)
 800c906:	7bfb      	ldrb	r3, [r7, #15]
 800c908:	2b70      	cmp	r3, #112	@ 0x70
 800c90a:	d14b      	bne.n	800c9a4 <_ZN3IMU10YapilandirEv+0xc4>
	{
		data_u8 = 0x00;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2200      	movs	r2, #0
 800c910:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 1000);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	3334      	adds	r3, #52	@ 0x34
 800c91c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c920:	9202      	str	r2, [sp, #8]
 800c922:	2201      	movs	r2, #1
 800c924:	9201      	str	r2, [sp, #4]
 800c926:	9300      	str	r3, [sp, #0]
 800c928:	2301      	movs	r3, #1
 800c92a:	226b      	movs	r2, #107	@ 0x6b
 800c92c:	21d0      	movs	r1, #208	@ 0xd0
 800c92e:	f7f9 febb 	bl	80066a8 <HAL_I2C_Mem_Write>
		// SMPLRT_DIV register
		data_u8 = 0x07;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2207      	movs	r2, #7
 800c936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS ,SMPLRT_DIV_REG, 1, &data_u8, 1, 1000);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	3334      	adds	r3, #52	@ 0x34
 800c942:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c946:	9202      	str	r2, [sp, #8]
 800c948:	2201      	movs	r2, #1
 800c94a:	9201      	str	r2, [sp, #4]
 800c94c:	9300      	str	r3, [sp, #0]
 800c94e:	2301      	movs	r3, #1
 800c950:	2219      	movs	r2, #25
 800c952:	21d0      	movs	r1, #208	@ 0xd0
 800c954:	f7f9 fea8 	bl	80066a8 <HAL_I2C_Mem_Write>
		//  ACCEL_CONFIG Register 2g(00),4g(01),8g(10),16g(11) 4:3
		data_u8 = 0x00;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS, ACC_CNFG_REG, 1, &data_u8, 1, 1000);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	3334      	adds	r3, #52	@ 0x34
 800c968:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c96c:	9202      	str	r2, [sp, #8]
 800c96e:	2201      	movs	r2, #1
 800c970:	9201      	str	r2, [sp, #4]
 800c972:	9300      	str	r3, [sp, #0]
 800c974:	2301      	movs	r3, #1
 800c976:	221c      	movs	r2, #28
 800c978:	21d0      	movs	r1, #208	@ 0xd0
 800c97a:	f7f9 fe95 	bl	80066a8 <HAL_I2C_Mem_Write>
		//  GYRO_CONFIG Register +250dps(00),+500dps(01),+1000dps(10),+2000dps(11) 4:3
		data_u8 = 0x00;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2200      	movs	r2, #0
 800c982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , GYRO_CNFG_REG, 1, &data_u8, 1, 1000);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	3334      	adds	r3, #52	@ 0x34
 800c98e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c992:	9202      	str	r2, [sp, #8]
 800c994:	2201      	movs	r2, #1
 800c996:	9201      	str	r2, [sp, #4]
 800c998:	9300      	str	r3, [sp, #0]
 800c99a:	2301      	movs	r3, #1
 800c99c:	221b      	movs	r2, #27
 800c99e:	21d0      	movs	r1, #208	@ 0xd0
 800c9a0:	f7f9 fe82 	bl	80066a8 <HAL_I2C_Mem_Write>
	}
}
 800c9a4:	bf00      	nop
 800c9a6:	3710      	adds	r7, #16
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}

0800c9ac <_ZN3IMU6accOkuEv>:

void IMU::accOku()
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b086      	sub	sp, #24
 800c9b0:	af02      	add	r7, sp, #8
 800c9b2:	6078      	str	r0, [r7, #4]
	uint8_t accBuffer[6];

	accBuffer[0] = 0x3B;
 800c9b4:	233b      	movs	r3, #59	@ 0x3b
 800c9b6:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, accBuffer, 1, 10);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c9bc:	f107 0208 	add.w	r2, r7, #8
 800c9c0:	230a      	movs	r3, #10
 800c9c2:	9300      	str	r3, [sp, #0]
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	21d0      	movs	r1, #208	@ 0xd0
 800c9c8:	f7f9 fb3e 	bl	8006048 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, accBuffer, 6, 10);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c9d0:	f107 0208 	add.w	r2, r7, #8
 800c9d4:	230a      	movs	r3, #10
 800c9d6:	9300      	str	r3, [sp, #0]
 800c9d8:	2306      	movs	r3, #6
 800c9da:	21d0      	movs	r1, #208	@ 0xd0
 800c9dc:	f7f9 fc32 	bl	8006244 <HAL_I2C_Master_Receive>
	accEksen[0] = (accBuffer[0] << 8 | accBuffer[1]);
 800c9e0:	7a3b      	ldrb	r3, [r7, #8]
 800c9e2:	b21b      	sxth	r3, r3
 800c9e4:	021b      	lsls	r3, r3, #8
 800c9e6:	b21a      	sxth	r2, r3
 800c9e8:	7a7b      	ldrb	r3, [r7, #9]
 800c9ea:	b21b      	sxth	r3, r3
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	b21a      	sxth	r2, r3
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
	accEksen[1] = (accBuffer[2] << 8 | accBuffer[3]);
 800c9f4:	7abb      	ldrb	r3, [r7, #10]
 800c9f6:	b21b      	sxth	r3, r3
 800c9f8:	021b      	lsls	r3, r3, #8
 800c9fa:	b21a      	sxth	r2, r3
 800c9fc:	7afb      	ldrb	r3, [r7, #11]
 800c9fe:	b21b      	sxth	r3, r3
 800ca00:	4313      	orrs	r3, r2
 800ca02:	b21a      	sxth	r2, r3
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	87da      	strh	r2, [r3, #62]	@ 0x3e
	accEksen[2] = (accBuffer[4] << 8 | accBuffer[5]);
 800ca08:	7b3b      	ldrb	r3, [r7, #12]
 800ca0a:	b21b      	sxth	r3, r3
 800ca0c:	021b      	lsls	r3, r3, #8
 800ca0e:	b21a      	sxth	r2, r3
 800ca10:	7b7b      	ldrb	r3, [r7, #13]
 800ca12:	b21b      	sxth	r3, r3
 800ca14:	4313      	orrs	r3, r2
 800ca16:	b21a      	sxth	r2, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
}
 800ca1e:	bf00      	nop
 800ca20:	3710      	adds	r7, #16
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
	...

0800ca28 <_ZN3IMU11sicaklikOkuEv>:

void IMU::sicaklikOku()
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b086      	sub	sp, #24
 800ca2c:	af02      	add	r7, sp, #8
 800ca2e:	6078      	str	r0, [r7, #4]
	uint8_t sicaklikBuffer[2];

	sicaklikBuffer[0] = 0x41;
 800ca30:	2341      	movs	r3, #65	@ 0x41
 800ca32:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 1, 10);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ca38:	f107 020c 	add.w	r2, r7, #12
 800ca3c:	230a      	movs	r3, #10
 800ca3e:	9300      	str	r3, [sp, #0]
 800ca40:	2301      	movs	r3, #1
 800ca42:	21d0      	movs	r1, #208	@ 0xd0
 800ca44:	f7f9 fb00 	bl	8006048 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 2, 10);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ca4c:	f107 020c 	add.w	r2, r7, #12
 800ca50:	230a      	movs	r3, #10
 800ca52:	9300      	str	r3, [sp, #0]
 800ca54:	2302      	movs	r3, #2
 800ca56:	21d0      	movs	r1, #208	@ 0xd0
 800ca58:	f7f9 fbf4 	bl	8006244 <HAL_I2C_Master_Receive>
	hamSicaklik_u16 = (sicaklikBuffer[0] << 8 | sicaklikBuffer[1]);
 800ca5c:	7b3b      	ldrb	r3, [r7, #12]
 800ca5e:	b21b      	sxth	r3, r3
 800ca60:	021b      	lsls	r3, r3, #8
 800ca62:	b21a      	sxth	r2, r3
 800ca64:	7b7b      	ldrb	r3, [r7, #13]
 800ca66:	b21b      	sxth	r3, r3
 800ca68:	4313      	orrs	r3, r2
 800ca6a:	b21b      	sxth	r3, r3
 800ca6c:	b29a      	uxth	r2, r3
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
	Sicaklik_f=((float)((float)hamSicaklik_u16 / 333.87)) + 21;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800ca7a:	ee07 3a90 	vmov	s15, r3
 800ca7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca82:	ee17 0a90 	vmov	r0, s15
 800ca86:	f7f3 fd57 	bl	8000538 <__aeabi_f2d>
 800ca8a:	a30d      	add	r3, pc, #52	@ (adr r3, 800cac0 <_ZN3IMU11sicaklikOkuEv+0x98>)
 800ca8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca90:	f7f3 fed4 	bl	800083c <__aeabi_ddiv>
 800ca94:	4602      	mov	r2, r0
 800ca96:	460b      	mov	r3, r1
 800ca98:	4610      	mov	r0, r2
 800ca9a:	4619      	mov	r1, r3
 800ca9c:	f7f4 f886 	bl	8000bac <__aeabi_d2f>
 800caa0:	ee07 0a10 	vmov	s14, r0
 800caa4:	eef3 7a05 	vmov.f32	s15, #53	@ 0x41a80000  21.0
 800caa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
}
 800cab2:	bf00      	nop
 800cab4:	3710      	adds	r7, #16
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}
 800caba:	bf00      	nop
 800cabc:	f3af 8000 	nop.w
 800cac0:	851eb852 	.word	0x851eb852
 800cac4:	4074ddeb 	.word	0x4074ddeb

0800cac8 <_ZN3IMU7gyroOkuEv>:

void IMU::gyroOku()
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b086      	sub	sp, #24
 800cacc:	af02      	add	r7, sp, #8
 800cace:	6078      	str	r0, [r7, #4]
	uint8_t gyroBuffer[6];

	gyroBuffer[0] = 0x43;
 800cad0:	2343      	movs	r3, #67	@ 0x43
 800cad2:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, gyroBuffer, 1, 10);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cad8:	f107 0208 	add.w	r2, r7, #8
 800cadc:	230a      	movs	r3, #10
 800cade:	9300      	str	r3, [sp, #0]
 800cae0:	2301      	movs	r3, #1
 800cae2:	21d0      	movs	r1, #208	@ 0xd0
 800cae4:	f7f9 fab0 	bl	8006048 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, gyroBuffer, 6, 10);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800caec:	f107 0208 	add.w	r2, r7, #8
 800caf0:	230a      	movs	r3, #10
 800caf2:	9300      	str	r3, [sp, #0]
 800caf4:	2306      	movs	r3, #6
 800caf6:	21d0      	movs	r1, #208	@ 0xd0
 800caf8:	f7f9 fba4 	bl	8006244 <HAL_I2C_Master_Receive>
	gyroEksen[0] = (gyroBuffer[0] << 8 | gyroBuffer[1]);
 800cafc:	7a3b      	ldrb	r3, [r7, #8]
 800cafe:	b21b      	sxth	r3, r3
 800cb00:	021b      	lsls	r3, r3, #8
 800cb02:	b21a      	sxth	r2, r3
 800cb04:	7a7b      	ldrb	r3, [r7, #9]
 800cb06:	b21b      	sxth	r3, r3
 800cb08:	4313      	orrs	r3, r2
 800cb0a:	b21a      	sxth	r2, r3
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	86da      	strh	r2, [r3, #54]	@ 0x36
	gyroEksen[1] = (gyroBuffer[2] << 8 | gyroBuffer[3]);
 800cb10:	7abb      	ldrb	r3, [r7, #10]
 800cb12:	b21b      	sxth	r3, r3
 800cb14:	021b      	lsls	r3, r3, #8
 800cb16:	b21a      	sxth	r2, r3
 800cb18:	7afb      	ldrb	r3, [r7, #11]
 800cb1a:	b21b      	sxth	r3, r3
 800cb1c:	4313      	orrs	r3, r2
 800cb1e:	b21a      	sxth	r2, r3
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	871a      	strh	r2, [r3, #56]	@ 0x38
	gyroEksen[2] = (gyroBuffer[4] << 8 | gyroBuffer[5]);
 800cb24:	7b3b      	ldrb	r3, [r7, #12]
 800cb26:	b21b      	sxth	r3, r3
 800cb28:	021b      	lsls	r3, r3, #8
 800cb2a:	b21a      	sxth	r2, r3
 800cb2c:	7b7b      	ldrb	r3, [r7, #13]
 800cb2e:	b21b      	sxth	r3, r3
 800cb30:	4313      	orrs	r3, r2
 800cb32:	b21a      	sxth	r2, r3
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	875a      	strh	r2, [r3, #58]	@ 0x3a

}
 800cb38:	bf00      	nop
 800cb3a:	3710      	adds	r7, #16
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}

0800cb40 <_ZN3IMU9kalibreEtEv>:

void IMU::kalibreEt()
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b084      	sub	sp, #16
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 1000; i++)
 800cb48:	2300      	movs	r3, #0
 800cb4a:	60fb      	str	r3, [r7, #12]
 800cb4c:	e069      	b.n	800cc22 <_ZN3IMU9kalibreEtEv+0xe2>
    {
        GPIOD->ODR ^= GPIO_PIN_12;
 800cb4e:	4b52      	ldr	r3, [pc, #328]	@ (800cc98 <_ZN3IMU9kalibreEtEv+0x158>)
 800cb50:	695b      	ldr	r3, [r3, #20]
 800cb52:	4a51      	ldr	r2, [pc, #324]	@ (800cc98 <_ZN3IMU9kalibreEtEv+0x158>)
 800cb54:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cb58:	6153      	str	r3, [r2, #20]

        uint32_t startTick = HAL_GetTick();
 800cb5a:	f7f6 f933 	bl	8002dc4 <HAL_GetTick>
 800cb5e:	60b8      	str	r0, [r7, #8]
        gyroOku();
 800cb60:	6878      	ldr	r0, [r7, #4]
 800cb62:	f7ff ffb1 	bl	800cac8 <_ZN3IMU7gyroOkuEv>
        gyroHesap[0] += gyroEksen[0];
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
 800cb72:	ee07 3a90 	vmov	s15, r3
 800cb76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
        gyroHesap[1] += gyroEksen[1];
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 800cb90:	ee07 3a90 	vmov	s15, r3
 800cb94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cb98:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
        gyroHesap[2] += gyroEksen[2];
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	@ 0x3a
 800cbae:	ee07 3a90 	vmov	s15, r3
 800cbb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cbb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

        accOku();
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f7ff fef3 	bl	800c9ac <_ZN3IMU6accOkuEv>
        accHesap[0] += accEksen[0];
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800cbd2:	ee07 3a90 	vmov	s15, r3
 800cbd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cbda:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
        accHesap[1] += accEksen[1];
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800cbf0:	ee07 3a90 	vmov	s15, r3
 800cbf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cbf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

        while ((HAL_GetTick() - startTick) < 5) {}
 800cc02:	bf00      	nop
 800cc04:	f7f6 f8de 	bl	8002dc4 <HAL_GetTick>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	1ad3      	subs	r3, r2, r3
 800cc0e:	2b04      	cmp	r3, #4
 800cc10:	bf94      	ite	ls
 800cc12:	2301      	movls	r3, #1
 800cc14:	2300      	movhi	r3, #0
 800cc16:	b2db      	uxtb	r3, r3
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d1f3      	bne.n	800cc04 <_ZN3IMU9kalibreEtEv+0xc4>
    for (int i = 0; i < 1000; i++)
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	3301      	adds	r3, #1
 800cc20:	60fb      	str	r3, [r7, #12]
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc28:	db91      	blt.n	800cb4e <_ZN3IMU9kalibreEtEv+0xe>
    }

    gyroHesap[0] /= 1000;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800cc30:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800cc9c <_ZN3IMU9kalibreEtEv+0x15c>
 800cc34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    gyroHesap[1] /= 1000;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800cc44:	eddf 6a15 	vldr	s13, [pc, #84]	@ 800cc9c <_ZN3IMU9kalibreEtEv+0x15c>
 800cc48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    gyroHesap[2] /= 1000;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800cc58:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800cc9c <_ZN3IMU9kalibreEtEv+0x15c>
 800cc5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

    accHesap[0] /= 1000;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 800cc6c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800cc9c <_ZN3IMU9kalibreEtEv+0x15c>
 800cc70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
    accHesap[1] /= 1000;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800cc80:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800cc9c <_ZN3IMU9kalibreEtEv+0x15c>
 800cc84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
}
 800cc8e:	bf00      	nop
 800cc90:	3710      	adds	r7, #16
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop
 800cc98:	40020c00 	.word	0x40020c00
 800cc9c:	447a0000 	.word	0x447a0000

0800cca0 <_ZN3IMU13gercekDataOkuEv>:


void IMU::gercekDataOku()
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b082      	sub	sp, #8
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
    accOku();
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f7ff fe7f 	bl	800c9ac <_ZN3IMU6accOkuEv>
    sicaklikOku();
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f7ff feba 	bl	800ca28 <_ZN3IMU11sicaklikOkuEv>
    gyroOku();
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f7ff ff07 	bl	800cac8 <_ZN3IMU7gyroOkuEv>
    gyroEksen[0] -= gyroHesap[0];
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
 800ccc0:	ee07 3a90 	vmov	s15, r3
 800ccc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800ccce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ccd6:	ee17 3a90 	vmov	r3, s15
 800ccda:	b21a      	sxth	r2, r3
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	86da      	strh	r2, [r3, #54]	@ 0x36
    gyroEksen[1] -= gyroHesap[1];
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 800cce6:	ee07 3a90 	vmov	s15, r3
 800ccea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800ccf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ccfc:	ee17 3a90 	vmov	r3, s15
 800cd00:	b21a      	sxth	r2, r3
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	871a      	strh	r2, [r3, #56]	@ 0x38
    gyroEksen[2] -= gyroHesap[2];
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	@ 0x3a
 800cd0c:	ee07 3a90 	vmov	s15, r3
 800cd10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800cd1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cd22:	ee17 3a90 	vmov	r3, s15
 800cd26:	b21a      	sxth	r2, r3
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	875a      	strh	r2, [r3, #58]	@ 0x3a
    accEksen[0] -= accHesap[0];
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800cd32:	ee07 3a90 	vmov	s15, r3
 800cd36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800cd40:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cd48:	ee17 3a90 	vmov	r3, s15
 800cd4c:	b21a      	sxth	r2, r3
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	879a      	strh	r2, [r3, #60]	@ 0x3c
    accEksen[1] -= accHesap[1];
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800cd58:	ee07 3a90 	vmov	s15, r3
 800cd5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800cd66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cd6e:	ee17 3a90 	vmov	r3, s15
 800cd72:	b21a      	sxth	r2, r3
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	87da      	strh	r2, [r3, #62]	@ 0x3e
    accEksen[2] -= 100;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800cd7e:	b29b      	uxth	r3, r3
 800cd80:	3b64      	subs	r3, #100	@ 0x64
 800cd82:	b29b      	uxth	r3, r3
 800cd84:	b21a      	sxth	r2, r3
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    //gyroEksen[0]=kalmangx.veriGuncelle(gyroEksen[0]);
    //gyroEksen[1]=kalmangy.veriGuncelle(gyroEksen[1]);
    //accEksen[0]=lpfax.uygula(accEksen[0]);
    //accEksen[1]=lpfay.uygula(accEksen[1]);

}
 800cd8c:	bf00      	nop
 800cd8e:	3708      	adds	r7, #8
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	0000      	movs	r0, r0
	...

0800cd98 <_ZN3IMU6aciBulEv>:

    AccToKonum(accEksen[0], accEksen[1], accEksen[2]);
}
*/
void IMU::aciBul()
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b08a      	sub	sp, #40	@ 0x28
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
	gercekDataOku();
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f7ff ff7d 	bl	800cca0 <_ZN3IMU13gercekDataOkuEv>
	float gx = gyroEksen[0] / 131.0f * (M_PI / 180.0f); // jiroskop datas degeri dps -> rad/s (MPU6500 iin 131 LSB/dps @ 250 dps)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
 800cdac:	ee07 3a90 	vmov	s15, r3
 800cdb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdb4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800cf28 <_ZN3IMU6aciBulEv+0x190>
 800cdb8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800cdbc:	ee16 0a90 	vmov	r0, s13
 800cdc0:	f7f3 fbba 	bl	8000538 <__aeabi_f2d>
 800cdc4:	a356      	add	r3, pc, #344	@ (adr r3, 800cf20 <_ZN3IMU6aciBulEv+0x188>)
 800cdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdca:	f7f3 fc0d 	bl	80005e8 <__aeabi_dmul>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	460b      	mov	r3, r1
 800cdd2:	4610      	mov	r0, r2
 800cdd4:	4619      	mov	r1, r3
 800cdd6:	f7f3 fee9 	bl	8000bac <__aeabi_d2f>
 800cdda:	4603      	mov	r3, r0
 800cddc:	627b      	str	r3, [r7, #36]	@ 0x24
	float gy = gyroEksen[1] / 131.0f * (M_PI / 180.0f);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 800cde4:	ee07 3a90 	vmov	s15, r3
 800cde8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdec:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800cf28 <_ZN3IMU6aciBulEv+0x190>
 800cdf0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800cdf4:	ee16 0a90 	vmov	r0, s13
 800cdf8:	f7f3 fb9e 	bl	8000538 <__aeabi_f2d>
 800cdfc:	a348      	add	r3, pc, #288	@ (adr r3, 800cf20 <_ZN3IMU6aciBulEv+0x188>)
 800cdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce02:	f7f3 fbf1 	bl	80005e8 <__aeabi_dmul>
 800ce06:	4602      	mov	r2, r0
 800ce08:	460b      	mov	r3, r1
 800ce0a:	4610      	mov	r0, r2
 800ce0c:	4619      	mov	r1, r3
 800ce0e:	f7f3 fecd 	bl	8000bac <__aeabi_d2f>
 800ce12:	4603      	mov	r3, r0
 800ce14:	623b      	str	r3, [r7, #32]
	float gz = gyroEksen[2] / 131.0f * (M_PI / 180.0f);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	@ 0x3a
 800ce1c:	ee07 3a90 	vmov	s15, r3
 800ce20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce24:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800cf28 <_ZN3IMU6aciBulEv+0x190>
 800ce28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ce2c:	ee16 0a90 	vmov	r0, s13
 800ce30:	f7f3 fb82 	bl	8000538 <__aeabi_f2d>
 800ce34:	a33a      	add	r3, pc, #232	@ (adr r3, 800cf20 <_ZN3IMU6aciBulEv+0x188>)
 800ce36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3a:	f7f3 fbd5 	bl	80005e8 <__aeabi_dmul>
 800ce3e:	4602      	mov	r2, r0
 800ce40:	460b      	mov	r3, r1
 800ce42:	4610      	mov	r0, r2
 800ce44:	4619      	mov	r1, r3
 800ce46:	f7f3 feb1 	bl	8000bac <__aeabi_d2f>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	61fb      	str	r3, [r7, #28]

	float ax = accEksen[0] / 16384.0f;  // vmeler deerini g birimine dntr (2g)
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ce54:	ee07 3a90 	vmov	s15, r3
 800ce58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ce5c:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800cf2c <_ZN3IMU6aciBulEv+0x194>
 800ce60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ce64:	edc7 7a06 	vstr	s15, [r7, #24]
	float ay = accEksen[1] / 16384.0f;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ce6e:	ee07 3a90 	vmov	s15, r3
 800ce72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ce76:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800cf2c <_ZN3IMU6aciBulEv+0x194>
 800ce7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ce7e:	edc7 7a05 	vstr	s15, [r7, #20]
	float az = accEksen[2] / 16384.0f;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800ce88:	ee07 3a90 	vmov	s15, r3
 800ce8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ce90:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800cf2c <_ZN3IMU6aciBulEv+0x194>
 800ce94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ce98:	edc7 7a04 	vstr	s15, [r7, #16]

	float dt = 0.005f;
 800ce9c:	4b24      	ldr	r3, [pc, #144]	@ (800cf30 <_ZN3IMU6aciBulEv+0x198>)
 800ce9e:	60fb      	str	r3, [r7, #12]
	madgwick.updateIMU(gx, gy, gz, ax, ay, az, dt);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	ed97 3a03 	vldr	s6, [r7, #12]
 800cea6:	edd7 2a04 	vldr	s5, [r7, #16]
 800ceaa:	ed97 2a05 	vldr	s4, [r7, #20]
 800ceae:	edd7 1a06 	vldr	s3, [r7, #24]
 800ceb2:	ed97 1a07 	vldr	s2, [r7, #28]
 800ceb6:	edd7 0a08 	vldr	s1, [r7, #32]
 800ceba:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800cebe:	4618      	mov	r0, r3
 800cec0:	f7fe fe68 	bl	800bb94 <_ZN12MadgwickAHRS9updateIMUEfffffff>
	madgwick.getEuler(rollAci_f, pitchAcisi_f, gyroYawAci_f);
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f103 0278 	add.w	r2, r3, #120	@ 0x78
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	3370      	adds	r3, #112	@ 0x70
 800ced6:	f7ff f92b 	bl	800c130 <_ZN12MadgwickAHRS8getEulerERfS0_S0_>

    AccToKonum(accEksen[0], accEksen[1], accEksen[2]);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800cee0:	ee07 3a90 	vmov	s15, r3
 800cee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ceee:	ee07 3a10 	vmov	s14, r3
 800cef2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800cefc:	ee06 3a90 	vmov	s13, r3
 800cf00:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cf04:	eeb0 1a66 	vmov.f32	s2, s13
 800cf08:	eef0 0a47 	vmov.f32	s1, s14
 800cf0c:	eeb0 0a67 	vmov.f32	s0, s15
 800cf10:	6878      	ldr	r0, [r7, #4]
 800cf12:	f000 f80f 	bl	800cf34 <_ZN3IMU10AccToKonumEfff>
}
 800cf16:	bf00      	nop
 800cf18:	3728      	adds	r7, #40	@ 0x28
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	a2529d39 	.word	0xa2529d39
 800cf24:	3f91df46 	.word	0x3f91df46
 800cf28:	43030000 	.word	0x43030000
 800cf2c:	46800000 	.word	0x46800000
 800cf30:	3ba3d70a 	.word	0x3ba3d70a

0800cf34 <_ZN3IMU10AccToKonumEfff>:


void IMU::AccToKonum(float accX, float accY, float accZ)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b08f      	sub	sp, #60	@ 0x3c
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	ed87 0a02 	vstr	s0, [r7, #8]
 800cf40:	edc7 0a01 	vstr	s1, [r7, #4]
 800cf44:	ed87 1a00 	vstr	s2, [r7]
    // 1. Madgwick quaternion bileenlerini al
    float q0 = madgwick.q0;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	685b      	ldr	r3, [r3, #4]
 800cf4c:	637b      	str	r3, [r7, #52]	@ 0x34
    float q1 = madgwick.q1;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	633b      	str	r3, [r7, #48]	@ 0x30
    float q2 = madgwick.q2;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	68db      	ldr	r3, [r3, #12]
 800cf58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float q3 = madgwick.q3;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	691b      	ldr	r3, [r3, #16]
 800cf5e:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 2. Yerekimi vektrn hesapla (referans: Madgwick white paper)
    float gX = 2.0f * (q1 * q3 - q0 * q2);
 800cf60:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800cf64:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cf68:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf6c:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800cf70:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800cf74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf78:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800cf80:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float gY = 2.0f * (q0 * q1 + q2 * q3);
 800cf84:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800cf88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800cf8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf90:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800cf94:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cf98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cfa0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800cfa4:	edc7 7a08 	vstr	s15, [r7, #32]
    float gZ = q0 * q0 - q1 * q1 - q2 * q2 + q3 * q3;
 800cfa8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cfac:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800cfb0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800cfb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cfb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cfbc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800cfc0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cfc4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cfc8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cfcc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cfd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cfd4:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. vme verilerini g  m/s'ye evir (2g: 16384 LSB/g)
    float accX_ms2 = (accX / 16384.0f) * 9.8066f;
 800cfd8:	ed97 7a02 	vldr	s14, [r7, #8]
 800cfdc:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 800d0d8 <_ZN3IMU10AccToKonumEfff+0x1a4>
 800cfe0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cfe4:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800d0dc <_ZN3IMU10AccToKonumEfff+0x1a8>
 800cfe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cfec:	edc7 7a06 	vstr	s15, [r7, #24]
    float accY_ms2 = (accY / 16384.0f) * 9.8066f;
 800cff0:	ed97 7a01 	vldr	s14, [r7, #4]
 800cff4:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800d0d8 <_ZN3IMU10AccToKonumEfff+0x1a4>
 800cff8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cffc:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800d0dc <_ZN3IMU10AccToKonumEfff+0x1a8>
 800d000:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d004:	edc7 7a05 	vstr	s15, [r7, #20]
    float accZ_ms2 = (accZ / 16384.0f) * 9.8066f;
 800d008:	ed97 7a00 	vldr	s14, [r7]
 800d00c:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800d0d8 <_ZN3IMU10AccToKonumEfff+0x1a4>
 800d010:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d014:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d0dc <_ZN3IMU10AccToKonumEfff+0x1a8>
 800d018:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d01c:	edc7 7a04 	vstr	s15, [r7, #16]

    // 4. Yerekimi bileenlerini kararak net ivmeyi elde et
    ivmeX = accX_ms2 - gX * 9.8066f;
 800d020:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800d024:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800d0dc <_ZN3IMU10AccToKonumEfff+0x1a8>
 800d028:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d02c:	ed97 7a06 	vldr	s14, [r7, #24]
 800d030:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    ivmeY = accY_ms2 - gY * 9.8066f;
 800d03a:	edd7 7a08 	vldr	s15, [r7, #32]
 800d03e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800d0dc <_ZN3IMU10AccToKonumEfff+0x1a8>
 800d042:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d046:	ed97 7a05 	vldr	s14, [r7, #20]
 800d04a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    // ivmeZ istersen: ivmeZ = accZ_ms2 - gZ * 9.8066f;

    // 5. Hz ve konum hesab
    hizX += ivmeX * 0.005f;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	ed93 7a05 	vldr	s14, [r3, #20]
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800d060:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800d0e0 <_ZN3IMU10AccToKonumEfff+0x1ac>
 800d064:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	edc3 7a05 	vstr	s15, [r3, #20]
    hizY += ivmeY * 0.005f;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	ed93 7a06 	vldr	s14, [r3, #24]
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d07e:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800d0e0 <_ZN3IMU10AccToKonumEfff+0x1ac>
 800d082:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	edc3 7a06 	vstr	s15, [r3, #24]

    konumX += hizX * 0.005f;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	ed93 7a07 	vldr	s14, [r3, #28]
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	edd3 7a05 	vldr	s15, [r3, #20]
 800d09c:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800d0e0 <_ZN3IMU10AccToKonumEfff+0x1ac>
 800d0a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d0a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	edc3 7a07 	vstr	s15, [r3, #28]
    konumY += hizY * 0.005f;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	ed93 7a08 	vldr	s14, [r3, #32]
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	edd3 7a06 	vldr	s15, [r3, #24]
 800d0ba:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800d0e0 <_ZN3IMU10AccToKonumEfff+0x1ac>
 800d0be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d0c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	edc3 7a08 	vstr	s15, [r3, #32]
}
 800d0cc:	bf00      	nop
 800d0ce:	373c      	adds	r7, #60	@ 0x3c
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr
 800d0d8:	46800000 	.word	0x46800000
 800d0dc:	411ce7d5 	.word	0x411ce7d5
 800d0e0:	3ba3d70a 	.word	0x3ba3d70a

0800d0e4 <_ZN3IMU7PitchAlEv>:
    float deltaLon = (dx / (EARTH_RADIUS * cos(M_PI * enlem_f / 180.0))) * (180.0 / M_PI);
    this->enlem_f = enlem_f + deltaLat;
    this->boylam_f = boylam_f + deltaLon;

}
float* IMU::PitchAl(){ return &pitchAcisi_f;}
 800d0e4:	b480      	push	{r7}
 800d0e6:	b083      	sub	sp, #12
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	3378      	adds	r3, #120	@ 0x78
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	370c      	adds	r7, #12
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fa:	4770      	bx	lr

0800d0fc <_ZN3IMU6RollAlEv>:
float* IMU::RollAl(){return &rollAci_f;}
 800d0fc:	b480      	push	{r7}
 800d0fe:	b083      	sub	sp, #12
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	3374      	adds	r3, #116	@ 0x74
 800d108:	4618      	mov	r0, r3
 800d10a:	370c      	adds	r7, #12
 800d10c:	46bd      	mov	sp, r7
 800d10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d112:	4770      	bx	lr

0800d114 <_ZN3IMU5YawAlEv>:
float* IMU::YawAl(){return &gyroYawAci_f;}
 800d114:	b480      	push	{r7}
 800d116:	b083      	sub	sp, #12
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	3370      	adds	r3, #112	@ 0x70
 800d120:	4618      	mov	r0, r3
 800d122:	370c      	adds	r7, #12
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr

0800d12c <_ZN3IMU10SicaklikAlEv>:
float* IMU::SicaklikAl(){return &Sicaklik_f;}
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	3380      	adds	r3, #128	@ 0x80
 800d138:	4618      	mov	r0, r3
 800d13a:	370c      	adds	r7, #12
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr

0800d144 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800d144:	b590      	push	{r4, r7, lr}
 800d146:	b089      	sub	sp, #36	@ 0x24
 800d148:	af04      	add	r7, sp, #16
 800d14a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800d14c:	2301      	movs	r3, #1
 800d14e:	2202      	movs	r2, #2
 800d150:	2102      	movs	r1, #2
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 fcbd 	bl	800dad2 <USBH_FindInterface>
 800d158:	4603      	mov	r3, r0
 800d15a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800d15c:	7bfb      	ldrb	r3, [r7, #15]
 800d15e:	2bff      	cmp	r3, #255	@ 0xff
 800d160:	d002      	beq.n	800d168 <USBH_CDC_InterfaceInit+0x24>
 800d162:	7bfb      	ldrb	r3, [r7, #15]
 800d164:	2b01      	cmp	r3, #1
 800d166:	d901      	bls.n	800d16c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800d168:	2302      	movs	r3, #2
 800d16a:	e13d      	b.n	800d3e8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800d16c:	7bfb      	ldrb	r3, [r7, #15]
 800d16e:	4619      	mov	r1, r3
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f000 fc92 	bl	800da9a <USBH_SelectInterface>
 800d176:	4603      	mov	r3, r0
 800d178:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800d17a:	7bbb      	ldrb	r3, [r7, #14]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d001      	beq.n	800d184 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800d180:	2302      	movs	r3, #2
 800d182:	e131      	b.n	800d3e8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800d18a:	2050      	movs	r0, #80	@ 0x50
 800d18c:	f007 fb08 	bl	80147a0 <malloc>
 800d190:	4603      	mov	r3, r0
 800d192:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d19a:	69db      	ldr	r3, [r3, #28]
 800d19c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800d19e:	68bb      	ldr	r3, [r7, #8]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d101      	bne.n	800d1a8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800d1a4:	2302      	movs	r3, #2
 800d1a6:	e11f      	b.n	800d3e8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800d1a8:	2250      	movs	r2, #80	@ 0x50
 800d1aa:	2100      	movs	r1, #0
 800d1ac:	68b8      	ldr	r0, [r7, #8]
 800d1ae:	f008 fac8 	bl	8015742 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800d1b2:	7bfb      	ldrb	r3, [r7, #15]
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	211a      	movs	r1, #26
 800d1b8:	fb01 f303 	mul.w	r3, r1, r3
 800d1bc:	4413      	add	r3, r2
 800d1be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d1c2:	781b      	ldrb	r3, [r3, #0]
 800d1c4:	b25b      	sxtb	r3, r3
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	da15      	bge.n	800d1f6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d1ca:	7bfb      	ldrb	r3, [r7, #15]
 800d1cc:	687a      	ldr	r2, [r7, #4]
 800d1ce:	211a      	movs	r1, #26
 800d1d0:	fb01 f303 	mul.w	r3, r1, r3
 800d1d4:	4413      	add	r3, r2
 800d1d6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d1da:	781a      	ldrb	r2, [r3, #0]
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d1e0:	7bfb      	ldrb	r3, [r7, #15]
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	211a      	movs	r1, #26
 800d1e6:	fb01 f303 	mul.w	r3, r1, r3
 800d1ea:	4413      	add	r3, r2
 800d1ec:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d1f0:	881a      	ldrh	r2, [r3, #0]
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	785b      	ldrb	r3, [r3, #1]
 800d1fa:	4619      	mov	r1, r3
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f002 f90c 	bl	800f41a <USBH_AllocPipe>
 800d202:	4603      	mov	r3, r0
 800d204:	461a      	mov	r2, r3
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	7819      	ldrb	r1, [r3, #0]
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	7858      	ldrb	r0, [r3, #1]
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d21e:	68ba      	ldr	r2, [r7, #8]
 800d220:	8952      	ldrh	r2, [r2, #10]
 800d222:	9202      	str	r2, [sp, #8]
 800d224:	2203      	movs	r2, #3
 800d226:	9201      	str	r2, [sp, #4]
 800d228:	9300      	str	r3, [sp, #0]
 800d22a:	4623      	mov	r3, r4
 800d22c:	4602      	mov	r2, r0
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f002 f8c4 	bl	800f3bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	781b      	ldrb	r3, [r3, #0]
 800d238:	2200      	movs	r2, #0
 800d23a:	4619      	mov	r1, r3
 800d23c:	6878      	ldr	r0, [r7, #4]
 800d23e:	f005 fc8f 	bl	8012b60 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800d242:	2300      	movs	r3, #0
 800d244:	2200      	movs	r2, #0
 800d246:	210a      	movs	r1, #10
 800d248:	6878      	ldr	r0, [r7, #4]
 800d24a:	f000 fc42 	bl	800dad2 <USBH_FindInterface>
 800d24e:	4603      	mov	r3, r0
 800d250:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800d252:	7bfb      	ldrb	r3, [r7, #15]
 800d254:	2bff      	cmp	r3, #255	@ 0xff
 800d256:	d002      	beq.n	800d25e <USBH_CDC_InterfaceInit+0x11a>
 800d258:	7bfb      	ldrb	r3, [r7, #15]
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	d901      	bls.n	800d262 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800d25e:	2302      	movs	r3, #2
 800d260:	e0c2      	b.n	800d3e8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800d262:	7bfb      	ldrb	r3, [r7, #15]
 800d264:	687a      	ldr	r2, [r7, #4]
 800d266:	211a      	movs	r1, #26
 800d268:	fb01 f303 	mul.w	r3, r1, r3
 800d26c:	4413      	add	r3, r2
 800d26e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	b25b      	sxtb	r3, r3
 800d276:	2b00      	cmp	r3, #0
 800d278:	da16      	bge.n	800d2a8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d27a:	7bfb      	ldrb	r3, [r7, #15]
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	211a      	movs	r1, #26
 800d280:	fb01 f303 	mul.w	r3, r1, r3
 800d284:	4413      	add	r3, r2
 800d286:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d28a:	781a      	ldrb	r2, [r3, #0]
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d290:	7bfb      	ldrb	r3, [r7, #15]
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	211a      	movs	r1, #26
 800d296:	fb01 f303 	mul.w	r3, r1, r3
 800d29a:	4413      	add	r3, r2
 800d29c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d2a0:	881a      	ldrh	r2, [r3, #0]
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	835a      	strh	r2, [r3, #26]
 800d2a6:	e015      	b.n	800d2d4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d2a8:	7bfb      	ldrb	r3, [r7, #15]
 800d2aa:	687a      	ldr	r2, [r7, #4]
 800d2ac:	211a      	movs	r1, #26
 800d2ae:	fb01 f303 	mul.w	r3, r1, r3
 800d2b2:	4413      	add	r3, r2
 800d2b4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800d2b8:	781a      	ldrb	r2, [r3, #0]
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d2be:	7bfb      	ldrb	r3, [r7, #15]
 800d2c0:	687a      	ldr	r2, [r7, #4]
 800d2c2:	211a      	movs	r1, #26
 800d2c4:	fb01 f303 	mul.w	r3, r1, r3
 800d2c8:	4413      	add	r3, r2
 800d2ca:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d2ce:	881a      	ldrh	r2, [r3, #0]
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800d2d4:	7bfb      	ldrb	r3, [r7, #15]
 800d2d6:	687a      	ldr	r2, [r7, #4]
 800d2d8:	211a      	movs	r1, #26
 800d2da:	fb01 f303 	mul.w	r3, r1, r3
 800d2de:	4413      	add	r3, r2
 800d2e0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800d2e4:	781b      	ldrb	r3, [r3, #0]
 800d2e6:	b25b      	sxtb	r3, r3
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	da16      	bge.n	800d31a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800d2ec:	7bfb      	ldrb	r3, [r7, #15]
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	211a      	movs	r1, #26
 800d2f2:	fb01 f303 	mul.w	r3, r1, r3
 800d2f6:	4413      	add	r3, r2
 800d2f8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800d2fc:	781a      	ldrb	r2, [r3, #0]
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800d302:	7bfb      	ldrb	r3, [r7, #15]
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	211a      	movs	r1, #26
 800d308:	fb01 f303 	mul.w	r3, r1, r3
 800d30c:	4413      	add	r3, r2
 800d30e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800d312:	881a      	ldrh	r2, [r3, #0]
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	835a      	strh	r2, [r3, #26]
 800d318:	e015      	b.n	800d346 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800d31a:	7bfb      	ldrb	r3, [r7, #15]
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	211a      	movs	r1, #26
 800d320:	fb01 f303 	mul.w	r3, r1, r3
 800d324:	4413      	add	r3, r2
 800d326:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800d32a:	781a      	ldrb	r2, [r3, #0]
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800d330:	7bfb      	ldrb	r3, [r7, #15]
 800d332:	687a      	ldr	r2, [r7, #4]
 800d334:	211a      	movs	r1, #26
 800d336:	fb01 f303 	mul.w	r3, r1, r3
 800d33a:	4413      	add	r3, r2
 800d33c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800d340:	881a      	ldrh	r2, [r3, #0]
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	7b9b      	ldrb	r3, [r3, #14]
 800d34a:	4619      	mov	r1, r3
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f002 f864 	bl	800f41a <USBH_AllocPipe>
 800d352:	4603      	mov	r3, r0
 800d354:	461a      	mov	r2, r3
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	7bdb      	ldrb	r3, [r3, #15]
 800d35e:	4619      	mov	r1, r3
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f002 f85a 	bl	800f41a <USBH_AllocPipe>
 800d366:	4603      	mov	r3, r0
 800d368:	461a      	mov	r2, r3
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	7b59      	ldrb	r1, [r3, #13]
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	7b98      	ldrb	r0, [r3, #14]
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d382:	68ba      	ldr	r2, [r7, #8]
 800d384:	8b12      	ldrh	r2, [r2, #24]
 800d386:	9202      	str	r2, [sp, #8]
 800d388:	2202      	movs	r2, #2
 800d38a:	9201      	str	r2, [sp, #4]
 800d38c:	9300      	str	r3, [sp, #0]
 800d38e:	4623      	mov	r3, r4
 800d390:	4602      	mov	r2, r0
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f002 f812 	bl	800f3bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	7b19      	ldrb	r1, [r3, #12]
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	7bd8      	ldrb	r0, [r3, #15]
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d3ac:	68ba      	ldr	r2, [r7, #8]
 800d3ae:	8b52      	ldrh	r2, [r2, #26]
 800d3b0:	9202      	str	r2, [sp, #8]
 800d3b2:	2202      	movs	r2, #2
 800d3b4:	9201      	str	r2, [sp, #4]
 800d3b6:	9300      	str	r3, [sp, #0]
 800d3b8:	4623      	mov	r3, r4
 800d3ba:	4602      	mov	r2, r0
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f001 fffd 	bl	800f3bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	7b5b      	ldrb	r3, [r3, #13]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f005 fbc4 	bl	8012b60 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800d3d8:	68bb      	ldr	r3, [r7, #8]
 800d3da:	7b1b      	ldrb	r3, [r3, #12]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	4619      	mov	r1, r3
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f005 fbbd 	bl	8012b60 <USBH_LL_SetToggle>

  return USBH_OK;
 800d3e6:	2300      	movs	r3, #0
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3714      	adds	r7, #20
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd90      	pop	{r4, r7, pc}

0800d3f0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d3fe:	69db      	ldr	r3, [r3, #28]
 800d400:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	781b      	ldrb	r3, [r3, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d00e      	beq.n	800d428 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	781b      	ldrb	r3, [r3, #0]
 800d40e:	4619      	mov	r1, r3
 800d410:	6878      	ldr	r0, [r7, #4]
 800d412:	f001 fff2 	bl	800f3fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	781b      	ldrb	r3, [r3, #0]
 800d41a:	4619      	mov	r1, r3
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f002 f81d 	bl	800f45c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	2200      	movs	r2, #0
 800d426:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	7b1b      	ldrb	r3, [r3, #12]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00e      	beq.n	800d44e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	7b1b      	ldrb	r3, [r3, #12]
 800d434:	4619      	mov	r1, r3
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	f001 ffdf 	bl	800f3fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	7b1b      	ldrb	r3, [r3, #12]
 800d440:	4619      	mov	r1, r3
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f002 f80a 	bl	800f45c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	2200      	movs	r2, #0
 800d44c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	7b5b      	ldrb	r3, [r3, #13]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d00e      	beq.n	800d474 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	7b5b      	ldrb	r3, [r3, #13]
 800d45a:	4619      	mov	r1, r3
 800d45c:	6878      	ldr	r0, [r7, #4]
 800d45e:	f001 ffcc 	bl	800f3fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	7b5b      	ldrb	r3, [r3, #13]
 800d466:	4619      	mov	r1, r3
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f001 fff7 	bl	800f45c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	2200      	movs	r2, #0
 800d472:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d47a:	69db      	ldr	r3, [r3, #28]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d00b      	beq.n	800d498 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d486:	69db      	ldr	r3, [r3, #28]
 800d488:	4618      	mov	r0, r3
 800d48a:	f007 f991 	bl	80147b0 <free>
    phost->pActiveClass->pData = 0U;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d494:	2200      	movs	r2, #0
 800d496:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800d498:	2300      	movs	r3, #0
}
 800d49a:	4618      	mov	r0, r3
 800d49c:	3710      	adds	r7, #16
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bd80      	pop	{r7, pc}

0800d4a2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800d4a2:	b580      	push	{r7, lr}
 800d4a4:	b084      	sub	sp, #16
 800d4a6:	af00      	add	r7, sp, #0
 800d4a8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d4b0:	69db      	ldr	r3, [r3, #28]
 800d4b2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	3340      	adds	r3, #64	@ 0x40
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 f8b1 	bl	800d622 <GetLineCoding>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800d4c4:	7afb      	ldrb	r3, [r7, #11]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d105      	bne.n	800d4d6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d4d0:	2102      	movs	r1, #2
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800d4d6:	7afb      	ldrb	r3, [r7, #11]
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3710      	adds	r7, #16
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b084      	sub	sp, #16
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800d4e8:	2301      	movs	r3, #1
 800d4ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d4f6:	69db      	ldr	r3, [r3, #28]
 800d4f8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800d500:	2b04      	cmp	r3, #4
 800d502:	d877      	bhi.n	800d5f4 <USBH_CDC_Process+0x114>
 800d504:	a201      	add	r2, pc, #4	@ (adr r2, 800d50c <USBH_CDC_Process+0x2c>)
 800d506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d50a:	bf00      	nop
 800d50c:	0800d521 	.word	0x0800d521
 800d510:	0800d527 	.word	0x0800d527
 800d514:	0800d557 	.word	0x0800d557
 800d518:	0800d5cb 	.word	0x0800d5cb
 800d51c:	0800d5d9 	.word	0x0800d5d9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800d520:	2300      	movs	r3, #0
 800d522:	73fb      	strb	r3, [r7, #15]
      break;
 800d524:	e06d      	b.n	800d602 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800d526:	68bb      	ldr	r3, [r7, #8]
 800d528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d52a:	4619      	mov	r1, r3
 800d52c:	6878      	ldr	r0, [r7, #4]
 800d52e:	f000 f897 	bl	800d660 <SetLineCoding>
 800d532:	4603      	mov	r3, r0
 800d534:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d536:	7bbb      	ldrb	r3, [r7, #14]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d104      	bne.n	800d546 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	2202      	movs	r2, #2
 800d540:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d544:	e058      	b.n	800d5f8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800d546:	7bbb      	ldrb	r3, [r7, #14]
 800d548:	2b01      	cmp	r3, #1
 800d54a:	d055      	beq.n	800d5f8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	2204      	movs	r2, #4
 800d550:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800d554:	e050      	b.n	800d5f8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	3340      	adds	r3, #64	@ 0x40
 800d55a:	4619      	mov	r1, r3
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 f860 	bl	800d622 <GetLineCoding>
 800d562:	4603      	mov	r3, r0
 800d564:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d566:	7bbb      	ldrb	r3, [r7, #14]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d126      	bne.n	800d5ba <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800d56c:	68bb      	ldr	r3, [r7, #8]
 800d56e:	2200      	movs	r2, #0
 800d570:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800d57a:	68bb      	ldr	r3, [r7, #8]
 800d57c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d57e:	791b      	ldrb	r3, [r3, #4]
 800d580:	429a      	cmp	r2, r3
 800d582:	d13b      	bne.n	800d5fc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800d58a:	68bb      	ldr	r3, [r7, #8]
 800d58c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d58e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d590:	429a      	cmp	r2, r3
 800d592:	d133      	bne.n	800d5fc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d594:	68bb      	ldr	r3, [r7, #8]
 800d596:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800d59a:	68bb      	ldr	r3, [r7, #8]
 800d59c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d59e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d12b      	bne.n	800d5fc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5ac:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d5ae:	429a      	cmp	r2, r3
 800d5b0:	d124      	bne.n	800d5fc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 f96a 	bl	800d88c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d5b8:	e020      	b.n	800d5fc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800d5ba:	7bbb      	ldrb	r3, [r7, #14]
 800d5bc:	2b01      	cmp	r3, #1
 800d5be:	d01d      	beq.n	800d5fc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	2204      	movs	r2, #4
 800d5c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800d5c8:	e018      	b.n	800d5fc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f000 f867 	bl	800d69e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 f8e6 	bl	800d7a2 <CDC_ProcessReception>
      break;
 800d5d6:	e014      	b.n	800d602 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800d5d8:	2100      	movs	r1, #0
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f001 f8ff 	bl	800e7de <USBH_ClrFeature>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d5e4:	7bbb      	ldrb	r3, [r7, #14]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d10a      	bne.n	800d600 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800d5f2:	e005      	b.n	800d600 <USBH_CDC_Process+0x120>

    default:
      break;
 800d5f4:	bf00      	nop
 800d5f6:	e004      	b.n	800d602 <USBH_CDC_Process+0x122>
      break;
 800d5f8:	bf00      	nop
 800d5fa:	e002      	b.n	800d602 <USBH_CDC_Process+0x122>
      break;
 800d5fc:	bf00      	nop
 800d5fe:	e000      	b.n	800d602 <USBH_CDC_Process+0x122>
      break;
 800d600:	bf00      	nop

  }

  return status;
 800d602:	7bfb      	ldrb	r3, [r7, #15]
}
 800d604:	4618      	mov	r0, r3
 800d606:	3710      	adds	r7, #16
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}

0800d60c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800d60c:	b480      	push	{r7}
 800d60e:	b083      	sub	sp, #12
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	370c      	adds	r7, #12
 800d61a:	46bd      	mov	sp, r7
 800d61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d620:	4770      	bx	lr

0800d622 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800d622:	b580      	push	{r7, lr}
 800d624:	b082      	sub	sp, #8
 800d626:	af00      	add	r7, sp, #0
 800d628:	6078      	str	r0, [r7, #4]
 800d62a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	22a1      	movs	r2, #161	@ 0xa1
 800d630:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2221      	movs	r2, #33	@ 0x21
 800d636:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2200      	movs	r2, #0
 800d63c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	2200      	movs	r2, #0
 800d642:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2207      	movs	r2, #7
 800d648:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	2207      	movs	r2, #7
 800d64e:	4619      	mov	r1, r3
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f001 fbf9 	bl	800ee48 <USBH_CtlReq>
 800d656:	4603      	mov	r3, r0
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3708      	adds	r7, #8
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b082      	sub	sp, #8
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2221      	movs	r2, #33	@ 0x21
 800d66e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2220      	movs	r2, #32
 800d674:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2200      	movs	r2, #0
 800d67a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2200      	movs	r2, #0
 800d680:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2207      	movs	r2, #7
 800d686:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	2207      	movs	r2, #7
 800d68c:	4619      	mov	r1, r3
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f001 fbda 	bl	800ee48 <USBH_CtlReq>
 800d694:	4603      	mov	r3, r0
}
 800d696:	4618      	mov	r0, r3
 800d698:	3708      	adds	r7, #8
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}

0800d69e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800d69e:	b580      	push	{r7, lr}
 800d6a0:	b086      	sub	sp, #24
 800d6a2:	af02      	add	r7, sp, #8
 800d6a4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d6ac:	69db      	ldr	r3, [r3, #28]
 800d6ae:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800d6ba:	2b01      	cmp	r3, #1
 800d6bc:	d002      	beq.n	800d6c4 <CDC_ProcessTransmission+0x26>
 800d6be:	2b02      	cmp	r3, #2
 800d6c0:	d023      	beq.n	800d70a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800d6c2:	e06a      	b.n	800d79a <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	8b12      	ldrh	r2, [r2, #24]
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d90b      	bls.n	800d6e8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	69d9      	ldr	r1, [r3, #28]
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	8b1a      	ldrh	r2, [r3, #24]
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	7b5b      	ldrb	r3, [r3, #13]
 800d6dc:	2001      	movs	r0, #1
 800d6de:	9000      	str	r0, [sp, #0]
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f001 fe28 	bl	800f336 <USBH_BulkSendData>
 800d6e6:	e00b      	b.n	800d700 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800d6f0:	b29a      	uxth	r2, r3
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	7b5b      	ldrb	r3, [r3, #13]
 800d6f6:	2001      	movs	r0, #1
 800d6f8:	9000      	str	r0, [sp, #0]
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f001 fe1b 	bl	800f336 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2202      	movs	r2, #2
 800d704:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800d708:	e047      	b.n	800d79a <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	7b5b      	ldrb	r3, [r3, #13]
 800d70e:	4619      	mov	r1, r3
 800d710:	6878      	ldr	r0, [r7, #4]
 800d712:	f005 f9fb 	bl	8012b0c <USBH_LL_GetURBState>
 800d716:	4603      	mov	r3, r0
 800d718:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800d71a:	7afb      	ldrb	r3, [r7, #11]
 800d71c:	2b01      	cmp	r3, #1
 800d71e:	d12e      	bne.n	800d77e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d724:	68fa      	ldr	r2, [r7, #12]
 800d726:	8b12      	ldrh	r2, [r2, #24]
 800d728:	4293      	cmp	r3, r2
 800d72a:	d90e      	bls.n	800d74a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d730:	68fa      	ldr	r2, [r7, #12]
 800d732:	8b12      	ldrh	r2, [r2, #24]
 800d734:	1a9a      	subs	r2, r3, r2
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	69db      	ldr	r3, [r3, #28]
 800d73e:	68fa      	ldr	r2, [r7, #12]
 800d740:	8b12      	ldrh	r2, [r2, #24]
 800d742:	441a      	add	r2, r3
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	61da      	str	r2, [r3, #28]
 800d748:	e002      	b.n	800d750 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	2200      	movs	r2, #0
 800d74e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d754:	2b00      	cmp	r3, #0
 800d756:	d004      	beq.n	800d762 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2201      	movs	r2, #1
 800d75c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800d760:	e006      	b.n	800d770 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	2200      	movs	r2, #0
 800d766:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	f000 f87a 	bl	800d864 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800d770:	2300      	movs	r3, #0
 800d772:	2200      	movs	r2, #0
 800d774:	2104      	movs	r1, #4
 800d776:	6878      	ldr	r0, [r7, #4]
 800d778:	f000 febc 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800d77c:	e00c      	b.n	800d798 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800d77e:	7afb      	ldrb	r3, [r7, #11]
 800d780:	2b02      	cmp	r3, #2
 800d782:	d109      	bne.n	800d798 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	2201      	movs	r2, #1
 800d788:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800d78c:	2300      	movs	r3, #0
 800d78e:	2200      	movs	r2, #0
 800d790:	2104      	movs	r1, #4
 800d792:	6878      	ldr	r0, [r7, #4]
 800d794:	f000 feae 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800d798:	bf00      	nop
  }
}
 800d79a:	bf00      	nop
 800d79c:	3710      	adds	r7, #16
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}

0800d7a2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800d7a2:	b580      	push	{r7, lr}
 800d7a4:	b086      	sub	sp, #24
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d7b0:	69db      	ldr	r3, [r3, #28]
 800d7b2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800d7b8:	697b      	ldr	r3, [r7, #20]
 800d7ba:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800d7be:	2b03      	cmp	r3, #3
 800d7c0:	d002      	beq.n	800d7c8 <CDC_ProcessReception+0x26>
 800d7c2:	2b04      	cmp	r3, #4
 800d7c4:	d00e      	beq.n	800d7e4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800d7c6:	e049      	b.n	800d85c <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	6a19      	ldr	r1, [r3, #32]
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	8b5a      	ldrh	r2, [r3, #26]
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	7b1b      	ldrb	r3, [r3, #12]
 800d7d4:	6878      	ldr	r0, [r7, #4]
 800d7d6:	f001 fdd3 	bl	800f380 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	2204      	movs	r2, #4
 800d7de:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800d7e2:	e03b      	b.n	800d85c <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800d7e4:	697b      	ldr	r3, [r7, #20]
 800d7e6:	7b1b      	ldrb	r3, [r3, #12]
 800d7e8:	4619      	mov	r1, r3
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f005 f98e 	bl	8012b0c <USBH_LL_GetURBState>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800d7f4:	7cfb      	ldrb	r3, [r7, #19]
 800d7f6:	2b01      	cmp	r3, #1
 800d7f8:	d12f      	bne.n	800d85a <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	7b1b      	ldrb	r3, [r3, #12]
 800d7fe:	4619      	mov	r1, r3
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f005 f8f1 	bl	80129e8 <USBH_LL_GetLastXferSize>
 800d806:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d80c:	68fa      	ldr	r2, [r7, #12]
 800d80e:	429a      	cmp	r2, r3
 800d810:	d016      	beq.n	800d840 <CDC_ProcessReception+0x9e>
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	8b5b      	ldrh	r3, [r3, #26]
 800d816:	461a      	mov	r2, r3
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d110      	bne.n	800d840 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	1ad2      	subs	r2, r2, r3
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	6a1a      	ldr	r2, [r3, #32]
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	441a      	add	r2, r3
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	2203      	movs	r2, #3
 800d83a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800d83e:	e006      	b.n	800d84e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2200      	movs	r2, #0
 800d844:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800d848:	6878      	ldr	r0, [r7, #4]
 800d84a:	f000 f815 	bl	800d878 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800d84e:	2300      	movs	r3, #0
 800d850:	2200      	movs	r2, #0
 800d852:	2104      	movs	r1, #4
 800d854:	6878      	ldr	r0, [r7, #4]
 800d856:	f000 fe4d 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800d85a:	bf00      	nop
  }
}
 800d85c:	bf00      	nop
 800d85e:	3718      	adds	r7, #24
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}

0800d864 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800d864:	b480      	push	{r7}
 800d866:	b083      	sub	sp, #12
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d86c:	bf00      	nop
 800d86e:	370c      	adds	r7, #12
 800d870:	46bd      	mov	sp, r7
 800d872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d876:	4770      	bx	lr

0800d878 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800d878:	b480      	push	{r7}
 800d87a:	b083      	sub	sp, #12
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d880:	bf00      	nop
 800d882:	370c      	adds	r7, #12
 800d884:	46bd      	mov	sp, r7
 800d886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88a:	4770      	bx	lr

0800d88c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800d88c:	b480      	push	{r7}
 800d88e:	b083      	sub	sp, #12
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d894:	bf00      	nop
 800d896:	370c      	adds	r7, #12
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr

0800d8a0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800d8a0:	b5b0      	push	{r4, r5, r7, lr}
 800d8a2:	b090      	sub	sp, #64	@ 0x40
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	60f8      	str	r0, [r7, #12]
 800d8a8:	60b9      	str	r1, [r7, #8]
 800d8aa:	4613      	mov	r3, r2
 800d8ac:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d101      	bne.n	800d8b8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d8b4:	2302      	movs	r3, #2
 800d8b6:	e04d      	b.n	800d954 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	79fa      	ldrb	r2, [r7, #7]
 800d8bc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800d8d0:	68f8      	ldr	r0, [r7, #12]
 800d8d2:	f000 f847 	bl	800d964 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d003      	beq.n	800d904 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	68ba      	ldr	r2, [r7, #8]
 800d900:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800d904:	4b15      	ldr	r3, [pc, #84]	@ (800d95c <USBH_Init+0xbc>)
 800d906:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800d90a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d90c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800d910:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d914:	2100      	movs	r1, #0
 800d916:	4618      	mov	r0, r3
 800d918:	f001 fe73 	bl	800f602 <osMessageCreate>
 800d91c:	4602      	mov	r2, r0
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800d924:	4b0e      	ldr	r3, [pc, #56]	@ (800d960 <USBH_Init+0xc0>)
 800d926:	f107 0414 	add.w	r4, r7, #20
 800d92a:	461d      	mov	r5, r3
 800d92c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d92e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d930:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d934:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800d938:	f107 0314 	add.w	r3, r7, #20
 800d93c:	68f9      	ldr	r1, [r7, #12]
 800d93e:	4618      	mov	r0, r3
 800d940:	f001 fdff 	bl	800f542 <osThreadCreate>
 800d944:	4602      	mov	r2, r0
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800d94c:	68f8      	ldr	r0, [r7, #12]
 800d94e:	f004 ff97 	bl	8012880 <USBH_LL_Init>

  return USBH_OK;
 800d952:	2300      	movs	r3, #0
}
 800d954:	4618      	mov	r0, r3
 800d956:	3740      	adds	r7, #64	@ 0x40
 800d958:	46bd      	mov	sp, r7
 800d95a:	bdb0      	pop	{r4, r5, r7, pc}
 800d95c:	0801751c 	.word	0x0801751c
 800d960:	08017538 	.word	0x08017538

0800d964 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b084      	sub	sp, #16
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d96c:	2300      	movs	r3, #0
 800d96e:	60fb      	str	r3, [r7, #12]
 800d970:	e009      	b.n	800d986 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	33e0      	adds	r3, #224	@ 0xe0
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	4413      	add	r3, r2
 800d97c:	2200      	movs	r2, #0
 800d97e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	3301      	adds	r3, #1
 800d984:	60fb      	str	r3, [r7, #12]
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2b0f      	cmp	r3, #15
 800d98a:	d9f2      	bls.n	800d972 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d98c:	2300      	movs	r3, #0
 800d98e:	60fb      	str	r3, [r7, #12]
 800d990:	e009      	b.n	800d9a6 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800d992:	687a      	ldr	r2, [r7, #4]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	4413      	add	r3, r2
 800d998:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800d99c:	2200      	movs	r2, #0
 800d99e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	60fb      	str	r3, [r7, #12]
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9ac:	d3f1      	bcc.n	800d992 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2201      	movs	r2, #1
 800d9be:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2240      	movs	r2, #64	@ 0x40
 800d9d2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	331c      	adds	r3, #28
 800d9fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800da02:	2100      	movs	r1, #0
 800da04:	4618      	mov	r0, r3
 800da06:	f007 fe9c 	bl	8015742 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800da10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da14:	2100      	movs	r1, #0
 800da16:	4618      	mov	r0, r3
 800da18:	f007 fe93 	bl	8015742 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800da22:	2212      	movs	r2, #18
 800da24:	2100      	movs	r1, #0
 800da26:	4618      	mov	r0, r3
 800da28:	f007 fe8b 	bl	8015742 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800da32:	223e      	movs	r2, #62	@ 0x3e
 800da34:	2100      	movs	r1, #0
 800da36:	4618      	mov	r0, r3
 800da38:	f007 fe83 	bl	8015742 <memset>

  return USBH_OK;
 800da3c:	2300      	movs	r3, #0
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3710      	adds	r7, #16
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}

0800da46 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800da46:	b480      	push	{r7}
 800da48:	b085      	sub	sp, #20
 800da4a:	af00      	add	r7, sp, #0
 800da4c:	6078      	str	r0, [r7, #4]
 800da4e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800da50:	2300      	movs	r3, #0
 800da52:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d016      	beq.n	800da88 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800da60:	2b00      	cmp	r3, #0
 800da62:	d10e      	bne.n	800da82 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800da6a:	1c59      	adds	r1, r3, #1
 800da6c:	687a      	ldr	r2, [r7, #4]
 800da6e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	33de      	adds	r3, #222	@ 0xde
 800da76:	6839      	ldr	r1, [r7, #0]
 800da78:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800da7c:	2300      	movs	r3, #0
 800da7e:	73fb      	strb	r3, [r7, #15]
 800da80:	e004      	b.n	800da8c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800da82:	2302      	movs	r3, #2
 800da84:	73fb      	strb	r3, [r7, #15]
 800da86:	e001      	b.n	800da8c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800da88:	2302      	movs	r3, #2
 800da8a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800da8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3714      	adds	r7, #20
 800da92:	46bd      	mov	sp, r7
 800da94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da98:	4770      	bx	lr

0800da9a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800da9a:	b480      	push	{r7}
 800da9c:	b085      	sub	sp, #20
 800da9e:	af00      	add	r7, sp, #0
 800daa0:	6078      	str	r0, [r7, #4]
 800daa2:	460b      	mov	r3, r1
 800daa4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800daa6:	2300      	movs	r3, #0
 800daa8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800dab0:	78fa      	ldrb	r2, [r7, #3]
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d204      	bcs.n	800dac0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	78fa      	ldrb	r2, [r7, #3]
 800daba:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800dabe:	e001      	b.n	800dac4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800dac0:	2302      	movs	r3, #2
 800dac2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800dac4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3714      	adds	r7, #20
 800daca:	46bd      	mov	sp, r7
 800dacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad0:	4770      	bx	lr

0800dad2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800dad2:	b480      	push	{r7}
 800dad4:	b087      	sub	sp, #28
 800dad6:	af00      	add	r7, sp, #0
 800dad8:	6078      	str	r0, [r7, #4]
 800dada:	4608      	mov	r0, r1
 800dadc:	4611      	mov	r1, r2
 800dade:	461a      	mov	r2, r3
 800dae0:	4603      	mov	r3, r0
 800dae2:	70fb      	strb	r3, [r7, #3]
 800dae4:	460b      	mov	r3, r1
 800dae6:	70bb      	strb	r3, [r7, #2]
 800dae8:	4613      	mov	r3, r2
 800daea:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800daec:	2300      	movs	r3, #0
 800daee:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800daf0:	2300      	movs	r3, #0
 800daf2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800dafa:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800dafc:	e025      	b.n	800db4a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800dafe:	7dfb      	ldrb	r3, [r7, #23]
 800db00:	221a      	movs	r2, #26
 800db02:	fb02 f303 	mul.w	r3, r2, r3
 800db06:	3308      	adds	r3, #8
 800db08:	68fa      	ldr	r2, [r7, #12]
 800db0a:	4413      	add	r3, r2
 800db0c:	3302      	adds	r3, #2
 800db0e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800db10:	693b      	ldr	r3, [r7, #16]
 800db12:	795b      	ldrb	r3, [r3, #5]
 800db14:	78fa      	ldrb	r2, [r7, #3]
 800db16:	429a      	cmp	r2, r3
 800db18:	d002      	beq.n	800db20 <USBH_FindInterface+0x4e>
 800db1a:	78fb      	ldrb	r3, [r7, #3]
 800db1c:	2bff      	cmp	r3, #255	@ 0xff
 800db1e:	d111      	bne.n	800db44 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800db24:	78ba      	ldrb	r2, [r7, #2]
 800db26:	429a      	cmp	r2, r3
 800db28:	d002      	beq.n	800db30 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800db2a:	78bb      	ldrb	r3, [r7, #2]
 800db2c:	2bff      	cmp	r3, #255	@ 0xff
 800db2e:	d109      	bne.n	800db44 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800db30:	693b      	ldr	r3, [r7, #16]
 800db32:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800db34:	787a      	ldrb	r2, [r7, #1]
 800db36:	429a      	cmp	r2, r3
 800db38:	d002      	beq.n	800db40 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800db3a:	787b      	ldrb	r3, [r7, #1]
 800db3c:	2bff      	cmp	r3, #255	@ 0xff
 800db3e:	d101      	bne.n	800db44 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800db40:	7dfb      	ldrb	r3, [r7, #23]
 800db42:	e006      	b.n	800db52 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800db44:	7dfb      	ldrb	r3, [r7, #23]
 800db46:	3301      	adds	r3, #1
 800db48:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800db4a:	7dfb      	ldrb	r3, [r7, #23]
 800db4c:	2b01      	cmp	r3, #1
 800db4e:	d9d6      	bls.n	800dafe <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800db50:	23ff      	movs	r3, #255	@ 0xff
}
 800db52:	4618      	mov	r0, r3
 800db54:	371c      	adds	r7, #28
 800db56:	46bd      	mov	sp, r7
 800db58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5c:	4770      	bx	lr

0800db5e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800db5e:	b580      	push	{r7, lr}
 800db60:	b082      	sub	sp, #8
 800db62:	af00      	add	r7, sp, #0
 800db64:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800db66:	6878      	ldr	r0, [r7, #4]
 800db68:	f004 fec6 	bl	80128f8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800db6c:	2101      	movs	r1, #1
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f004 ffdf 	bl	8012b32 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800db74:	2300      	movs	r3, #0
}
 800db76:	4618      	mov	r0, r3
 800db78:	3708      	adds	r7, #8
 800db7a:	46bd      	mov	sp, r7
 800db7c:	bd80      	pop	{r7, pc}
	...

0800db80 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b088      	sub	sp, #32
 800db84:	af04      	add	r7, sp, #16
 800db86:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800db88:	2302      	movs	r3, #2
 800db8a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800db8c:	2300      	movs	r3, #0
 800db8e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800db96:	b2db      	uxtb	r3, r3
 800db98:	2b01      	cmp	r3, #1
 800db9a:	d102      	bne.n	800dba2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2203      	movs	r2, #3
 800dba0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	781b      	ldrb	r3, [r3, #0]
 800dba6:	b2db      	uxtb	r3, r3
 800dba8:	2b0b      	cmp	r3, #11
 800dbaa:	f200 81f5 	bhi.w	800df98 <USBH_Process+0x418>
 800dbae:	a201      	add	r2, pc, #4	@ (adr r2, 800dbb4 <USBH_Process+0x34>)
 800dbb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbb4:	0800dbe5 	.word	0x0800dbe5
 800dbb8:	0800dc23 	.word	0x0800dc23
 800dbbc:	0800dc99 	.word	0x0800dc99
 800dbc0:	0800df27 	.word	0x0800df27
 800dbc4:	0800df99 	.word	0x0800df99
 800dbc8:	0800dd45 	.word	0x0800dd45
 800dbcc:	0800dec1 	.word	0x0800dec1
 800dbd0:	0800dd87 	.word	0x0800dd87
 800dbd4:	0800ddb3 	.word	0x0800ddb3
 800dbd8:	0800dddb 	.word	0x0800dddb
 800dbdc:	0800de29 	.word	0x0800de29
 800dbe0:	0800df0f 	.word	0x0800df0f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800dbea:	b2db      	uxtb	r3, r3
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	f000 81d5 	beq.w	800df9c <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2201      	movs	r2, #1
 800dbf6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800dbf8:	20c8      	movs	r0, #200	@ 0xc8
 800dbfa:	f004 ffe4 	bl	8012bc6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800dbfe:	6878      	ldr	r0, [r7, #4]
 800dc00:	f004 fed7 	bl	80129b2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	2200      	movs	r2, #0
 800dc08:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800dc14:	2300      	movs	r3, #0
 800dc16:	2200      	movs	r2, #0
 800dc18:	2101      	movs	r1, #1
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f000 fc6a 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800dc20:	e1bc      	b.n	800df9c <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	2b01      	cmp	r3, #1
 800dc2c:	d107      	bne.n	800dc3e <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2200      	movs	r2, #0
 800dc32:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	2202      	movs	r2, #2
 800dc3a:	701a      	strb	r2, [r3, #0]
 800dc3c:	e025      	b.n	800dc8a <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800dc44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800dc48:	d914      	bls.n	800dc74 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800dc50:	3301      	adds	r3, #1
 800dc52:	b2da      	uxtb	r2, r3
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800dc60:	2b03      	cmp	r3, #3
 800dc62:	d903      	bls.n	800dc6c <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	220d      	movs	r2, #13
 800dc68:	701a      	strb	r2, [r3, #0]
 800dc6a:	e00e      	b.n	800dc8a <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	701a      	strb	r2, [r3, #0]
 800dc72:	e00a      	b.n	800dc8a <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800dc7a:	f103 020a 	add.w	r2, r3, #10
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800dc84:	200a      	movs	r0, #10
 800dc86:	f004 ff9e 	bl	8012bc6 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	2101      	movs	r1, #1
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f000 fc2f 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800dc96:	e188      	b.n	800dfaa <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d005      	beq.n	800dcae <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800dca8:	2104      	movs	r1, #4
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800dcae:	2064      	movs	r0, #100	@ 0x64
 800dcb0:	f004 ff89 	bl	8012bc6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f004 fe55 	bl	8012964 <USBH_LL_GetSpeed>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	461a      	mov	r2, r3
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	2205      	movs	r2, #5
 800dcc8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800dcca:	2100      	movs	r1, #0
 800dccc:	6878      	ldr	r0, [r7, #4]
 800dcce:	f001 fba4 	bl	800f41a <USBH_AllocPipe>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800dcda:	2180      	movs	r1, #128	@ 0x80
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f001 fb9c 	bl	800f41a <USBH_AllocPipe>
 800dce2:	4603      	mov	r3, r0
 800dce4:	461a      	mov	r2, r3
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	7919      	ldrb	r1, [r3, #4]
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800dcfe:	9202      	str	r2, [sp, #8]
 800dd00:	2200      	movs	r2, #0
 800dd02:	9201      	str	r2, [sp, #4]
 800dd04:	9300      	str	r3, [sp, #0]
 800dd06:	4603      	mov	r3, r0
 800dd08:	2280      	movs	r2, #128	@ 0x80
 800dd0a:	6878      	ldr	r0, [r7, #4]
 800dd0c:	f001 fb56 	bl	800f3bc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	7959      	ldrb	r1, [r3, #5]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800dd20:	687a      	ldr	r2, [r7, #4]
 800dd22:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800dd24:	9202      	str	r2, [sp, #8]
 800dd26:	2200      	movs	r2, #0
 800dd28:	9201      	str	r2, [sp, #4]
 800dd2a:	9300      	str	r3, [sp, #0]
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	2200      	movs	r2, #0
 800dd30:	6878      	ldr	r0, [r7, #4]
 800dd32:	f001 fb43 	bl	800f3bc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800dd36:	2300      	movs	r3, #0
 800dd38:	2200      	movs	r2, #0
 800dd3a:	2101      	movs	r1, #1
 800dd3c:	6878      	ldr	r0, [r7, #4]
 800dd3e:	f000 fbd9 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800dd42:	e132      	b.n	800dfaa <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f000 f935 	bl	800dfb4 <USBH_HandleEnum>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800dd4e:	7bbb      	ldrb	r3, [r7, #14]
 800dd50:	b2db      	uxtb	r3, r3
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	f040 8124 	bne.w	800dfa0 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d103      	bne.n	800dd72 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2208      	movs	r2, #8
 800dd6e:	701a      	strb	r2, [r3, #0]
 800dd70:	e002      	b.n	800dd78 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2207      	movs	r2, #7
 800dd76:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800dd78:	2300      	movs	r3, #0
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	2105      	movs	r1, #5
 800dd7e:	6878      	ldr	r0, [r7, #4]
 800dd80:	f000 fbb8 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800dd84:	e10c      	b.n	800dfa0 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	f000 8109 	beq.w	800dfa4 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800dd98:	2101      	movs	r1, #1
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	2208      	movs	r2, #8
 800dda2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800dda4:	2300      	movs	r3, #0
 800dda6:	2200      	movs	r2, #0
 800dda8:	2105      	movs	r1, #5
 800ddaa:	6878      	ldr	r0, [r7, #4]
 800ddac:	f000 fba2 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800ddb0:	e0f8      	b.n	800dfa4 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800ddb8:	4619      	mov	r1, r3
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 fcc8 	bl	800e750 <USBH_SetCfg>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d102      	bne.n	800ddcc <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2209      	movs	r2, #9
 800ddca:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800ddcc:	2300      	movs	r3, #0
 800ddce:	2200      	movs	r2, #0
 800ddd0:	2101      	movs	r1, #1
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f000 fb8e 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ddd8:	e0e7      	b.n	800dfaa <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800dde0:	f003 0320 	and.w	r3, r3, #32
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d015      	beq.n	800de14 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800dde8:	2101      	movs	r1, #1
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f000 fcd3 	bl	800e796 <USBH_SetFeature>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ddf4:	7bbb      	ldrb	r3, [r7, #14]
 800ddf6:	b2db      	uxtb	r3, r3
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d103      	bne.n	800de04 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	220a      	movs	r2, #10
 800de00:	701a      	strb	r2, [r3, #0]
 800de02:	e00a      	b.n	800de1a <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800de04:	7bbb      	ldrb	r3, [r7, #14]
 800de06:	b2db      	uxtb	r3, r3
 800de08:	2b03      	cmp	r3, #3
 800de0a:	d106      	bne.n	800de1a <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	220a      	movs	r2, #10
 800de10:	701a      	strb	r2, [r3, #0]
 800de12:	e002      	b.n	800de1a <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	220a      	movs	r2, #10
 800de18:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800de1a:	2300      	movs	r3, #0
 800de1c:	2200      	movs	r2, #0
 800de1e:	2101      	movs	r1, #1
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f000 fb67 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800de26:	e0c0      	b.n	800dfaa <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d03f      	beq.n	800deb2 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2200      	movs	r2, #0
 800de36:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800de3a:	2300      	movs	r3, #0
 800de3c:	73fb      	strb	r3, [r7, #15]
 800de3e:	e016      	b.n	800de6e <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800de40:	7bfa      	ldrb	r2, [r7, #15]
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	32de      	adds	r2, #222	@ 0xde
 800de46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de4a:	791a      	ldrb	r2, [r3, #4]
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800de52:	429a      	cmp	r2, r3
 800de54:	d108      	bne.n	800de68 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800de56:	7bfa      	ldrb	r2, [r7, #15]
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	32de      	adds	r2, #222	@ 0xde
 800de5c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800de66:	e005      	b.n	800de74 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800de68:	7bfb      	ldrb	r3, [r7, #15]
 800de6a:	3301      	adds	r3, #1
 800de6c:	73fb      	strb	r3, [r7, #15]
 800de6e:	7bfb      	ldrb	r3, [r7, #15]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d0e5      	beq.n	800de40 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d016      	beq.n	800deac <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800de84:	689b      	ldr	r3, [r3, #8]
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	4798      	blx	r3
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d109      	bne.n	800dea4 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	2206      	movs	r2, #6
 800de94:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800de9c:	2103      	movs	r1, #3
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	4798      	blx	r3
 800dea2:	e006      	b.n	800deb2 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	220d      	movs	r2, #13
 800dea8:	701a      	strb	r2, [r3, #0]
 800deaa:	e002      	b.n	800deb2 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	220d      	movs	r2, #13
 800deb0:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800deb2:	2300      	movs	r3, #0
 800deb4:	2200      	movs	r2, #0
 800deb6:	2105      	movs	r1, #5
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f000 fb1b 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800debe:	e074      	b.n	800dfaa <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d017      	beq.n	800defa <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ded0:	691b      	ldr	r3, [r3, #16]
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	4798      	blx	r3
 800ded6:	4603      	mov	r3, r0
 800ded8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800deda:	7bbb      	ldrb	r3, [r7, #14]
 800dedc:	b2db      	uxtb	r3, r3
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d103      	bne.n	800deea <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	220b      	movs	r2, #11
 800dee6:	701a      	strb	r2, [r3, #0]
 800dee8:	e00a      	b.n	800df00 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800deea:	7bbb      	ldrb	r3, [r7, #14]
 800deec:	b2db      	uxtb	r3, r3
 800deee:	2b02      	cmp	r3, #2
 800def0:	d106      	bne.n	800df00 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	220d      	movs	r2, #13
 800def6:	701a      	strb	r2, [r3, #0]
 800def8:	e002      	b.n	800df00 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	220d      	movs	r2, #13
 800defe:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800df00:	2300      	movs	r3, #0
 800df02:	2200      	movs	r2, #0
 800df04:	2105      	movs	r1, #5
 800df06:	6878      	ldr	r0, [r7, #4]
 800df08:	f000 faf4 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800df0c:	e04d      	b.n	800dfaa <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800df14:	2b00      	cmp	r3, #0
 800df16:	d047      	beq.n	800dfa8 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800df1e:	695b      	ldr	r3, [r3, #20]
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	4798      	blx	r3
      }
      break;
 800df24:	e040      	b.n	800dfa8 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2200      	movs	r2, #0
 800df2a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f7ff fd18 	bl	800d964 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d009      	beq.n	800df52 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800df44:	68db      	ldr	r3, [r3, #12]
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	2200      	movs	r2, #0
 800df4e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d005      	beq.n	800df68 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800df62:	2105      	movs	r1, #5
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800df6e:	b2db      	uxtb	r3, r3
 800df70:	2b01      	cmp	r3, #1
 800df72:	d107      	bne.n	800df84 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2200      	movs	r2, #0
 800df78:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f7ff fdee 	bl	800db5e <USBH_Start>
 800df82:	e002      	b.n	800df8a <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f004 fcb7 	bl	80128f8 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800df8a:	2300      	movs	r3, #0
 800df8c:	2200      	movs	r2, #0
 800df8e:	2101      	movs	r1, #1
 800df90:	6878      	ldr	r0, [r7, #4]
 800df92:	f000 faaf 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800df96:	e008      	b.n	800dfaa <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800df98:	bf00      	nop
 800df9a:	e006      	b.n	800dfaa <USBH_Process+0x42a>
      break;
 800df9c:	bf00      	nop
 800df9e:	e004      	b.n	800dfaa <USBH_Process+0x42a>
      break;
 800dfa0:	bf00      	nop
 800dfa2:	e002      	b.n	800dfaa <USBH_Process+0x42a>
    break;
 800dfa4:	bf00      	nop
 800dfa6:	e000      	b.n	800dfaa <USBH_Process+0x42a>
      break;
 800dfa8:	bf00      	nop
  }
  return USBH_OK;
 800dfaa:	2300      	movs	r3, #0
}
 800dfac:	4618      	mov	r0, r3
 800dfae:	3710      	adds	r7, #16
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}

0800dfb4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b088      	sub	sp, #32
 800dfb8:	af04      	add	r7, sp, #16
 800dfba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	785b      	ldrb	r3, [r3, #1]
 800dfc8:	2b07      	cmp	r3, #7
 800dfca:	f200 81db 	bhi.w	800e384 <USBH_HandleEnum+0x3d0>
 800dfce:	a201      	add	r2, pc, #4	@ (adr r2, 800dfd4 <USBH_HandleEnum+0x20>)
 800dfd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfd4:	0800dff5 	.word	0x0800dff5
 800dfd8:	0800e0af 	.word	0x0800e0af
 800dfdc:	0800e119 	.word	0x0800e119
 800dfe0:	0800e1a3 	.word	0x0800e1a3
 800dfe4:	0800e20d 	.word	0x0800e20d
 800dfe8:	0800e27d 	.word	0x0800e27d
 800dfec:	0800e2e7 	.word	0x0800e2e7
 800dff0:	0800e345 	.word	0x0800e345
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800dff4:	2108      	movs	r1, #8
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f000 fac7 	bl	800e58a <USBH_Get_DevDesc>
 800dffc:	4603      	mov	r3, r0
 800dffe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e000:	7bbb      	ldrb	r3, [r7, #14]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d12e      	bne.n	800e064 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	2201      	movs	r2, #1
 800e014:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	7919      	ldrb	r1, [r3, #4]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e026:	687a      	ldr	r2, [r7, #4]
 800e028:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800e02a:	9202      	str	r2, [sp, #8]
 800e02c:	2200      	movs	r2, #0
 800e02e:	9201      	str	r2, [sp, #4]
 800e030:	9300      	str	r3, [sp, #0]
 800e032:	4603      	mov	r3, r0
 800e034:	2280      	movs	r2, #128	@ 0x80
 800e036:	6878      	ldr	r0, [r7, #4]
 800e038:	f001 f9c0 	bl	800f3bc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	7959      	ldrb	r1, [r3, #5]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e04c:	687a      	ldr	r2, [r7, #4]
 800e04e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e050:	9202      	str	r2, [sp, #8]
 800e052:	2200      	movs	r2, #0
 800e054:	9201      	str	r2, [sp, #4]
 800e056:	9300      	str	r3, [sp, #0]
 800e058:	4603      	mov	r3, r0
 800e05a:	2200      	movs	r2, #0
 800e05c:	6878      	ldr	r0, [r7, #4]
 800e05e:	f001 f9ad 	bl	800f3bc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e062:	e191      	b.n	800e388 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e064:	7bbb      	ldrb	r3, [r7, #14]
 800e066:	2b03      	cmp	r3, #3
 800e068:	f040 818e 	bne.w	800e388 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e072:	3301      	adds	r3, #1
 800e074:	b2da      	uxtb	r2, r3
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e082:	2b03      	cmp	r3, #3
 800e084:	d903      	bls.n	800e08e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	220d      	movs	r2, #13
 800e08a:	701a      	strb	r2, [r3, #0]
      break;
 800e08c:	e17c      	b.n	800e388 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	795b      	ldrb	r3, [r3, #5]
 800e092:	4619      	mov	r1, r3
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f001 f9e1 	bl	800f45c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	791b      	ldrb	r3, [r3, #4]
 800e09e:	4619      	mov	r1, r3
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	f001 f9db 	bl	800f45c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	701a      	strb	r2, [r3, #0]
      break;
 800e0ac:	e16c      	b.n	800e388 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800e0ae:	2112      	movs	r1, #18
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f000 fa6a 	bl	800e58a <USBH_Get_DevDesc>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e0ba:	7bbb      	ldrb	r3, [r7, #14]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d103      	bne.n	800e0c8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2202      	movs	r2, #2
 800e0c4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e0c6:	e161      	b.n	800e38c <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e0c8:	7bbb      	ldrb	r3, [r7, #14]
 800e0ca:	2b03      	cmp	r3, #3
 800e0cc:	f040 815e 	bne.w	800e38c <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e0d6:	3301      	adds	r3, #1
 800e0d8:	b2da      	uxtb	r2, r3
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e0e6:	2b03      	cmp	r3, #3
 800e0e8:	d903      	bls.n	800e0f2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	220d      	movs	r2, #13
 800e0ee:	701a      	strb	r2, [r3, #0]
      break;
 800e0f0:	e14c      	b.n	800e38c <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	795b      	ldrb	r3, [r3, #5]
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f001 f9af 	bl	800f45c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	791b      	ldrb	r3, [r3, #4]
 800e102:	4619      	mov	r1, r3
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f001 f9a9 	bl	800f45c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2200      	movs	r2, #0
 800e114:	701a      	strb	r2, [r3, #0]
      break;
 800e116:	e139      	b.n	800e38c <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e118:	2101      	movs	r1, #1
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f000 faf4 	bl	800e708 <USBH_SetAddress>
 800e120:	4603      	mov	r3, r0
 800e122:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e124:	7bbb      	ldrb	r3, [r7, #14]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d130      	bne.n	800e18c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800e12a:	2002      	movs	r0, #2
 800e12c:	f004 fd4b 	bl	8012bc6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2201      	movs	r2, #1
 800e134:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	2203      	movs	r2, #3
 800e13c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	7919      	ldrb	r1, [r3, #4]
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e14e:	687a      	ldr	r2, [r7, #4]
 800e150:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e152:	9202      	str	r2, [sp, #8]
 800e154:	2200      	movs	r2, #0
 800e156:	9201      	str	r2, [sp, #4]
 800e158:	9300      	str	r3, [sp, #0]
 800e15a:	4603      	mov	r3, r0
 800e15c:	2280      	movs	r2, #128	@ 0x80
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f001 f92c 	bl	800f3bc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	7959      	ldrb	r1, [r3, #5]
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800e174:	687a      	ldr	r2, [r7, #4]
 800e176:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e178:	9202      	str	r2, [sp, #8]
 800e17a:	2200      	movs	r2, #0
 800e17c:	9201      	str	r2, [sp, #4]
 800e17e:	9300      	str	r3, [sp, #0]
 800e180:	4603      	mov	r3, r0
 800e182:	2200      	movs	r2, #0
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f001 f919 	bl	800f3bc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e18a:	e101      	b.n	800e390 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e18c:	7bbb      	ldrb	r3, [r7, #14]
 800e18e:	2b03      	cmp	r3, #3
 800e190:	f040 80fe 	bne.w	800e390 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	220d      	movs	r2, #13
 800e198:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	2200      	movs	r2, #0
 800e19e:	705a      	strb	r2, [r3, #1]
      break;
 800e1a0:	e0f6      	b.n	800e390 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800e1a2:	2109      	movs	r1, #9
 800e1a4:	6878      	ldr	r0, [r7, #4]
 800e1a6:	f000 fa1c 	bl	800e5e2 <USBH_Get_CfgDesc>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e1ae:	7bbb      	ldrb	r3, [r7, #14]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d103      	bne.n	800e1bc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2204      	movs	r2, #4
 800e1b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e1ba:	e0eb      	b.n	800e394 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e1bc:	7bbb      	ldrb	r3, [r7, #14]
 800e1be:	2b03      	cmp	r3, #3
 800e1c0:	f040 80e8 	bne.w	800e394 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e1ca:	3301      	adds	r3, #1
 800e1cc:	b2da      	uxtb	r2, r3
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e1da:	2b03      	cmp	r3, #3
 800e1dc:	d903      	bls.n	800e1e6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	220d      	movs	r2, #13
 800e1e2:	701a      	strb	r2, [r3, #0]
      break;
 800e1e4:	e0d6      	b.n	800e394 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	795b      	ldrb	r3, [r3, #5]
 800e1ea:	4619      	mov	r1, r3
 800e1ec:	6878      	ldr	r0, [r7, #4]
 800e1ee:	f001 f935 	bl	800f45c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	791b      	ldrb	r3, [r3, #4]
 800e1f6:	4619      	mov	r1, r3
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f001 f92f 	bl	800f45c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2200      	movs	r2, #0
 800e202:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	2200      	movs	r2, #0
 800e208:	701a      	strb	r2, [r3, #0]
      break;
 800e20a:	e0c3      	b.n	800e394 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800e212:	4619      	mov	r1, r3
 800e214:	6878      	ldr	r0, [r7, #4]
 800e216:	f000 f9e4 	bl	800e5e2 <USBH_Get_CfgDesc>
 800e21a:	4603      	mov	r3, r0
 800e21c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e21e:	7bbb      	ldrb	r3, [r7, #14]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d103      	bne.n	800e22c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2205      	movs	r2, #5
 800e228:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e22a:	e0b5      	b.n	800e398 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e22c:	7bbb      	ldrb	r3, [r7, #14]
 800e22e:	2b03      	cmp	r3, #3
 800e230:	f040 80b2 	bne.w	800e398 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e23a:	3301      	adds	r3, #1
 800e23c:	b2da      	uxtb	r2, r3
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800e24a:	2b03      	cmp	r3, #3
 800e24c:	d903      	bls.n	800e256 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	220d      	movs	r2, #13
 800e252:	701a      	strb	r2, [r3, #0]
      break;
 800e254:	e0a0      	b.n	800e398 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	795b      	ldrb	r3, [r3, #5]
 800e25a:	4619      	mov	r1, r3
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f001 f8fd 	bl	800f45c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	791b      	ldrb	r3, [r3, #4]
 800e266:	4619      	mov	r1, r3
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f001 f8f7 	bl	800f45c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2200      	movs	r2, #0
 800e272:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2200      	movs	r2, #0
 800e278:	701a      	strb	r2, [r3, #0]
      break;
 800e27a:	e08d      	b.n	800e398 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800e282:	2b00      	cmp	r3, #0
 800e284:	d025      	beq.n	800e2d2 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e292:	23ff      	movs	r3, #255	@ 0xff
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f000 f9ce 	bl	800e636 <USBH_Get_StringDesc>
 800e29a:	4603      	mov	r3, r0
 800e29c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e29e:	7bbb      	ldrb	r3, [r7, #14]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d109      	bne.n	800e2b8 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2206      	movs	r2, #6
 800e2a8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	2105      	movs	r1, #5
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f000 f91f 	bl	800e4f4 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800e2b6:	e071      	b.n	800e39c <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e2b8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ba:	2b03      	cmp	r3, #3
 800e2bc:	d16e      	bne.n	800e39c <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2206      	movs	r2, #6
 800e2c2:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	2105      	movs	r1, #5
 800e2ca:	6878      	ldr	r0, [r7, #4]
 800e2cc:	f000 f912 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800e2d0:	e064      	b.n	800e39c <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2206      	movs	r2, #6
 800e2d6:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800e2d8:	2300      	movs	r3, #0
 800e2da:	2200      	movs	r2, #0
 800e2dc:	2105      	movs	r1, #5
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f000 f908 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800e2e4:	e05a      	b.n	800e39c <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d01f      	beq.n	800e330 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e2fc:	23ff      	movs	r3, #255	@ 0xff
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f000 f999 	bl	800e636 <USBH_Get_StringDesc>
 800e304:	4603      	mov	r3, r0
 800e306:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e308:	7bbb      	ldrb	r3, [r7, #14]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d103      	bne.n	800e316 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2207      	movs	r2, #7
 800e312:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800e314:	e044      	b.n	800e3a0 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e316:	7bbb      	ldrb	r3, [r7, #14]
 800e318:	2b03      	cmp	r3, #3
 800e31a:	d141      	bne.n	800e3a0 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2207      	movs	r2, #7
 800e320:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800e322:	2300      	movs	r3, #0
 800e324:	2200      	movs	r2, #0
 800e326:	2105      	movs	r1, #5
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 f8e3 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800e32e:	e037      	b.n	800e3a0 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2207      	movs	r2, #7
 800e334:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800e336:	2300      	movs	r3, #0
 800e338:	2200      	movs	r2, #0
 800e33a:	2105      	movs	r1, #5
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 f8d9 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800e342:	e02d      	b.n	800e3a0 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d017      	beq.n	800e37e <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e35a:	23ff      	movs	r3, #255	@ 0xff
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f000 f96a 	bl	800e636 <USBH_Get_StringDesc>
 800e362:	4603      	mov	r3, r0
 800e364:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e366:	7bbb      	ldrb	r3, [r7, #14]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d102      	bne.n	800e372 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800e36c:	2300      	movs	r3, #0
 800e36e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800e370:	e018      	b.n	800e3a4 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e372:	7bbb      	ldrb	r3, [r7, #14]
 800e374:	2b03      	cmp	r3, #3
 800e376:	d115      	bne.n	800e3a4 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 800e378:	2300      	movs	r3, #0
 800e37a:	73fb      	strb	r3, [r7, #15]
      break;
 800e37c:	e012      	b.n	800e3a4 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800e37e:	2300      	movs	r3, #0
 800e380:	73fb      	strb	r3, [r7, #15]
      break;
 800e382:	e00f      	b.n	800e3a4 <USBH_HandleEnum+0x3f0>

    default:
      break;
 800e384:	bf00      	nop
 800e386:	e00e      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e388:	bf00      	nop
 800e38a:	e00c      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e38c:	bf00      	nop
 800e38e:	e00a      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e390:	bf00      	nop
 800e392:	e008      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e394:	bf00      	nop
 800e396:	e006      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e398:	bf00      	nop
 800e39a:	e004      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e39c:	bf00      	nop
 800e39e:	e002      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e3a0:	bf00      	nop
 800e3a2:	e000      	b.n	800e3a6 <USBH_HandleEnum+0x3f2>
      break;
 800e3a4:	bf00      	nop
  }
  return Status;
 800e3a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	3710      	adds	r7, #16
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	bd80      	pop	{r7, pc}

0800e3b0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b083      	sub	sp, #12
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
 800e3b8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	683a      	ldr	r2, [r7, #0]
 800e3be:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800e3c2:	bf00      	nop
 800e3c4:	370c      	adds	r7, #12
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3cc:	4770      	bx	lr

0800e3ce <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800e3ce:	b580      	push	{r7, lr}
 800e3d0:	b082      	sub	sp, #8
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e3dc:	1c5a      	adds	r2, r3, #1
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800e3e4:	6878      	ldr	r0, [r7, #4]
 800e3e6:	f000 f804 	bl	800e3f2 <USBH_HandleSof>
}
 800e3ea:	bf00      	nop
 800e3ec:	3708      	adds	r7, #8
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bd80      	pop	{r7, pc}

0800e3f2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800e3f2:	b580      	push	{r7, lr}
 800e3f4:	b082      	sub	sp, #8
 800e3f6:	af00      	add	r7, sp, #0
 800e3f8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	b2db      	uxtb	r3, r3
 800e400:	2b0b      	cmp	r3, #11
 800e402:	d10a      	bne.n	800e41a <USBH_HandleSof+0x28>
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d005      	beq.n	800e41a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800e414:	699b      	ldr	r3, [r3, #24]
 800e416:	6878      	ldr	r0, [r7, #4]
 800e418:	4798      	blx	r3
  }
}
 800e41a:	bf00      	nop
 800e41c:	3708      	adds	r7, #8
 800e41e:	46bd      	mov	sp, r7
 800e420:	bd80      	pop	{r7, pc}

0800e422 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800e422:	b580      	push	{r7, lr}
 800e424:	b082      	sub	sp, #8
 800e426:	af00      	add	r7, sp, #0
 800e428:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	2201      	movs	r2, #1
 800e42e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800e432:	2300      	movs	r3, #0
 800e434:	2200      	movs	r2, #0
 800e436:	2101      	movs	r1, #1
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 f85b 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 800e43e:	bf00      	nop
}
 800e440:	3708      	adds	r7, #8
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}

0800e446 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800e446:	b480      	push	{r7}
 800e448:	b083      	sub	sp, #12
 800e44a:	af00      	add	r7, sp, #0
 800e44c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2200      	movs	r2, #0
 800e452:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2201      	movs	r2, #1
 800e45a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800e45e:	bf00      	nop
}
 800e460:	370c      	adds	r7, #12
 800e462:	46bd      	mov	sp, r7
 800e464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e468:	4770      	bx	lr

0800e46a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800e46a:	b580      	push	{r7, lr}
 800e46c:	b082      	sub	sp, #8
 800e46e:	af00      	add	r7, sp, #0
 800e470:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2201      	movs	r2, #1
 800e476:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2200      	movs	r2, #0
 800e47e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2200      	movs	r2, #0
 800e486:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800e48a:	2300      	movs	r3, #0
 800e48c:	2200      	movs	r2, #0
 800e48e:	2101      	movs	r1, #1
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 f82f 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800e496:	2300      	movs	r3, #0
}
 800e498:	4618      	mov	r0, r3
 800e49a:	3708      	adds	r7, #8
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2201      	movs	r2, #1
 800e4ac:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800e4c0:	6878      	ldr	r0, [r7, #4]
 800e4c2:	f004 fa34 	bl	801292e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	791b      	ldrb	r3, [r3, #4]
 800e4ca:	4619      	mov	r1, r3
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f000 ffc5 	bl	800f45c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	795b      	ldrb	r3, [r3, #5]
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	6878      	ldr	r0, [r7, #4]
 800e4da:	f000 ffbf 	bl	800f45c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800e4de:	2300      	movs	r3, #0
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	2101      	movs	r1, #1
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f000 f805 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800e4ea:	2300      	movs	r3, #0
}
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	3708      	adds	r7, #8
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}

0800e4f4 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 800e4f4:	b580      	push	{r7, lr}
 800e4f6:	b086      	sub	sp, #24
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	60f8      	str	r0, [r7, #12]
 800e4fc:	607a      	str	r2, [r7, #4]
 800e4fe:	603b      	str	r3, [r7, #0]
 800e500:	460b      	mov	r3, r1
 800e502:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 800e504:	7afa      	ldrb	r2, [r7, #11]
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 800e512:	4618      	mov	r0, r3
 800e514:	f001 f952 	bl	800f7bc <osMessageWaiting>
 800e518:	4603      	mov	r3, r0
 800e51a:	f1c3 0310 	rsb	r3, r3, #16
 800e51e:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 800e520:	697b      	ldr	r3, [r7, #20]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d009      	beq.n	800e53a <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800e532:	687a      	ldr	r2, [r7, #4]
 800e534:	4619      	mov	r1, r3
 800e536:	f001 f88d 	bl	800f654 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 800e53a:	bf00      	nop
 800e53c:	3718      	adds	r7, #24
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}

0800e542 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800e542:	b580      	push	{r7, lr}
 800e544:	b086      	sub	sp, #24
 800e546:	af00      	add	r7, sp, #0
 800e548:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 800e550:	f107 030c 	add.w	r3, r7, #12
 800e554:	f04f 32ff 	mov.w	r2, #4294967295
 800e558:	4618      	mov	r0, r3
 800e55a:	f001 f8bb 	bl	800f6d4 <osMessageGet>
    if (event.status == osEventMessage)
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	2b10      	cmp	r3, #16
 800e562:	d1f2      	bne.n	800e54a <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	f7ff fb0b 	bl	800db80 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800e56a:	e7ee      	b.n	800e54a <USBH_Process_OS+0x8>

0800e56c <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800e56c:	b580      	push	{r7, lr}
 800e56e:	b082      	sub	sp, #8
 800e570:	af00      	add	r7, sp, #0
 800e572:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800e574:	2300      	movs	r3, #0
 800e576:	2200      	movs	r2, #0
 800e578:	2101      	movs	r1, #1
 800e57a:	6878      	ldr	r0, [r7, #4]
 800e57c:	f7ff ffba 	bl	800e4f4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800e580:	2300      	movs	r3, #0
}
 800e582:	4618      	mov	r0, r3
 800e584:	3708      	adds	r7, #8
 800e586:	46bd      	mov	sp, r7
 800e588:	bd80      	pop	{r7, pc}

0800e58a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800e58a:	b580      	push	{r7, lr}
 800e58c:	b086      	sub	sp, #24
 800e58e:	af02      	add	r7, sp, #8
 800e590:	6078      	str	r0, [r7, #4]
 800e592:	460b      	mov	r3, r1
 800e594:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800e596:	887b      	ldrh	r3, [r7, #2]
 800e598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e59c:	d901      	bls.n	800e5a2 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800e59e:	2303      	movs	r3, #3
 800e5a0:	e01b      	b.n	800e5da <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800e5a8:	887b      	ldrh	r3, [r7, #2]
 800e5aa:	9300      	str	r3, [sp, #0]
 800e5ac:	4613      	mov	r3, r2
 800e5ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e5b2:	2100      	movs	r1, #0
 800e5b4:	6878      	ldr	r0, [r7, #4]
 800e5b6:	f000 f872 	bl	800e69e <USBH_GetDescriptor>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800e5be:	7bfb      	ldrb	r3, [r7, #15]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d109      	bne.n	800e5d8 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800e5ca:	887a      	ldrh	r2, [r7, #2]
 800e5cc:	4619      	mov	r1, r3
 800e5ce:	6878      	ldr	r0, [r7, #4]
 800e5d0:	f000 f92a 	bl	800e828 <USBH_ParseDevDesc>
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e5d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	3710      	adds	r7, #16
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	bd80      	pop	{r7, pc}

0800e5e2 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800e5e2:	b580      	push	{r7, lr}
 800e5e4:	b086      	sub	sp, #24
 800e5e6:	af02      	add	r7, sp, #8
 800e5e8:	6078      	str	r0, [r7, #4]
 800e5ea:	460b      	mov	r3, r1
 800e5ec:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	331c      	adds	r3, #28
 800e5f2:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800e5f4:	887b      	ldrh	r3, [r7, #2]
 800e5f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e5fa:	d901      	bls.n	800e600 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800e5fc:	2303      	movs	r3, #3
 800e5fe:	e016      	b.n	800e62e <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800e600:	887b      	ldrh	r3, [r7, #2]
 800e602:	9300      	str	r3, [sp, #0]
 800e604:	68bb      	ldr	r3, [r7, #8]
 800e606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e60a:	2100      	movs	r1, #0
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f000 f846 	bl	800e69e <USBH_GetDescriptor>
 800e612:	4603      	mov	r3, r0
 800e614:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800e616:	7bfb      	ldrb	r3, [r7, #15]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d107      	bne.n	800e62c <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800e61c:	887b      	ldrh	r3, [r7, #2]
 800e61e:	461a      	mov	r2, r3
 800e620:	68b9      	ldr	r1, [r7, #8]
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f000 f9b0 	bl	800e988 <USBH_ParseCfgDesc>
 800e628:	4603      	mov	r3, r0
 800e62a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800e62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3710      	adds	r7, #16
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}

0800e636 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800e636:	b580      	push	{r7, lr}
 800e638:	b088      	sub	sp, #32
 800e63a:	af02      	add	r7, sp, #8
 800e63c:	60f8      	str	r0, [r7, #12]
 800e63e:	607a      	str	r2, [r7, #4]
 800e640:	461a      	mov	r2, r3
 800e642:	460b      	mov	r3, r1
 800e644:	72fb      	strb	r3, [r7, #11]
 800e646:	4613      	mov	r3, r2
 800e648:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800e64a:	893b      	ldrh	r3, [r7, #8]
 800e64c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e650:	d802      	bhi.n	800e658 <USBH_Get_StringDesc+0x22>
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d101      	bne.n	800e65c <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800e658:	2303      	movs	r3, #3
 800e65a:	e01c      	b.n	800e696 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800e65c:	7afb      	ldrb	r3, [r7, #11]
 800e65e:	b29b      	uxth	r3, r3
 800e660:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800e664:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800e66c:	893b      	ldrh	r3, [r7, #8]
 800e66e:	9300      	str	r3, [sp, #0]
 800e670:	460b      	mov	r3, r1
 800e672:	2100      	movs	r1, #0
 800e674:	68f8      	ldr	r0, [r7, #12]
 800e676:	f000 f812 	bl	800e69e <USBH_GetDescriptor>
 800e67a:	4603      	mov	r3, r0
 800e67c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800e67e:	7dfb      	ldrb	r3, [r7, #23]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d107      	bne.n	800e694 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800e68a:	893a      	ldrh	r2, [r7, #8]
 800e68c:	6879      	ldr	r1, [r7, #4]
 800e68e:	4618      	mov	r0, r3
 800e690:	f000 fb8d 	bl	800edae <USBH_ParseStringDesc>
  }

  return status;
 800e694:	7dfb      	ldrb	r3, [r7, #23]
}
 800e696:	4618      	mov	r0, r3
 800e698:	3718      	adds	r7, #24
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}

0800e69e <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800e69e:	b580      	push	{r7, lr}
 800e6a0:	b084      	sub	sp, #16
 800e6a2:	af00      	add	r7, sp, #0
 800e6a4:	60f8      	str	r0, [r7, #12]
 800e6a6:	607b      	str	r3, [r7, #4]
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	72fb      	strb	r3, [r7, #11]
 800e6ac:	4613      	mov	r3, r2
 800e6ae:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	789b      	ldrb	r3, [r3, #2]
 800e6b4:	2b01      	cmp	r3, #1
 800e6b6:	d11c      	bne.n	800e6f2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e6b8:	7afb      	ldrb	r3, [r7, #11]
 800e6ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e6be:	b2da      	uxtb	r2, r3
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	2206      	movs	r2, #6
 800e6c8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	893a      	ldrh	r2, [r7, #8]
 800e6ce:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e6d0:	893b      	ldrh	r3, [r7, #8]
 800e6d2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e6d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e6da:	d104      	bne.n	800e6e6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	f240 4209 	movw	r2, #1033	@ 0x409
 800e6e2:	829a      	strh	r2, [r3, #20]
 800e6e4:	e002      	b.n	800e6ec <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	8b3a      	ldrh	r2, [r7, #24]
 800e6f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e6f2:	8b3b      	ldrh	r3, [r7, #24]
 800e6f4:	461a      	mov	r2, r3
 800e6f6:	6879      	ldr	r1, [r7, #4]
 800e6f8:	68f8      	ldr	r0, [r7, #12]
 800e6fa:	f000 fba5 	bl	800ee48 <USBH_CtlReq>
 800e6fe:	4603      	mov	r3, r0
}
 800e700:	4618      	mov	r0, r3
 800e702:	3710      	adds	r7, #16
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}

0800e708 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	460b      	mov	r3, r1
 800e712:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	789b      	ldrb	r3, [r3, #2]
 800e718:	2b01      	cmp	r3, #1
 800e71a:	d10f      	bne.n	800e73c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2200      	movs	r2, #0
 800e720:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2205      	movs	r2, #5
 800e726:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e728:	78fb      	ldrb	r3, [r7, #3]
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	2200      	movs	r2, #0
 800e734:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2200      	movs	r2, #0
 800e73a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e73c:	2200      	movs	r2, #0
 800e73e:	2100      	movs	r1, #0
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f000 fb81 	bl	800ee48 <USBH_CtlReq>
 800e746:	4603      	mov	r3, r0
}
 800e748:	4618      	mov	r0, r3
 800e74a:	3708      	adds	r7, #8
 800e74c:	46bd      	mov	sp, r7
 800e74e:	bd80      	pop	{r7, pc}

0800e750 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b082      	sub	sp, #8
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
 800e758:	460b      	mov	r3, r1
 800e75a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	789b      	ldrb	r3, [r3, #2]
 800e760:	2b01      	cmp	r3, #1
 800e762:	d10e      	bne.n	800e782 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	2200      	movs	r2, #0
 800e768:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2209      	movs	r2, #9
 800e76e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	887a      	ldrh	r2, [r7, #2]
 800e774:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2200      	movs	r2, #0
 800e77a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2200      	movs	r2, #0
 800e780:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e782:	2200      	movs	r2, #0
 800e784:	2100      	movs	r1, #0
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	f000 fb5e 	bl	800ee48 <USBH_CtlReq>
 800e78c:	4603      	mov	r3, r0
}
 800e78e:	4618      	mov	r0, r3
 800e790:	3708      	adds	r7, #8
 800e792:	46bd      	mov	sp, r7
 800e794:	bd80      	pop	{r7, pc}

0800e796 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e796:	b580      	push	{r7, lr}
 800e798:	b082      	sub	sp, #8
 800e79a:	af00      	add	r7, sp, #0
 800e79c:	6078      	str	r0, [r7, #4]
 800e79e:	460b      	mov	r3, r1
 800e7a0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	789b      	ldrb	r3, [r3, #2]
 800e7a6:	2b01      	cmp	r3, #1
 800e7a8:	d10f      	bne.n	800e7ca <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2203      	movs	r2, #3
 800e7b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e7b6:	78fb      	ldrb	r3, [r7, #3]
 800e7b8:	b29a      	uxth	r2, r3
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2200      	movs	r2, #0
 800e7c8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	2100      	movs	r1, #0
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f000 fb3a 	bl	800ee48 <USBH_CtlReq>
 800e7d4:	4603      	mov	r3, r0
}
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	3708      	adds	r7, #8
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}

0800e7de <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e7de:	b580      	push	{r7, lr}
 800e7e0:	b082      	sub	sp, #8
 800e7e2:	af00      	add	r7, sp, #0
 800e7e4:	6078      	str	r0, [r7, #4]
 800e7e6:	460b      	mov	r3, r1
 800e7e8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	789b      	ldrb	r3, [r3, #2]
 800e7ee:	2b01      	cmp	r3, #1
 800e7f0:	d10f      	bne.n	800e812 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	2202      	movs	r2, #2
 800e7f6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2201      	movs	r2, #1
 800e7fc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2200      	movs	r2, #0
 800e802:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e804:	78fb      	ldrb	r3, [r7, #3]
 800e806:	b29a      	uxth	r2, r3
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2200      	movs	r2, #0
 800e810:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e812:	2200      	movs	r2, #0
 800e814:	2100      	movs	r1, #0
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f000 fb16 	bl	800ee48 <USBH_CtlReq>
 800e81c:	4603      	mov	r3, r0
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3708      	adds	r7, #8
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
	...

0800e828 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800e828:	b480      	push	{r7}
 800e82a:	b087      	sub	sp, #28
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	60b9      	str	r1, [r7, #8]
 800e832:	4613      	mov	r3, r2
 800e834:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800e83c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800e83e:	2300      	movs	r3, #0
 800e840:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d101      	bne.n	800e84c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800e848:	2302      	movs	r3, #2
 800e84a:	e094      	b.n	800e976 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	781a      	ldrb	r2, [r3, #0]
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	785a      	ldrb	r2, [r3, #1]
 800e858:	693b      	ldr	r3, [r7, #16]
 800e85a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	3302      	adds	r3, #2
 800e860:	781b      	ldrb	r3, [r3, #0]
 800e862:	461a      	mov	r2, r3
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	3303      	adds	r3, #3
 800e868:	781b      	ldrb	r3, [r3, #0]
 800e86a:	021b      	lsls	r3, r3, #8
 800e86c:	b29b      	uxth	r3, r3
 800e86e:	4313      	orrs	r3, r2
 800e870:	b29a      	uxth	r2, r3
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800e876:	68bb      	ldr	r3, [r7, #8]
 800e878:	791a      	ldrb	r2, [r3, #4]
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800e87e:	68bb      	ldr	r3, [r7, #8]
 800e880:	795a      	ldrb	r2, [r3, #5]
 800e882:	693b      	ldr	r3, [r7, #16]
 800e884:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	799a      	ldrb	r2, [r3, #6]
 800e88a:	693b      	ldr	r3, [r7, #16]
 800e88c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	79da      	ldrb	r2, [r3, #7]
 800e892:	693b      	ldr	r3, [r7, #16]
 800e894:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d004      	beq.n	800e8aa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800e8a6:	2b01      	cmp	r3, #1
 800e8a8:	d11b      	bne.n	800e8e2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800e8aa:	693b      	ldr	r3, [r7, #16]
 800e8ac:	79db      	ldrb	r3, [r3, #7]
 800e8ae:	2b20      	cmp	r3, #32
 800e8b0:	dc0f      	bgt.n	800e8d2 <USBH_ParseDevDesc+0xaa>
 800e8b2:	2b08      	cmp	r3, #8
 800e8b4:	db0f      	blt.n	800e8d6 <USBH_ParseDevDesc+0xae>
 800e8b6:	3b08      	subs	r3, #8
 800e8b8:	4a32      	ldr	r2, [pc, #200]	@ (800e984 <USBH_ParseDevDesc+0x15c>)
 800e8ba:	fa22 f303 	lsr.w	r3, r2, r3
 800e8be:	f003 0301 	and.w	r3, r3, #1
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	bf14      	ite	ne
 800e8c6:	2301      	movne	r3, #1
 800e8c8:	2300      	moveq	r3, #0
 800e8ca:	b2db      	uxtb	r3, r3
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d106      	bne.n	800e8de <USBH_ParseDevDesc+0xb6>
 800e8d0:	e001      	b.n	800e8d6 <USBH_ParseDevDesc+0xae>
 800e8d2:	2b40      	cmp	r3, #64	@ 0x40
 800e8d4:	d003      	beq.n	800e8de <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800e8d6:	693b      	ldr	r3, [r7, #16]
 800e8d8:	2208      	movs	r2, #8
 800e8da:	71da      	strb	r2, [r3, #7]
        break;
 800e8dc:	e000      	b.n	800e8e0 <USBH_ParseDevDesc+0xb8>
        break;
 800e8de:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800e8e0:	e00e      	b.n	800e900 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e8e8:	2b02      	cmp	r3, #2
 800e8ea:	d107      	bne.n	800e8fc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	79db      	ldrb	r3, [r3, #7]
 800e8f0:	2b08      	cmp	r3, #8
 800e8f2:	d005      	beq.n	800e900 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800e8f4:	693b      	ldr	r3, [r7, #16]
 800e8f6:	2208      	movs	r2, #8
 800e8f8:	71da      	strb	r2, [r3, #7]
 800e8fa:	e001      	b.n	800e900 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800e8fc:	2303      	movs	r3, #3
 800e8fe:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800e900:	88fb      	ldrh	r3, [r7, #6]
 800e902:	2b08      	cmp	r3, #8
 800e904:	d936      	bls.n	800e974 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	3308      	adds	r3, #8
 800e90a:	781b      	ldrb	r3, [r3, #0]
 800e90c:	461a      	mov	r2, r3
 800e90e:	68bb      	ldr	r3, [r7, #8]
 800e910:	3309      	adds	r3, #9
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	021b      	lsls	r3, r3, #8
 800e916:	b29b      	uxth	r3, r3
 800e918:	4313      	orrs	r3, r2
 800e91a:	b29a      	uxth	r2, r3
 800e91c:	693b      	ldr	r3, [r7, #16]
 800e91e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	330a      	adds	r3, #10
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	461a      	mov	r2, r3
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	330b      	adds	r3, #11
 800e92c:	781b      	ldrb	r3, [r3, #0]
 800e92e:	021b      	lsls	r3, r3, #8
 800e930:	b29b      	uxth	r3, r3
 800e932:	4313      	orrs	r3, r2
 800e934:	b29a      	uxth	r2, r3
 800e936:	693b      	ldr	r3, [r7, #16]
 800e938:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800e93a:	68bb      	ldr	r3, [r7, #8]
 800e93c:	330c      	adds	r3, #12
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	461a      	mov	r2, r3
 800e942:	68bb      	ldr	r3, [r7, #8]
 800e944:	330d      	adds	r3, #13
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	021b      	lsls	r3, r3, #8
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	4313      	orrs	r3, r2
 800e94e:	b29a      	uxth	r2, r3
 800e950:	693b      	ldr	r3, [r7, #16]
 800e952:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800e954:	68bb      	ldr	r3, [r7, #8]
 800e956:	7b9a      	ldrb	r2, [r3, #14]
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800e95c:	68bb      	ldr	r3, [r7, #8]
 800e95e:	7bda      	ldrb	r2, [r3, #15]
 800e960:	693b      	ldr	r3, [r7, #16]
 800e962:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800e964:	68bb      	ldr	r3, [r7, #8]
 800e966:	7c1a      	ldrb	r2, [r3, #16]
 800e968:	693b      	ldr	r3, [r7, #16]
 800e96a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	7c5a      	ldrb	r2, [r3, #17]
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800e974:	7dfb      	ldrb	r3, [r7, #23]
}
 800e976:	4618      	mov	r0, r3
 800e978:	371c      	adds	r7, #28
 800e97a:	46bd      	mov	sp, r7
 800e97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e980:	4770      	bx	lr
 800e982:	bf00      	nop
 800e984:	01000101 	.word	0x01000101

0800e988 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b08c      	sub	sp, #48	@ 0x30
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	60f8      	str	r0, [r7, #12]
 800e990:	60b9      	str	r1, [r7, #8]
 800e992:	4613      	mov	r3, r2
 800e994:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800e99c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800e9b0:	68bb      	ldr	r3, [r7, #8]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d101      	bne.n	800e9ba <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800e9b6:	2302      	movs	r3, #2
 800e9b8:	e0de      	b.n	800eb78 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e9ba:	68bb      	ldr	r3, [r7, #8]
 800e9bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800e9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9c0:	781b      	ldrb	r3, [r3, #0]
 800e9c2:	2b09      	cmp	r3, #9
 800e9c4:	d002      	beq.n	800e9cc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800e9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9c8:	2209      	movs	r2, #9
 800e9ca:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	781a      	ldrb	r2, [r3, #0]
 800e9d0:	6a3b      	ldr	r3, [r7, #32]
 800e9d2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	785a      	ldrb	r2, [r3, #1]
 800e9d8:	6a3b      	ldr	r3, [r7, #32]
 800e9da:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	3302      	adds	r3, #2
 800e9e0:	781b      	ldrb	r3, [r3, #0]
 800e9e2:	461a      	mov	r2, r3
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	3303      	adds	r3, #3
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	021b      	lsls	r3, r3, #8
 800e9ec:	b29b      	uxth	r3, r3
 800e9ee:	4313      	orrs	r3, r2
 800e9f0:	b29b      	uxth	r3, r3
 800e9f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e9f6:	bf28      	it	cs
 800e9f8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800e9fc:	b29a      	uxth	r2, r3
 800e9fe:	6a3b      	ldr	r3, [r7, #32]
 800ea00:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800ea02:	68bb      	ldr	r3, [r7, #8]
 800ea04:	791a      	ldrb	r2, [r3, #4]
 800ea06:	6a3b      	ldr	r3, [r7, #32]
 800ea08:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	795a      	ldrb	r2, [r3, #5]
 800ea0e:	6a3b      	ldr	r3, [r7, #32]
 800ea10:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800ea12:	68bb      	ldr	r3, [r7, #8]
 800ea14:	799a      	ldrb	r2, [r3, #6]
 800ea16:	6a3b      	ldr	r3, [r7, #32]
 800ea18:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800ea1a:	68bb      	ldr	r3, [r7, #8]
 800ea1c:	79da      	ldrb	r2, [r3, #7]
 800ea1e:	6a3b      	ldr	r3, [r7, #32]
 800ea20:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	7a1a      	ldrb	r2, [r3, #8]
 800ea26:	6a3b      	ldr	r3, [r7, #32]
 800ea28:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ea2a:	88fb      	ldrh	r3, [r7, #6]
 800ea2c:	2b09      	cmp	r3, #9
 800ea2e:	f240 80a1 	bls.w	800eb74 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800ea32:	2309      	movs	r3, #9
 800ea34:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ea36:	2300      	movs	r3, #0
 800ea38:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ea3a:	e085      	b.n	800eb48 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ea3c:	f107 0316 	add.w	r3, r7, #22
 800ea40:	4619      	mov	r1, r3
 800ea42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea44:	f000 f9e6 	bl	800ee14 <USBH_GetNextDesc>
 800ea48:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ea4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea4c:	785b      	ldrb	r3, [r3, #1]
 800ea4e:	2b04      	cmp	r3, #4
 800ea50:	d17a      	bne.n	800eb48 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ea52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea54:	781b      	ldrb	r3, [r3, #0]
 800ea56:	2b09      	cmp	r3, #9
 800ea58:	d002      	beq.n	800ea60 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ea5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea5c:	2209      	movs	r2, #9
 800ea5e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800ea60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea64:	221a      	movs	r2, #26
 800ea66:	fb02 f303 	mul.w	r3, r2, r3
 800ea6a:	3308      	adds	r3, #8
 800ea6c:	6a3a      	ldr	r2, [r7, #32]
 800ea6e:	4413      	add	r3, r2
 800ea70:	3302      	adds	r3, #2
 800ea72:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ea74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea76:	69f8      	ldr	r0, [r7, #28]
 800ea78:	f000 f882 	bl	800eb80 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ea82:	2300      	movs	r3, #0
 800ea84:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ea86:	e043      	b.n	800eb10 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ea88:	f107 0316 	add.w	r3, r7, #22
 800ea8c:	4619      	mov	r1, r3
 800ea8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea90:	f000 f9c0 	bl	800ee14 <USBH_GetNextDesc>
 800ea94:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ea96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea98:	785b      	ldrb	r3, [r3, #1]
 800ea9a:	2b05      	cmp	r3, #5
 800ea9c:	d138      	bne.n	800eb10 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ea9e:	69fb      	ldr	r3, [r7, #28]
 800eaa0:	795b      	ldrb	r3, [r3, #5]
 800eaa2:	2b01      	cmp	r3, #1
 800eaa4:	d113      	bne.n	800eace <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800eaa6:	69fb      	ldr	r3, [r7, #28]
 800eaa8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800eaaa:	2b02      	cmp	r3, #2
 800eaac:	d003      	beq.n	800eab6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800eaae:	69fb      	ldr	r3, [r7, #28]
 800eab0:	799b      	ldrb	r3, [r3, #6]
 800eab2:	2b03      	cmp	r3, #3
 800eab4:	d10b      	bne.n	800eace <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800eab6:	69fb      	ldr	r3, [r7, #28]
 800eab8:	79db      	ldrb	r3, [r3, #7]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d10b      	bne.n	800ead6 <USBH_ParseCfgDesc+0x14e>
 800eabe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	2b09      	cmp	r3, #9
 800eac4:	d007      	beq.n	800ead6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800eac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac8:	2209      	movs	r2, #9
 800eaca:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800eacc:	e003      	b.n	800ead6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800eace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ead0:	2207      	movs	r2, #7
 800ead2:	701a      	strb	r2, [r3, #0]
 800ead4:	e000      	b.n	800ead8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ead6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ead8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eadc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800eae0:	3201      	adds	r2, #1
 800eae2:	00d2      	lsls	r2, r2, #3
 800eae4:	211a      	movs	r1, #26
 800eae6:	fb01 f303 	mul.w	r3, r1, r3
 800eaea:	4413      	add	r3, r2
 800eaec:	3308      	adds	r3, #8
 800eaee:	6a3a      	ldr	r2, [r7, #32]
 800eaf0:	4413      	add	r3, r2
 800eaf2:	3304      	adds	r3, #4
 800eaf4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800eaf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eaf8:	69b9      	ldr	r1, [r7, #24]
 800eafa:	68f8      	ldr	r0, [r7, #12]
 800eafc:	f000 f86f 	bl	800ebde <USBH_ParseEPDesc>
 800eb00:	4603      	mov	r3, r0
 800eb02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800eb06:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800eb10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb14:	2b01      	cmp	r3, #1
 800eb16:	d80a      	bhi.n	800eb2e <USBH_ParseCfgDesc+0x1a6>
 800eb18:	69fb      	ldr	r3, [r7, #28]
 800eb1a:	791b      	ldrb	r3, [r3, #4]
 800eb1c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800eb20:	429a      	cmp	r2, r3
 800eb22:	d204      	bcs.n	800eb2e <USBH_ParseCfgDesc+0x1a6>
 800eb24:	6a3b      	ldr	r3, [r7, #32]
 800eb26:	885a      	ldrh	r2, [r3, #2]
 800eb28:	8afb      	ldrh	r3, [r7, #22]
 800eb2a:	429a      	cmp	r2, r3
 800eb2c:	d8ac      	bhi.n	800ea88 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800eb2e:	69fb      	ldr	r3, [r7, #28]
 800eb30:	791b      	ldrb	r3, [r3, #4]
 800eb32:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800eb36:	429a      	cmp	r2, r3
 800eb38:	d201      	bcs.n	800eb3e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800eb3a:	2303      	movs	r3, #3
 800eb3c:	e01c      	b.n	800eb78 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800eb3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb42:	3301      	adds	r3, #1
 800eb44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800eb48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d805      	bhi.n	800eb5c <USBH_ParseCfgDesc+0x1d4>
 800eb50:	6a3b      	ldr	r3, [r7, #32]
 800eb52:	885a      	ldrh	r2, [r3, #2]
 800eb54:	8afb      	ldrh	r3, [r7, #22]
 800eb56:	429a      	cmp	r2, r3
 800eb58:	f63f af70 	bhi.w	800ea3c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800eb5c:	6a3b      	ldr	r3, [r7, #32]
 800eb5e:	791b      	ldrb	r3, [r3, #4]
 800eb60:	2b02      	cmp	r3, #2
 800eb62:	bf28      	it	cs
 800eb64:	2302      	movcs	r3, #2
 800eb66:	b2db      	uxtb	r3, r3
 800eb68:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800eb6c:	429a      	cmp	r2, r3
 800eb6e:	d201      	bcs.n	800eb74 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800eb70:	2303      	movs	r3, #3
 800eb72:	e001      	b.n	800eb78 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800eb74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800eb78:	4618      	mov	r0, r3
 800eb7a:	3730      	adds	r7, #48	@ 0x30
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800eb80:	b480      	push	{r7}
 800eb82:	b083      	sub	sp, #12
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
 800eb88:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	781a      	ldrb	r2, [r3, #0]
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	785a      	ldrb	r2, [r3, #1]
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	789a      	ldrb	r2, [r3, #2]
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	78da      	ldrb	r2, [r3, #3]
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	791a      	ldrb	r2, [r3, #4]
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	795a      	ldrb	r2, [r3, #5]
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	799a      	ldrb	r2, [r3, #6]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	79da      	ldrb	r2, [r3, #7]
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800ebca:	683b      	ldr	r3, [r7, #0]
 800ebcc:	7a1a      	ldrb	r2, [r3, #8]
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	721a      	strb	r2, [r3, #8]
}
 800ebd2:	bf00      	nop
 800ebd4:	370c      	adds	r7, #12
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebdc:	4770      	bx	lr

0800ebde <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800ebde:	b480      	push	{r7}
 800ebe0:	b087      	sub	sp, #28
 800ebe2:	af00      	add	r7, sp, #0
 800ebe4:	60f8      	str	r0, [r7, #12]
 800ebe6:	60b9      	str	r1, [r7, #8]
 800ebe8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800ebea:	2300      	movs	r3, #0
 800ebec:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	781a      	ldrb	r2, [r3, #0]
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	785a      	ldrb	r2, [r3, #1]
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	789a      	ldrb	r2, [r3, #2]
 800ec02:	68bb      	ldr	r3, [r7, #8]
 800ec04:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	78da      	ldrb	r2, [r3, #3]
 800ec0a:	68bb      	ldr	r3, [r7, #8]
 800ec0c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	3304      	adds	r3, #4
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	461a      	mov	r2, r3
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	3305      	adds	r3, #5
 800ec1a:	781b      	ldrb	r3, [r3, #0]
 800ec1c:	021b      	lsls	r3, r3, #8
 800ec1e:	b29b      	uxth	r3, r3
 800ec20:	4313      	orrs	r3, r2
 800ec22:	b29a      	uxth	r2, r3
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	799a      	ldrb	r2, [r3, #6]
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	889b      	ldrh	r3, [r3, #4]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d009      	beq.n	800ec4c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800ec3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec40:	d804      	bhi.n	800ec4c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800ec42:	68bb      	ldr	r3, [r7, #8]
 800ec44:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800ec46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec4a:	d901      	bls.n	800ec50 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800ec4c:	2303      	movs	r3, #3
 800ec4e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d136      	bne.n	800ecc8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	78db      	ldrb	r3, [r3, #3]
 800ec5e:	f003 0303 	and.w	r3, r3, #3
 800ec62:	2b02      	cmp	r3, #2
 800ec64:	d108      	bne.n	800ec78 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800ec66:	68bb      	ldr	r3, [r7, #8]
 800ec68:	889b      	ldrh	r3, [r3, #4]
 800ec6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec6e:	f240 8097 	bls.w	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ec72:	2303      	movs	r3, #3
 800ec74:	75fb      	strb	r3, [r7, #23]
 800ec76:	e093      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	78db      	ldrb	r3, [r3, #3]
 800ec7c:	f003 0303 	and.w	r3, r3, #3
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d107      	bne.n	800ec94 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ec84:	68bb      	ldr	r3, [r7, #8]
 800ec86:	889b      	ldrh	r3, [r3, #4]
 800ec88:	2b40      	cmp	r3, #64	@ 0x40
 800ec8a:	f240 8089 	bls.w	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ec8e:	2303      	movs	r3, #3
 800ec90:	75fb      	strb	r3, [r7, #23]
 800ec92:	e085      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ec94:	68bb      	ldr	r3, [r7, #8]
 800ec96:	78db      	ldrb	r3, [r3, #3]
 800ec98:	f003 0303 	and.w	r3, r3, #3
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	d005      	beq.n	800ecac <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800eca0:	68bb      	ldr	r3, [r7, #8]
 800eca2:	78db      	ldrb	r3, [r3, #3]
 800eca4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800eca8:	2b03      	cmp	r3, #3
 800ecaa:	d10a      	bne.n	800ecc2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	799b      	ldrb	r3, [r3, #6]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d003      	beq.n	800ecbc <USBH_ParseEPDesc+0xde>
 800ecb4:	68bb      	ldr	r3, [r7, #8]
 800ecb6:	799b      	ldrb	r3, [r3, #6]
 800ecb8:	2b10      	cmp	r3, #16
 800ecba:	d970      	bls.n	800ed9e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ecbc:	2303      	movs	r3, #3
 800ecbe:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ecc0:	e06d      	b.n	800ed9e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ecc2:	2303      	movs	r3, #3
 800ecc4:	75fb      	strb	r3, [r7, #23]
 800ecc6:	e06b      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d13c      	bne.n	800ed4c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ecd2:	68bb      	ldr	r3, [r7, #8]
 800ecd4:	78db      	ldrb	r3, [r3, #3]
 800ecd6:	f003 0303 	and.w	r3, r3, #3
 800ecda:	2b02      	cmp	r3, #2
 800ecdc:	d005      	beq.n	800ecea <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ecde:	68bb      	ldr	r3, [r7, #8]
 800ece0:	78db      	ldrb	r3, [r3, #3]
 800ece2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d106      	bne.n	800ecf8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	889b      	ldrh	r3, [r3, #4]
 800ecee:	2b40      	cmp	r3, #64	@ 0x40
 800ecf0:	d956      	bls.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ecf2:	2303      	movs	r3, #3
 800ecf4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ecf6:	e053      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	78db      	ldrb	r3, [r3, #3]
 800ecfc:	f003 0303 	and.w	r3, r3, #3
 800ed00:	2b01      	cmp	r3, #1
 800ed02:	d10e      	bne.n	800ed22 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ed04:	68bb      	ldr	r3, [r7, #8]
 800ed06:	799b      	ldrb	r3, [r3, #6]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d007      	beq.n	800ed1c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800ed0c:	68bb      	ldr	r3, [r7, #8]
 800ed0e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800ed10:	2b10      	cmp	r3, #16
 800ed12:	d803      	bhi.n	800ed1c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800ed14:	68bb      	ldr	r3, [r7, #8]
 800ed16:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800ed18:	2b40      	cmp	r3, #64	@ 0x40
 800ed1a:	d941      	bls.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ed1c:	2303      	movs	r3, #3
 800ed1e:	75fb      	strb	r3, [r7, #23]
 800ed20:	e03e      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ed22:	68bb      	ldr	r3, [r7, #8]
 800ed24:	78db      	ldrb	r3, [r3, #3]
 800ed26:	f003 0303 	and.w	r3, r3, #3
 800ed2a:	2b03      	cmp	r3, #3
 800ed2c:	d10b      	bne.n	800ed46 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	799b      	ldrb	r3, [r3, #6]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d004      	beq.n	800ed40 <USBH_ParseEPDesc+0x162>
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	889b      	ldrh	r3, [r3, #4]
 800ed3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed3e:	d32f      	bcc.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ed40:	2303      	movs	r3, #3
 800ed42:	75fb      	strb	r3, [r7, #23]
 800ed44:	e02c      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ed46:	2303      	movs	r3, #3
 800ed48:	75fb      	strb	r3, [r7, #23]
 800ed4a:	e029      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ed52:	2b02      	cmp	r3, #2
 800ed54:	d120      	bne.n	800ed98 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800ed56:	68bb      	ldr	r3, [r7, #8]
 800ed58:	78db      	ldrb	r3, [r3, #3]
 800ed5a:	f003 0303 	and.w	r3, r3, #3
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d106      	bne.n	800ed70 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800ed62:	68bb      	ldr	r3, [r7, #8]
 800ed64:	889b      	ldrh	r3, [r3, #4]
 800ed66:	2b08      	cmp	r3, #8
 800ed68:	d01a      	beq.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ed6a:	2303      	movs	r3, #3
 800ed6c:	75fb      	strb	r3, [r7, #23]
 800ed6e:	e017      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ed70:	68bb      	ldr	r3, [r7, #8]
 800ed72:	78db      	ldrb	r3, [r3, #3]
 800ed74:	f003 0303 	and.w	r3, r3, #3
 800ed78:	2b03      	cmp	r3, #3
 800ed7a:	d10a      	bne.n	800ed92 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	799b      	ldrb	r3, [r3, #6]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d003      	beq.n	800ed8c <USBH_ParseEPDesc+0x1ae>
 800ed84:	68bb      	ldr	r3, [r7, #8]
 800ed86:	889b      	ldrh	r3, [r3, #4]
 800ed88:	2b08      	cmp	r3, #8
 800ed8a:	d909      	bls.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ed8c:	2303      	movs	r3, #3
 800ed8e:	75fb      	strb	r3, [r7, #23]
 800ed90:	e006      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ed92:	2303      	movs	r3, #3
 800ed94:	75fb      	strb	r3, [r7, #23]
 800ed96:	e003      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800ed98:	2303      	movs	r3, #3
 800ed9a:	75fb      	strb	r3, [r7, #23]
 800ed9c:	e000      	b.n	800eda0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ed9e:	bf00      	nop
  }

  return status;
 800eda0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eda2:	4618      	mov	r0, r3
 800eda4:	371c      	adds	r7, #28
 800eda6:	46bd      	mov	sp, r7
 800eda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edac:	4770      	bx	lr

0800edae <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800edae:	b480      	push	{r7}
 800edb0:	b087      	sub	sp, #28
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	60f8      	str	r0, [r7, #12]
 800edb6:	60b9      	str	r1, [r7, #8]
 800edb8:	4613      	mov	r3, r2
 800edba:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	3301      	adds	r3, #1
 800edc0:	781b      	ldrb	r3, [r3, #0]
 800edc2:	2b03      	cmp	r3, #3
 800edc4:	d120      	bne.n	800ee08 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	781b      	ldrb	r3, [r3, #0]
 800edca:	1e9a      	subs	r2, r3, #2
 800edcc:	88fb      	ldrh	r3, [r7, #6]
 800edce:	4293      	cmp	r3, r2
 800edd0:	bf28      	it	cs
 800edd2:	4613      	movcs	r3, r2
 800edd4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	3302      	adds	r3, #2
 800edda:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800eddc:	2300      	movs	r3, #0
 800edde:	82fb      	strh	r3, [r7, #22]
 800ede0:	e00b      	b.n	800edfa <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800ede2:	8afb      	ldrh	r3, [r7, #22]
 800ede4:	68fa      	ldr	r2, [r7, #12]
 800ede6:	4413      	add	r3, r2
 800ede8:	781a      	ldrb	r2, [r3, #0]
 800edea:	68bb      	ldr	r3, [r7, #8]
 800edec:	701a      	strb	r2, [r3, #0]
      pdest++;
 800edee:	68bb      	ldr	r3, [r7, #8]
 800edf0:	3301      	adds	r3, #1
 800edf2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800edf4:	8afb      	ldrh	r3, [r7, #22]
 800edf6:	3302      	adds	r3, #2
 800edf8:	82fb      	strh	r3, [r7, #22]
 800edfa:	8afa      	ldrh	r2, [r7, #22]
 800edfc:	8abb      	ldrh	r3, [r7, #20]
 800edfe:	429a      	cmp	r2, r3
 800ee00:	d3ef      	bcc.n	800ede2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800ee02:	68bb      	ldr	r3, [r7, #8]
 800ee04:	2200      	movs	r2, #0
 800ee06:	701a      	strb	r2, [r3, #0]
  }
}
 800ee08:	bf00      	nop
 800ee0a:	371c      	adds	r7, #28
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b085      	sub	sp, #20
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
 800ee1c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	881b      	ldrh	r3, [r3, #0]
 800ee22:	687a      	ldr	r2, [r7, #4]
 800ee24:	7812      	ldrb	r2, [r2, #0]
 800ee26:	4413      	add	r3, r2
 800ee28:	b29a      	uxth	r2, r3
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	781b      	ldrb	r3, [r3, #0]
 800ee32:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	4413      	add	r3, r2
 800ee38:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ee3a:	68fb      	ldr	r3, [r7, #12]
}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	3714      	adds	r7, #20
 800ee40:	46bd      	mov	sp, r7
 800ee42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee46:	4770      	bx	lr

0800ee48 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b086      	sub	sp, #24
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	60f8      	str	r0, [r7, #12]
 800ee50:	60b9      	str	r1, [r7, #8]
 800ee52:	4613      	mov	r3, r2
 800ee54:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ee56:	2301      	movs	r3, #1
 800ee58:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	789b      	ldrb	r3, [r3, #2]
 800ee5e:	2b01      	cmp	r3, #1
 800ee60:	d002      	beq.n	800ee68 <USBH_CtlReq+0x20>
 800ee62:	2b02      	cmp	r3, #2
 800ee64:	d015      	beq.n	800ee92 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800ee66:	e033      	b.n	800eed0 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	68ba      	ldr	r2, [r7, #8]
 800ee6c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	88fa      	ldrh	r2, [r7, #6]
 800ee72:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	2201      	movs	r2, #1
 800ee78:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	2202      	movs	r2, #2
 800ee7e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ee80:	2301      	movs	r3, #1
 800ee82:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800ee84:	2300      	movs	r3, #0
 800ee86:	2200      	movs	r2, #0
 800ee88:	2103      	movs	r1, #3
 800ee8a:	68f8      	ldr	r0, [r7, #12]
 800ee8c:	f7ff fb32 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800ee90:	e01e      	b.n	800eed0 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800ee92:	68f8      	ldr	r0, [r7, #12]
 800ee94:	f000 f822 	bl	800eedc <USBH_HandleControl>
 800ee98:	4603      	mov	r3, r0
 800ee9a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ee9c:	7dfb      	ldrb	r3, [r7, #23]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d002      	beq.n	800eea8 <USBH_CtlReq+0x60>
 800eea2:	7dfb      	ldrb	r3, [r7, #23]
 800eea4:	2b03      	cmp	r3, #3
 800eea6:	d106      	bne.n	800eeb6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	761a      	strb	r2, [r3, #24]
 800eeb4:	e005      	b.n	800eec2 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800eeb6:	7dfb      	ldrb	r3, [r7, #23]
 800eeb8:	2b02      	cmp	r3, #2
 800eeba:	d102      	bne.n	800eec2 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	2201      	movs	r2, #1
 800eec0:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800eec2:	2300      	movs	r3, #0
 800eec4:	2200      	movs	r2, #0
 800eec6:	2103      	movs	r1, #3
 800eec8:	68f8      	ldr	r0, [r7, #12]
 800eeca:	f7ff fb13 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800eece:	bf00      	nop
  }
  return status;
 800eed0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eed2:	4618      	mov	r0, r3
 800eed4:	3718      	adds	r7, #24
 800eed6:	46bd      	mov	sp, r7
 800eed8:	bd80      	pop	{r7, pc}
	...

0800eedc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b086      	sub	sp, #24
 800eee0:	af02      	add	r7, sp, #8
 800eee2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800eee4:	2301      	movs	r3, #1
 800eee6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800eee8:	2300      	movs	r3, #0
 800eeea:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	7e1b      	ldrb	r3, [r3, #24]
 800eef0:	3b01      	subs	r3, #1
 800eef2:	2b0a      	cmp	r3, #10
 800eef4:	f200 81b2 	bhi.w	800f25c <USBH_HandleControl+0x380>
 800eef8:	a201      	add	r2, pc, #4	@ (adr r2, 800ef00 <USBH_HandleControl+0x24>)
 800eefa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eefe:	bf00      	nop
 800ef00:	0800ef2d 	.word	0x0800ef2d
 800ef04:	0800ef47 	.word	0x0800ef47
 800ef08:	0800efc9 	.word	0x0800efc9
 800ef0c:	0800efef 	.word	0x0800efef
 800ef10:	0800f04d 	.word	0x0800f04d
 800ef14:	0800f077 	.word	0x0800f077
 800ef18:	0800f0f9 	.word	0x0800f0f9
 800ef1c:	0800f11b 	.word	0x0800f11b
 800ef20:	0800f17d 	.word	0x0800f17d
 800ef24:	0800f1a3 	.word	0x0800f1a3
 800ef28:	0800f205 	.word	0x0800f205
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	f103 0110 	add.w	r1, r3, #16
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	795b      	ldrb	r3, [r3, #5]
 800ef36:	461a      	mov	r2, r3
 800ef38:	6878      	ldr	r0, [r7, #4]
 800ef3a:	f000 f99f 	bl	800f27c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2202      	movs	r2, #2
 800ef42:	761a      	strb	r2, [r3, #24]
      break;
 800ef44:	e195      	b.n	800f272 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	795b      	ldrb	r3, [r3, #5]
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f003 fddd 	bl	8012b0c <USBH_LL_GetURBState>
 800ef52:	4603      	mov	r3, r0
 800ef54:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ef56:	7bbb      	ldrb	r3, [r7, #14]
 800ef58:	2b01      	cmp	r3, #1
 800ef5a:	d124      	bne.n	800efa6 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	7c1b      	ldrb	r3, [r3, #16]
 800ef60:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ef64:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	8adb      	ldrh	r3, [r3, #22]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d00a      	beq.n	800ef84 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ef6e:	7b7b      	ldrb	r3, [r7, #13]
 800ef70:	2b80      	cmp	r3, #128	@ 0x80
 800ef72:	d103      	bne.n	800ef7c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2203      	movs	r2, #3
 800ef78:	761a      	strb	r2, [r3, #24]
 800ef7a:	e00d      	b.n	800ef98 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2205      	movs	r2, #5
 800ef80:	761a      	strb	r2, [r3, #24]
 800ef82:	e009      	b.n	800ef98 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800ef84:	7b7b      	ldrb	r3, [r7, #13]
 800ef86:	2b80      	cmp	r3, #128	@ 0x80
 800ef88:	d103      	bne.n	800ef92 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2209      	movs	r2, #9
 800ef8e:	761a      	strb	r2, [r3, #24]
 800ef90:	e002      	b.n	800ef98 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	2207      	movs	r2, #7
 800ef96:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800ef98:	2300      	movs	r3, #0
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	2103      	movs	r1, #3
 800ef9e:	6878      	ldr	r0, [r7, #4]
 800efa0:	f7ff faa8 	bl	800e4f4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800efa4:	e15c      	b.n	800f260 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800efa6:	7bbb      	ldrb	r3, [r7, #14]
 800efa8:	2b04      	cmp	r3, #4
 800efaa:	d003      	beq.n	800efb4 <USBH_HandleControl+0xd8>
 800efac:	7bbb      	ldrb	r3, [r7, #14]
 800efae:	2b02      	cmp	r3, #2
 800efb0:	f040 8156 	bne.w	800f260 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	220b      	movs	r2, #11
 800efb8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800efba:	2300      	movs	r3, #0
 800efbc:	2200      	movs	r2, #0
 800efbe:	2103      	movs	r1, #3
 800efc0:	6878      	ldr	r0, [r7, #4]
 800efc2:	f7ff fa97 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800efc6:	e14b      	b.n	800f260 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800efce:	b29a      	uxth	r2, r3
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6899      	ldr	r1, [r3, #8]
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	899a      	ldrh	r2, [r3, #12]
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	791b      	ldrb	r3, [r3, #4]
 800efe0:	6878      	ldr	r0, [r7, #4]
 800efe2:	f000 f98a 	bl	800f2fa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2204      	movs	r2, #4
 800efea:	761a      	strb	r2, [r3, #24]
      break;
 800efec:	e141      	b.n	800f272 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	791b      	ldrb	r3, [r3, #4]
 800eff2:	4619      	mov	r1, r3
 800eff4:	6878      	ldr	r0, [r7, #4]
 800eff6:	f003 fd89 	bl	8012b0c <USBH_LL_GetURBState>
 800effa:	4603      	mov	r3, r0
 800effc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800effe:	7bbb      	ldrb	r3, [r7, #14]
 800f000:	2b01      	cmp	r3, #1
 800f002:	d109      	bne.n	800f018 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	2209      	movs	r2, #9
 800f008:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f00a:	2300      	movs	r3, #0
 800f00c:	2200      	movs	r2, #0
 800f00e:	2103      	movs	r1, #3
 800f010:	6878      	ldr	r0, [r7, #4]
 800f012:	f7ff fa6f 	bl	800e4f4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f016:	e125      	b.n	800f264 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800f018:	7bbb      	ldrb	r3, [r7, #14]
 800f01a:	2b05      	cmp	r3, #5
 800f01c:	d108      	bne.n	800f030 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800f01e:	2303      	movs	r3, #3
 800f020:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f022:	2300      	movs	r3, #0
 800f024:	2200      	movs	r2, #0
 800f026:	2103      	movs	r1, #3
 800f028:	6878      	ldr	r0, [r7, #4]
 800f02a:	f7ff fa63 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f02e:	e119      	b.n	800f264 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800f030:	7bbb      	ldrb	r3, [r7, #14]
 800f032:	2b04      	cmp	r3, #4
 800f034:	f040 8116 	bne.w	800f264 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	220b      	movs	r2, #11
 800f03c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f03e:	2300      	movs	r3, #0
 800f040:	2200      	movs	r2, #0
 800f042:	2103      	movs	r1, #3
 800f044:	6878      	ldr	r0, [r7, #4]
 800f046:	f7ff fa55 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f04a:	e10b      	b.n	800f264 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6899      	ldr	r1, [r3, #8]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	899a      	ldrh	r2, [r3, #12]
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	795b      	ldrb	r3, [r3, #5]
 800f058:	2001      	movs	r0, #1
 800f05a:	9000      	str	r0, [sp, #0]
 800f05c:	6878      	ldr	r0, [r7, #4]
 800f05e:	f000 f927 	bl	800f2b0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f068:	b29a      	uxth	r2, r3
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2206      	movs	r2, #6
 800f072:	761a      	strb	r2, [r3, #24]
      break;
 800f074:	e0fd      	b.n	800f272 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	795b      	ldrb	r3, [r3, #5]
 800f07a:	4619      	mov	r1, r3
 800f07c:	6878      	ldr	r0, [r7, #4]
 800f07e:	f003 fd45 	bl	8012b0c <USBH_LL_GetURBState>
 800f082:	4603      	mov	r3, r0
 800f084:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f086:	7bbb      	ldrb	r3, [r7, #14]
 800f088:	2b01      	cmp	r3, #1
 800f08a:	d109      	bne.n	800f0a0 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2207      	movs	r2, #7
 800f090:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f092:	2300      	movs	r3, #0
 800f094:	2200      	movs	r2, #0
 800f096:	2103      	movs	r1, #3
 800f098:	6878      	ldr	r0, [r7, #4]
 800f09a:	f7ff fa2b 	bl	800e4f4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f09e:	e0e3      	b.n	800f268 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800f0a0:	7bbb      	ldrb	r3, [r7, #14]
 800f0a2:	2b05      	cmp	r3, #5
 800f0a4:	d10b      	bne.n	800f0be <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	220c      	movs	r2, #12
 800f0aa:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800f0ac:	2303      	movs	r3, #3
 800f0ae:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	2103      	movs	r1, #3
 800f0b6:	6878      	ldr	r0, [r7, #4]
 800f0b8:	f7ff fa1c 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f0bc:	e0d4      	b.n	800f268 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f0be:	7bbb      	ldrb	r3, [r7, #14]
 800f0c0:	2b02      	cmp	r3, #2
 800f0c2:	d109      	bne.n	800f0d8 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2205      	movs	r2, #5
 800f0c8:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	2103      	movs	r1, #3
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f7ff fa0f 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f0d6:	e0c7      	b.n	800f268 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800f0d8:	7bbb      	ldrb	r3, [r7, #14]
 800f0da:	2b04      	cmp	r3, #4
 800f0dc:	f040 80c4 	bne.w	800f268 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	220b      	movs	r2, #11
 800f0e4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800f0e6:	2302      	movs	r3, #2
 800f0e8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	2103      	movs	r1, #3
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f7ff f9ff 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f0f6:	e0b7      	b.n	800f268 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	791b      	ldrb	r3, [r3, #4]
 800f0fc:	2200      	movs	r2, #0
 800f0fe:	2100      	movs	r1, #0
 800f100:	6878      	ldr	r0, [r7, #4]
 800f102:	f000 f8fa 	bl	800f2fa <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f10c:	b29a      	uxth	r2, r3
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	2208      	movs	r2, #8
 800f116:	761a      	strb	r2, [r3, #24]

      break;
 800f118:	e0ab      	b.n	800f272 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	791b      	ldrb	r3, [r3, #4]
 800f11e:	4619      	mov	r1, r3
 800f120:	6878      	ldr	r0, [r7, #4]
 800f122:	f003 fcf3 	bl	8012b0c <USBH_LL_GetURBState>
 800f126:	4603      	mov	r3, r0
 800f128:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800f12a:	7bbb      	ldrb	r3, [r7, #14]
 800f12c:	2b01      	cmp	r3, #1
 800f12e:	d10b      	bne.n	800f148 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	220d      	movs	r2, #13
 800f134:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800f136:	2300      	movs	r3, #0
 800f138:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f13a:	2300      	movs	r3, #0
 800f13c:	2200      	movs	r2, #0
 800f13e:	2103      	movs	r1, #3
 800f140:	6878      	ldr	r0, [r7, #4]
 800f142:	f7ff f9d7 	bl	800e4f4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f146:	e091      	b.n	800f26c <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800f148:	7bbb      	ldrb	r3, [r7, #14]
 800f14a:	2b04      	cmp	r3, #4
 800f14c:	d109      	bne.n	800f162 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	220b      	movs	r2, #11
 800f152:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f154:	2300      	movs	r3, #0
 800f156:	2200      	movs	r2, #0
 800f158:	2103      	movs	r1, #3
 800f15a:	6878      	ldr	r0, [r7, #4]
 800f15c:	f7ff f9ca 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f160:	e084      	b.n	800f26c <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800f162:	7bbb      	ldrb	r3, [r7, #14]
 800f164:	2b05      	cmp	r3, #5
 800f166:	f040 8081 	bne.w	800f26c <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800f16a:	2303      	movs	r3, #3
 800f16c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f16e:	2300      	movs	r3, #0
 800f170:	2200      	movs	r2, #0
 800f172:	2103      	movs	r1, #3
 800f174:	6878      	ldr	r0, [r7, #4]
 800f176:	f7ff f9bd 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f17a:	e077      	b.n	800f26c <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	795b      	ldrb	r3, [r3, #5]
 800f180:	2201      	movs	r2, #1
 800f182:	9200      	str	r2, [sp, #0]
 800f184:	2200      	movs	r2, #0
 800f186:	2100      	movs	r1, #0
 800f188:	6878      	ldr	r0, [r7, #4]
 800f18a:	f000 f891 	bl	800f2b0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800f194:	b29a      	uxth	r2, r3
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	220a      	movs	r2, #10
 800f19e:	761a      	strb	r2, [r3, #24]
      break;
 800f1a0:	e067      	b.n	800f272 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	795b      	ldrb	r3, [r3, #5]
 800f1a6:	4619      	mov	r1, r3
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f003 fcaf 	bl	8012b0c <USBH_LL_GetURBState>
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800f1b2:	7bbb      	ldrb	r3, [r7, #14]
 800f1b4:	2b01      	cmp	r3, #1
 800f1b6:	d10b      	bne.n	800f1d0 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	220d      	movs	r2, #13
 800f1c0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	2103      	movs	r1, #3
 800f1c8:	6878      	ldr	r0, [r7, #4]
 800f1ca:	f7ff f993 	bl	800e4f4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800f1ce:	e04f      	b.n	800f270 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800f1d0:	7bbb      	ldrb	r3, [r7, #14]
 800f1d2:	2b02      	cmp	r3, #2
 800f1d4:	d109      	bne.n	800f1ea <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2209      	movs	r2, #9
 800f1da:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f1dc:	2300      	movs	r3, #0
 800f1de:	2200      	movs	r2, #0
 800f1e0:	2103      	movs	r1, #3
 800f1e2:	6878      	ldr	r0, [r7, #4]
 800f1e4:	f7ff f986 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f1e8:	e042      	b.n	800f270 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800f1ea:	7bbb      	ldrb	r3, [r7, #14]
 800f1ec:	2b04      	cmp	r3, #4
 800f1ee:	d13f      	bne.n	800f270 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	220b      	movs	r2, #11
 800f1f4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	2200      	movs	r2, #0
 800f1fa:	2103      	movs	r1, #3
 800f1fc:	6878      	ldr	r0, [r7, #4]
 800f1fe:	f7ff f979 	bl	800e4f4 <USBH_OS_PutMessage>
      break;
 800f202:	e035      	b.n	800f270 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	7e5b      	ldrb	r3, [r3, #25]
 800f208:	3301      	adds	r3, #1
 800f20a:	b2da      	uxtb	r2, r3
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	765a      	strb	r2, [r3, #25]
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	7e5b      	ldrb	r3, [r3, #25]
 800f214:	2b02      	cmp	r3, #2
 800f216:	d806      	bhi.n	800f226 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	2201      	movs	r2, #1
 800f21c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	2201      	movs	r2, #1
 800f222:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800f224:	e025      	b.n	800f272 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800f22c:	2106      	movs	r1, #6
 800f22e:	6878      	ldr	r0, [r7, #4]
 800f230:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2200      	movs	r2, #0
 800f236:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	795b      	ldrb	r3, [r3, #5]
 800f23c:	4619      	mov	r1, r3
 800f23e:	6878      	ldr	r0, [r7, #4]
 800f240:	f000 f90c 	bl	800f45c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	791b      	ldrb	r3, [r3, #4]
 800f248:	4619      	mov	r1, r3
 800f24a:	6878      	ldr	r0, [r7, #4]
 800f24c:	f000 f906 	bl	800f45c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	2200      	movs	r2, #0
 800f254:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800f256:	2302      	movs	r3, #2
 800f258:	73fb      	strb	r3, [r7, #15]
      break;
 800f25a:	e00a      	b.n	800f272 <USBH_HandleControl+0x396>

    default:
      break;
 800f25c:	bf00      	nop
 800f25e:	e008      	b.n	800f272 <USBH_HandleControl+0x396>
      break;
 800f260:	bf00      	nop
 800f262:	e006      	b.n	800f272 <USBH_HandleControl+0x396>
      break;
 800f264:	bf00      	nop
 800f266:	e004      	b.n	800f272 <USBH_HandleControl+0x396>
      break;
 800f268:	bf00      	nop
 800f26a:	e002      	b.n	800f272 <USBH_HandleControl+0x396>
      break;
 800f26c:	bf00      	nop
 800f26e:	e000      	b.n	800f272 <USBH_HandleControl+0x396>
      break;
 800f270:	bf00      	nop
  }

  return status;
 800f272:	7bfb      	ldrb	r3, [r7, #15]
}
 800f274:	4618      	mov	r0, r3
 800f276:	3710      	adds	r7, #16
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}

0800f27c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b088      	sub	sp, #32
 800f280:	af04      	add	r7, sp, #16
 800f282:	60f8      	str	r0, [r7, #12]
 800f284:	60b9      	str	r1, [r7, #8]
 800f286:	4613      	mov	r3, r2
 800f288:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f28a:	79f9      	ldrb	r1, [r7, #7]
 800f28c:	2300      	movs	r3, #0
 800f28e:	9303      	str	r3, [sp, #12]
 800f290:	2308      	movs	r3, #8
 800f292:	9302      	str	r3, [sp, #8]
 800f294:	68bb      	ldr	r3, [r7, #8]
 800f296:	9301      	str	r3, [sp, #4]
 800f298:	2300      	movs	r3, #0
 800f29a:	9300      	str	r3, [sp, #0]
 800f29c:	2300      	movs	r3, #0
 800f29e:	2200      	movs	r2, #0
 800f2a0:	68f8      	ldr	r0, [r7, #12]
 800f2a2:	f003 fc02 	bl	8012aaa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800f2a6:	2300      	movs	r3, #0
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	3710      	adds	r7, #16
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	bd80      	pop	{r7, pc}

0800f2b0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b088      	sub	sp, #32
 800f2b4:	af04      	add	r7, sp, #16
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	4611      	mov	r1, r2
 800f2bc:	461a      	mov	r2, r3
 800f2be:	460b      	mov	r3, r1
 800f2c0:	80fb      	strh	r3, [r7, #6]
 800f2c2:	4613      	mov	r3, r2
 800f2c4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d001      	beq.n	800f2d4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800f2d0:	2300      	movs	r3, #0
 800f2d2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f2d4:	7979      	ldrb	r1, [r7, #5]
 800f2d6:	7e3b      	ldrb	r3, [r7, #24]
 800f2d8:	9303      	str	r3, [sp, #12]
 800f2da:	88fb      	ldrh	r3, [r7, #6]
 800f2dc:	9302      	str	r3, [sp, #8]
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	9301      	str	r3, [sp, #4]
 800f2e2:	2301      	movs	r3, #1
 800f2e4:	9300      	str	r3, [sp, #0]
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	68f8      	ldr	r0, [r7, #12]
 800f2ec:	f003 fbdd 	bl	8012aaa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800f2f0:	2300      	movs	r3, #0
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3710      	adds	r7, #16
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}

0800f2fa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800f2fa:	b580      	push	{r7, lr}
 800f2fc:	b088      	sub	sp, #32
 800f2fe:	af04      	add	r7, sp, #16
 800f300:	60f8      	str	r0, [r7, #12]
 800f302:	60b9      	str	r1, [r7, #8]
 800f304:	4611      	mov	r1, r2
 800f306:	461a      	mov	r2, r3
 800f308:	460b      	mov	r3, r1
 800f30a:	80fb      	strh	r3, [r7, #6]
 800f30c:	4613      	mov	r3, r2
 800f30e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f310:	7979      	ldrb	r1, [r7, #5]
 800f312:	2300      	movs	r3, #0
 800f314:	9303      	str	r3, [sp, #12]
 800f316:	88fb      	ldrh	r3, [r7, #6]
 800f318:	9302      	str	r3, [sp, #8]
 800f31a:	68bb      	ldr	r3, [r7, #8]
 800f31c:	9301      	str	r3, [sp, #4]
 800f31e:	2301      	movs	r3, #1
 800f320:	9300      	str	r3, [sp, #0]
 800f322:	2300      	movs	r3, #0
 800f324:	2201      	movs	r2, #1
 800f326:	68f8      	ldr	r0, [r7, #12]
 800f328:	f003 fbbf 	bl	8012aaa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800f32c:	2300      	movs	r3, #0

}
 800f32e:	4618      	mov	r0, r3
 800f330:	3710      	adds	r7, #16
 800f332:	46bd      	mov	sp, r7
 800f334:	bd80      	pop	{r7, pc}

0800f336 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800f336:	b580      	push	{r7, lr}
 800f338:	b088      	sub	sp, #32
 800f33a:	af04      	add	r7, sp, #16
 800f33c:	60f8      	str	r0, [r7, #12]
 800f33e:	60b9      	str	r1, [r7, #8]
 800f340:	4611      	mov	r1, r2
 800f342:	461a      	mov	r2, r3
 800f344:	460b      	mov	r3, r1
 800f346:	80fb      	strh	r3, [r7, #6]
 800f348:	4613      	mov	r3, r2
 800f34a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f352:	2b00      	cmp	r3, #0
 800f354:	d001      	beq.n	800f35a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800f356:	2300      	movs	r3, #0
 800f358:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f35a:	7979      	ldrb	r1, [r7, #5]
 800f35c:	7e3b      	ldrb	r3, [r7, #24]
 800f35e:	9303      	str	r3, [sp, #12]
 800f360:	88fb      	ldrh	r3, [r7, #6]
 800f362:	9302      	str	r3, [sp, #8]
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	9301      	str	r3, [sp, #4]
 800f368:	2301      	movs	r3, #1
 800f36a:	9300      	str	r3, [sp, #0]
 800f36c:	2302      	movs	r3, #2
 800f36e:	2200      	movs	r2, #0
 800f370:	68f8      	ldr	r0, [r7, #12]
 800f372:	f003 fb9a 	bl	8012aaa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800f376:	2300      	movs	r3, #0
}
 800f378:	4618      	mov	r0, r3
 800f37a:	3710      	adds	r7, #16
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}

0800f380 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b088      	sub	sp, #32
 800f384:	af04      	add	r7, sp, #16
 800f386:	60f8      	str	r0, [r7, #12]
 800f388:	60b9      	str	r1, [r7, #8]
 800f38a:	4611      	mov	r1, r2
 800f38c:	461a      	mov	r2, r3
 800f38e:	460b      	mov	r3, r1
 800f390:	80fb      	strh	r3, [r7, #6]
 800f392:	4613      	mov	r3, r2
 800f394:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800f396:	7979      	ldrb	r1, [r7, #5]
 800f398:	2300      	movs	r3, #0
 800f39a:	9303      	str	r3, [sp, #12]
 800f39c:	88fb      	ldrh	r3, [r7, #6]
 800f39e:	9302      	str	r3, [sp, #8]
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	9301      	str	r3, [sp, #4]
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	9300      	str	r3, [sp, #0]
 800f3a8:	2302      	movs	r3, #2
 800f3aa:	2201      	movs	r2, #1
 800f3ac:	68f8      	ldr	r0, [r7, #12]
 800f3ae:	f003 fb7c 	bl	8012aaa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800f3b2:	2300      	movs	r3, #0
}
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	3710      	adds	r7, #16
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}

0800f3bc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b086      	sub	sp, #24
 800f3c0:	af04      	add	r7, sp, #16
 800f3c2:	6078      	str	r0, [r7, #4]
 800f3c4:	4608      	mov	r0, r1
 800f3c6:	4611      	mov	r1, r2
 800f3c8:	461a      	mov	r2, r3
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	70fb      	strb	r3, [r7, #3]
 800f3ce:	460b      	mov	r3, r1
 800f3d0:	70bb      	strb	r3, [r7, #2]
 800f3d2:	4613      	mov	r3, r2
 800f3d4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f3d6:	7878      	ldrb	r0, [r7, #1]
 800f3d8:	78ba      	ldrb	r2, [r7, #2]
 800f3da:	78f9      	ldrb	r1, [r7, #3]
 800f3dc:	8b3b      	ldrh	r3, [r7, #24]
 800f3de:	9302      	str	r3, [sp, #8]
 800f3e0:	7d3b      	ldrb	r3, [r7, #20]
 800f3e2:	9301      	str	r3, [sp, #4]
 800f3e4:	7c3b      	ldrb	r3, [r7, #16]
 800f3e6:	9300      	str	r3, [sp, #0]
 800f3e8:	4603      	mov	r3, r0
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f003 fb0f 	bl	8012a0e <USBH_LL_OpenPipe>

  return USBH_OK;
 800f3f0:	2300      	movs	r3, #0
}
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	3708      	adds	r7, #8
 800f3f6:	46bd      	mov	sp, r7
 800f3f8:	bd80      	pop	{r7, pc}

0800f3fa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f3fa:	b580      	push	{r7, lr}
 800f3fc:	b082      	sub	sp, #8
 800f3fe:	af00      	add	r7, sp, #0
 800f400:	6078      	str	r0, [r7, #4]
 800f402:	460b      	mov	r3, r1
 800f404:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800f406:	78fb      	ldrb	r3, [r7, #3]
 800f408:	4619      	mov	r1, r3
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f003 fb2e 	bl	8012a6c <USBH_LL_ClosePipe>

  return USBH_OK;
 800f410:	2300      	movs	r3, #0
}
 800f412:	4618      	mov	r0, r3
 800f414:	3708      	adds	r7, #8
 800f416:	46bd      	mov	sp, r7
 800f418:	bd80      	pop	{r7, pc}

0800f41a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f41a:	b580      	push	{r7, lr}
 800f41c:	b084      	sub	sp, #16
 800f41e:	af00      	add	r7, sp, #0
 800f420:	6078      	str	r0, [r7, #4]
 800f422:	460b      	mov	r3, r1
 800f424:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 f836 	bl	800f498 <USBH_GetFreePipe>
 800f42c:	4603      	mov	r3, r0
 800f42e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f430:	89fb      	ldrh	r3, [r7, #14]
 800f432:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f436:	4293      	cmp	r3, r2
 800f438:	d00a      	beq.n	800f450 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800f43a:	78fa      	ldrb	r2, [r7, #3]
 800f43c:	89fb      	ldrh	r3, [r7, #14]
 800f43e:	f003 030f 	and.w	r3, r3, #15
 800f442:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f446:	6879      	ldr	r1, [r7, #4]
 800f448:	33e0      	adds	r3, #224	@ 0xe0
 800f44a:	009b      	lsls	r3, r3, #2
 800f44c:	440b      	add	r3, r1
 800f44e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f450:	89fb      	ldrh	r3, [r7, #14]
 800f452:	b2db      	uxtb	r3, r3
}
 800f454:	4618      	mov	r0, r3
 800f456:	3710      	adds	r7, #16
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}

0800f45c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f45c:	b480      	push	{r7}
 800f45e:	b083      	sub	sp, #12
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
 800f464:	460b      	mov	r3, r1
 800f466:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800f468:	78fb      	ldrb	r3, [r7, #3]
 800f46a:	2b0f      	cmp	r3, #15
 800f46c:	d80d      	bhi.n	800f48a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f46e:	78fb      	ldrb	r3, [r7, #3]
 800f470:	687a      	ldr	r2, [r7, #4]
 800f472:	33e0      	adds	r3, #224	@ 0xe0
 800f474:	009b      	lsls	r3, r3, #2
 800f476:	4413      	add	r3, r2
 800f478:	685a      	ldr	r2, [r3, #4]
 800f47a:	78fb      	ldrb	r3, [r7, #3]
 800f47c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f480:	6879      	ldr	r1, [r7, #4]
 800f482:	33e0      	adds	r3, #224	@ 0xe0
 800f484:	009b      	lsls	r3, r3, #2
 800f486:	440b      	add	r3, r1
 800f488:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f48a:	2300      	movs	r3, #0
}
 800f48c:	4618      	mov	r0, r3
 800f48e:	370c      	adds	r7, #12
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr

0800f498 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f498:	b480      	push	{r7}
 800f49a:	b085      	sub	sp, #20
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	73fb      	strb	r3, [r7, #15]
 800f4a8:	e00f      	b.n	800f4ca <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f4aa:	7bfb      	ldrb	r3, [r7, #15]
 800f4ac:	687a      	ldr	r2, [r7, #4]
 800f4ae:	33e0      	adds	r3, #224	@ 0xe0
 800f4b0:	009b      	lsls	r3, r3, #2
 800f4b2:	4413      	add	r3, r2
 800f4b4:	685b      	ldr	r3, [r3, #4]
 800f4b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d102      	bne.n	800f4c4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f4be:	7bfb      	ldrb	r3, [r7, #15]
 800f4c0:	b29b      	uxth	r3, r3
 800f4c2:	e007      	b.n	800f4d4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800f4c4:	7bfb      	ldrb	r3, [r7, #15]
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	73fb      	strb	r3, [r7, #15]
 800f4ca:	7bfb      	ldrb	r3, [r7, #15]
 800f4cc:	2b0f      	cmp	r3, #15
 800f4ce:	d9ec      	bls.n	800f4aa <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f4d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	3714      	adds	r7, #20
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4de:	4770      	bx	lr

0800f4e0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b085      	sub	sp, #20
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f4ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f4f2:	2b84      	cmp	r3, #132	@ 0x84
 800f4f4:	d005      	beq.n	800f502 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f4f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	4413      	add	r3, r2
 800f4fe:	3303      	adds	r3, #3
 800f500:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f502:	68fb      	ldr	r3, [r7, #12]
}
 800f504:	4618      	mov	r0, r3
 800f506:	3714      	adds	r7, #20
 800f508:	46bd      	mov	sp, r7
 800f50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50e:	4770      	bx	lr

0800f510 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f510:	b480      	push	{r7}
 800f512:	b083      	sub	sp, #12
 800f514:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f516:	f3ef 8305 	mrs	r3, IPSR
 800f51a:	607b      	str	r3, [r7, #4]
  return(result);
 800f51c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f51e:	2b00      	cmp	r3, #0
 800f520:	bf14      	ite	ne
 800f522:	2301      	movne	r3, #1
 800f524:	2300      	moveq	r3, #0
 800f526:	b2db      	uxtb	r3, r3
}
 800f528:	4618      	mov	r0, r3
 800f52a:	370c      	adds	r7, #12
 800f52c:	46bd      	mov	sp, r7
 800f52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f532:	4770      	bx	lr

0800f534 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f534:	b580      	push	{r7, lr}
 800f536:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f538:	f001 f984 	bl	8010844 <vTaskStartScheduler>
  
  return osOK;
 800f53c:	2300      	movs	r3, #0
}
 800f53e:	4618      	mov	r0, r3
 800f540:	bd80      	pop	{r7, pc}

0800f542 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f542:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f544:	b089      	sub	sp, #36	@ 0x24
 800f546:	af04      	add	r7, sp, #16
 800f548:	6078      	str	r0, [r7, #4]
 800f54a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	695b      	ldr	r3, [r3, #20]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d020      	beq.n	800f596 <osThreadCreate+0x54>
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	699b      	ldr	r3, [r3, #24]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d01c      	beq.n	800f596 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	685c      	ldr	r4, [r3, #4]
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	691e      	ldr	r6, [r3, #16]
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f56e:	4618      	mov	r0, r3
 800f570:	f7ff ffb6 	bl	800f4e0 <makeFreeRtosPriority>
 800f574:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	695b      	ldr	r3, [r3, #20]
 800f57a:	687a      	ldr	r2, [r7, #4]
 800f57c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f57e:	9202      	str	r2, [sp, #8]
 800f580:	9301      	str	r3, [sp, #4]
 800f582:	9100      	str	r1, [sp, #0]
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	4632      	mov	r2, r6
 800f588:	4629      	mov	r1, r5
 800f58a:	4620      	mov	r0, r4
 800f58c:	f000 ff74 	bl	8010478 <xTaskCreateStatic>
 800f590:	4603      	mov	r3, r0
 800f592:	60fb      	str	r3, [r7, #12]
 800f594:	e01c      	b.n	800f5d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	685c      	ldr	r4, [r3, #4]
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f5a2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	f7ff ff98 	bl	800f4e0 <makeFreeRtosPriority>
 800f5b0:	4602      	mov	r2, r0
 800f5b2:	f107 030c 	add.w	r3, r7, #12
 800f5b6:	9301      	str	r3, [sp, #4]
 800f5b8:	9200      	str	r2, [sp, #0]
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	4632      	mov	r2, r6
 800f5be:	4629      	mov	r1, r5
 800f5c0:	4620      	mov	r0, r4
 800f5c2:	f000 ffb9 	bl	8010538 <xTaskCreate>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	2b01      	cmp	r3, #1
 800f5ca:	d001      	beq.n	800f5d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	e000      	b.n	800f5d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
}
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	3714      	adds	r7, #20
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f5da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f5da:	b580      	push	{r7, lr}
 800f5dc:	b084      	sub	sp, #16
 800f5de:	af00      	add	r7, sp, #0
 800f5e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d001      	beq.n	800f5f0 <osDelay+0x16>
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	e000      	b.n	800f5f2 <osDelay+0x18>
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	f001 f8f0 	bl	80107d8 <vTaskDelay>
  
  return osOK;
 800f5f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	3710      	adds	r7, #16
 800f5fe:	46bd      	mov	sp, r7
 800f600:	bd80      	pop	{r7, pc}

0800f602 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800f602:	b590      	push	{r4, r7, lr}
 800f604:	b085      	sub	sp, #20
 800f606:	af02      	add	r7, sp, #8
 800f608:	6078      	str	r0, [r7, #4]
 800f60a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	689b      	ldr	r3, [r3, #8]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d011      	beq.n	800f638 <osMessageCreate+0x36>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	68db      	ldr	r3, [r3, #12]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d00d      	beq.n	800f638 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	6818      	ldr	r0, [r3, #0]
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	6859      	ldr	r1, [r3, #4]
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	689a      	ldr	r2, [r3, #8]
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	68db      	ldr	r3, [r3, #12]
 800f62c:	2400      	movs	r4, #0
 800f62e:	9400      	str	r4, [sp, #0]
 800f630:	f000 f9f8 	bl	800fa24 <xQueueGenericCreateStatic>
 800f634:	4603      	mov	r3, r0
 800f636:	e008      	b.n	800f64a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6818      	ldr	r0, [r3, #0]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	685b      	ldr	r3, [r3, #4]
 800f640:	2200      	movs	r2, #0
 800f642:	4619      	mov	r1, r3
 800f644:	f000 fa6b 	bl	800fb1e <xQueueGenericCreate>
 800f648:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800f64a:	4618      	mov	r0, r3
 800f64c:	370c      	adds	r7, #12
 800f64e:	46bd      	mov	sp, r7
 800f650:	bd90      	pop	{r4, r7, pc}
	...

0800f654 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b086      	sub	sp, #24
 800f658:	af00      	add	r7, sp, #0
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800f660:	2300      	movs	r3, #0
 800f662:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d101      	bne.n	800f672 <osMessagePut+0x1e>
    ticks = 1;
 800f66e:	2301      	movs	r3, #1
 800f670:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800f672:	f7ff ff4d 	bl	800f510 <inHandlerMode>
 800f676:	4603      	mov	r3, r0
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d018      	beq.n	800f6ae <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800f67c:	f107 0210 	add.w	r2, r7, #16
 800f680:	f107 0108 	add.w	r1, r7, #8
 800f684:	2300      	movs	r3, #0
 800f686:	68f8      	ldr	r0, [r7, #12]
 800f688:	f000 fba6 	bl	800fdd8 <xQueueGenericSendFromISR>
 800f68c:	4603      	mov	r3, r0
 800f68e:	2b01      	cmp	r3, #1
 800f690:	d001      	beq.n	800f696 <osMessagePut+0x42>
      return osErrorOS;
 800f692:	23ff      	movs	r3, #255	@ 0xff
 800f694:	e018      	b.n	800f6c8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f696:	693b      	ldr	r3, [r7, #16]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d014      	beq.n	800f6c6 <osMessagePut+0x72>
 800f69c:	4b0c      	ldr	r3, [pc, #48]	@ (800f6d0 <osMessagePut+0x7c>)
 800f69e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6a2:	601a      	str	r2, [r3, #0]
 800f6a4:	f3bf 8f4f 	dsb	sy
 800f6a8:	f3bf 8f6f 	isb	sy
 800f6ac:	e00b      	b.n	800f6c6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800f6ae:	f107 0108 	add.w	r1, r7, #8
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	697a      	ldr	r2, [r7, #20]
 800f6b6:	68f8      	ldr	r0, [r7, #12]
 800f6b8:	f000 fa8c 	bl	800fbd4 <xQueueGenericSend>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	2b01      	cmp	r3, #1
 800f6c0:	d001      	beq.n	800f6c6 <osMessagePut+0x72>
      return osErrorOS;
 800f6c2:	23ff      	movs	r3, #255	@ 0xff
 800f6c4:	e000      	b.n	800f6c8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800f6c6:	2300      	movs	r3, #0
}
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	3718      	adds	r7, #24
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}
 800f6d0:	e000ed04 	.word	0xe000ed04

0800f6d4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800f6d4:	b590      	push	{r4, r7, lr}
 800f6d6:	b08b      	sub	sp, #44	@ 0x2c
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	60f8      	str	r0, [r7, #12]
 800f6dc:	60b9      	str	r1, [r7, #8]
 800f6de:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d10a      	bne.n	800f704 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800f6ee:	2380      	movs	r3, #128	@ 0x80
 800f6f0:	617b      	str	r3, [r7, #20]
    return event;
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	461c      	mov	r4, r3
 800f6f6:	f107 0314 	add.w	r3, r7, #20
 800f6fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f6fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f702:	e054      	b.n	800f7ae <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f704:	2300      	movs	r3, #0
 800f706:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f708:	2300      	movs	r3, #0
 800f70a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f712:	d103      	bne.n	800f71c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800f714:	f04f 33ff 	mov.w	r3, #4294967295
 800f718:	627b      	str	r3, [r7, #36]	@ 0x24
 800f71a:	e009      	b.n	800f730 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d006      	beq.n	800f730 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800f726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d101      	bne.n	800f730 <osMessageGet+0x5c>
      ticks = 1;
 800f72c:	2301      	movs	r3, #1
 800f72e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f730:	f7ff feee 	bl	800f510 <inHandlerMode>
 800f734:	4603      	mov	r3, r0
 800f736:	2b00      	cmp	r3, #0
 800f738:	d01c      	beq.n	800f774 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800f73a:	f107 0220 	add.w	r2, r7, #32
 800f73e:	f107 0314 	add.w	r3, r7, #20
 800f742:	3304      	adds	r3, #4
 800f744:	4619      	mov	r1, r3
 800f746:	68b8      	ldr	r0, [r7, #8]
 800f748:	f000 fcc6 	bl	80100d8 <xQueueReceiveFromISR>
 800f74c:	4603      	mov	r3, r0
 800f74e:	2b01      	cmp	r3, #1
 800f750:	d102      	bne.n	800f758 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800f752:	2310      	movs	r3, #16
 800f754:	617b      	str	r3, [r7, #20]
 800f756:	e001      	b.n	800f75c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800f758:	2300      	movs	r3, #0
 800f75a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f75c:	6a3b      	ldr	r3, [r7, #32]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d01d      	beq.n	800f79e <osMessageGet+0xca>
 800f762:	4b15      	ldr	r3, [pc, #84]	@ (800f7b8 <osMessageGet+0xe4>)
 800f764:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f768:	601a      	str	r2, [r3, #0]
 800f76a:	f3bf 8f4f 	dsb	sy
 800f76e:	f3bf 8f6f 	isb	sy
 800f772:	e014      	b.n	800f79e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800f774:	f107 0314 	add.w	r3, r7, #20
 800f778:	3304      	adds	r3, #4
 800f77a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f77c:	4619      	mov	r1, r3
 800f77e:	68b8      	ldr	r0, [r7, #8]
 800f780:	f000 fbc8 	bl	800ff14 <xQueueReceive>
 800f784:	4603      	mov	r3, r0
 800f786:	2b01      	cmp	r3, #1
 800f788:	d102      	bne.n	800f790 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800f78a:	2310      	movs	r3, #16
 800f78c:	617b      	str	r3, [r7, #20]
 800f78e:	e006      	b.n	800f79e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f792:	2b00      	cmp	r3, #0
 800f794:	d101      	bne.n	800f79a <osMessageGet+0xc6>
 800f796:	2300      	movs	r3, #0
 800f798:	e000      	b.n	800f79c <osMessageGet+0xc8>
 800f79a:	2340      	movs	r3, #64	@ 0x40
 800f79c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	461c      	mov	r4, r3
 800f7a2:	f107 0314 	add.w	r3, r7, #20
 800f7a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f7aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f7ae:	68f8      	ldr	r0, [r7, #12]
 800f7b0:	372c      	adds	r7, #44	@ 0x2c
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd90      	pop	{r4, r7, pc}
 800f7b6:	bf00      	nop
 800f7b8:	e000ed04 	.word	0xe000ed04

0800f7bc <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800f7bc:	b580      	push	{r7, lr}
 800f7be:	b082      	sub	sp, #8
 800f7c0:	af00      	add	r7, sp, #0
 800f7c2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800f7c4:	f7ff fea4 	bl	800f510 <inHandlerMode>
 800f7c8:	4603      	mov	r3, r0
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d004      	beq.n	800f7d8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800f7ce:	6878      	ldr	r0, [r7, #4]
 800f7d0:	f000 fd23 	bl	801021a <uxQueueMessagesWaitingFromISR>
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	e003      	b.n	800f7e0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	f000 fcff 	bl	80101dc <uxQueueMessagesWaiting>
 800f7de:	4603      	mov	r3, r0
  }
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3708      	adds	r7, #8
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f7e8:	b480      	push	{r7}
 800f7ea:	b083      	sub	sp, #12
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f103 0208 	add.w	r2, r3, #8
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	f04f 32ff 	mov.w	r2, #4294967295
 800f800:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	f103 0208 	add.w	r2, r3, #8
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	f103 0208 	add.w	r2, r3, #8
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	2200      	movs	r2, #0
 800f81a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f81c:	bf00      	nop
 800f81e:	370c      	adds	r7, #12
 800f820:	46bd      	mov	sp, r7
 800f822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f826:	4770      	bx	lr

0800f828 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f828:	b480      	push	{r7}
 800f82a:	b083      	sub	sp, #12
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	2200      	movs	r2, #0
 800f834:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f836:	bf00      	nop
 800f838:	370c      	adds	r7, #12
 800f83a:	46bd      	mov	sp, r7
 800f83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f840:	4770      	bx	lr

0800f842 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f842:	b480      	push	{r7}
 800f844:	b085      	sub	sp, #20
 800f846:	af00      	add	r7, sp, #0
 800f848:	6078      	str	r0, [r7, #4]
 800f84a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	685b      	ldr	r3, [r3, #4]
 800f850:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	68fa      	ldr	r2, [r7, #12]
 800f856:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	689a      	ldr	r2, [r3, #8]
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	689b      	ldr	r3, [r3, #8]
 800f864:	683a      	ldr	r2, [r7, #0]
 800f866:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	683a      	ldr	r2, [r7, #0]
 800f86c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f86e:	683b      	ldr	r3, [r7, #0]
 800f870:	687a      	ldr	r2, [r7, #4]
 800f872:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	1c5a      	adds	r2, r3, #1
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	601a      	str	r2, [r3, #0]
}
 800f87e:	bf00      	nop
 800f880:	3714      	adds	r7, #20
 800f882:	46bd      	mov	sp, r7
 800f884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f888:	4770      	bx	lr

0800f88a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f88a:	b480      	push	{r7}
 800f88c:	b085      	sub	sp, #20
 800f88e:	af00      	add	r7, sp, #0
 800f890:	6078      	str	r0, [r7, #4]
 800f892:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f894:	683b      	ldr	r3, [r7, #0]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f89a:	68bb      	ldr	r3, [r7, #8]
 800f89c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a0:	d103      	bne.n	800f8aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	691b      	ldr	r3, [r3, #16]
 800f8a6:	60fb      	str	r3, [r7, #12]
 800f8a8:	e00c      	b.n	800f8c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	3308      	adds	r3, #8
 800f8ae:	60fb      	str	r3, [r7, #12]
 800f8b0:	e002      	b.n	800f8b8 <vListInsert+0x2e>
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	685b      	ldr	r3, [r3, #4]
 800f8b6:	60fb      	str	r3, [r7, #12]
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	685b      	ldr	r3, [r3, #4]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	68ba      	ldr	r2, [r7, #8]
 800f8c0:	429a      	cmp	r2, r3
 800f8c2:	d2f6      	bcs.n	800f8b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	685a      	ldr	r2, [r3, #4]
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	685b      	ldr	r3, [r3, #4]
 800f8d0:	683a      	ldr	r2, [r7, #0]
 800f8d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	68fa      	ldr	r2, [r7, #12]
 800f8d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	683a      	ldr	r2, [r7, #0]
 800f8de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	687a      	ldr	r2, [r7, #4]
 800f8e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	1c5a      	adds	r2, r3, #1
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	601a      	str	r2, [r3, #0]
}
 800f8f0:	bf00      	nop
 800f8f2:	3714      	adds	r7, #20
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fa:	4770      	bx	lr

0800f8fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b085      	sub	sp, #20
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	691b      	ldr	r3, [r3, #16]
 800f908:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	685b      	ldr	r3, [r3, #4]
 800f90e:	687a      	ldr	r2, [r7, #4]
 800f910:	6892      	ldr	r2, [r2, #8]
 800f912:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	689b      	ldr	r3, [r3, #8]
 800f918:	687a      	ldr	r2, [r7, #4]
 800f91a:	6852      	ldr	r2, [r2, #4]
 800f91c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	685b      	ldr	r3, [r3, #4]
 800f922:	687a      	ldr	r2, [r7, #4]
 800f924:	429a      	cmp	r2, r3
 800f926:	d103      	bne.n	800f930 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	689a      	ldr	r2, [r3, #8]
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	2200      	movs	r2, #0
 800f934:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	1e5a      	subs	r2, r3, #1
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	681b      	ldr	r3, [r3, #0]
}
 800f944:	4618      	mov	r0, r3
 800f946:	3714      	adds	r7, #20
 800f948:	46bd      	mov	sp, r7
 800f94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94e:	4770      	bx	lr

0800f950 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b084      	sub	sp, #16
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d10b      	bne.n	800f97c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f968:	f383 8811 	msr	BASEPRI, r3
 800f96c:	f3bf 8f6f 	isb	sy
 800f970:	f3bf 8f4f 	dsb	sy
 800f974:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f976:	bf00      	nop
 800f978:	bf00      	nop
 800f97a:	e7fd      	b.n	800f978 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f97c:	f001 fdbc 	bl	80114f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681a      	ldr	r2, [r3, #0]
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f988:	68f9      	ldr	r1, [r7, #12]
 800f98a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f98c:	fb01 f303 	mul.w	r3, r1, r3
 800f990:	441a      	add	r2, r3
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	2200      	movs	r2, #0
 800f99a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	681a      	ldr	r2, [r3, #0]
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	681a      	ldr	r2, [r3, #0]
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9ac:	3b01      	subs	r3, #1
 800f9ae:	68f9      	ldr	r1, [r7, #12]
 800f9b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f9b2:	fb01 f303 	mul.w	r3, r1, r3
 800f9b6:	441a      	add	r2, r3
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	22ff      	movs	r2, #255	@ 0xff
 800f9c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	22ff      	movs	r2, #255	@ 0xff
 800f9c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d114      	bne.n	800f9fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	691b      	ldr	r3, [r3, #16]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d01a      	beq.n	800fa10 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	3310      	adds	r3, #16
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f001 f98a 	bl	8010cf8 <xTaskRemoveFromEventList>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d012      	beq.n	800fa10 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f9ea:	4b0d      	ldr	r3, [pc, #52]	@ (800fa20 <xQueueGenericReset+0xd0>)
 800f9ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9f0:	601a      	str	r2, [r3, #0]
 800f9f2:	f3bf 8f4f 	dsb	sy
 800f9f6:	f3bf 8f6f 	isb	sy
 800f9fa:	e009      	b.n	800fa10 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	3310      	adds	r3, #16
 800fa00:	4618      	mov	r0, r3
 800fa02:	f7ff fef1 	bl	800f7e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	3324      	adds	r3, #36	@ 0x24
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	f7ff feec 	bl	800f7e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fa10:	f001 fda4 	bl	801155c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fa14:	2301      	movs	r3, #1
}
 800fa16:	4618      	mov	r0, r3
 800fa18:	3710      	adds	r7, #16
 800fa1a:	46bd      	mov	sp, r7
 800fa1c:	bd80      	pop	{r7, pc}
 800fa1e:	bf00      	nop
 800fa20:	e000ed04 	.word	0xe000ed04

0800fa24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b08e      	sub	sp, #56	@ 0x38
 800fa28:	af02      	add	r7, sp, #8
 800fa2a:	60f8      	str	r0, [r7, #12]
 800fa2c:	60b9      	str	r1, [r7, #8]
 800fa2e:	607a      	str	r2, [r7, #4]
 800fa30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d10b      	bne.n	800fa50 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800fa38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa3c:	f383 8811 	msr	BASEPRI, r3
 800fa40:	f3bf 8f6f 	isb	sy
 800fa44:	f3bf 8f4f 	dsb	sy
 800fa48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fa4a:	bf00      	nop
 800fa4c:	bf00      	nop
 800fa4e:	e7fd      	b.n	800fa4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fa50:	683b      	ldr	r3, [r7, #0]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d10b      	bne.n	800fa6e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800fa56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa5a:	f383 8811 	msr	BASEPRI, r3
 800fa5e:	f3bf 8f6f 	isb	sy
 800fa62:	f3bf 8f4f 	dsb	sy
 800fa66:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fa68:	bf00      	nop
 800fa6a:	bf00      	nop
 800fa6c:	e7fd      	b.n	800fa6a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d002      	beq.n	800fa7a <xQueueGenericCreateStatic+0x56>
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d001      	beq.n	800fa7e <xQueueGenericCreateStatic+0x5a>
 800fa7a:	2301      	movs	r3, #1
 800fa7c:	e000      	b.n	800fa80 <xQueueGenericCreateStatic+0x5c>
 800fa7e:	2300      	movs	r3, #0
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d10b      	bne.n	800fa9c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fa84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa88:	f383 8811 	msr	BASEPRI, r3
 800fa8c:	f3bf 8f6f 	isb	sy
 800fa90:	f3bf 8f4f 	dsb	sy
 800fa94:	623b      	str	r3, [r7, #32]
}
 800fa96:	bf00      	nop
 800fa98:	bf00      	nop
 800fa9a:	e7fd      	b.n	800fa98 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d102      	bne.n	800faa8 <xQueueGenericCreateStatic+0x84>
 800faa2:	68bb      	ldr	r3, [r7, #8]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d101      	bne.n	800faac <xQueueGenericCreateStatic+0x88>
 800faa8:	2301      	movs	r3, #1
 800faaa:	e000      	b.n	800faae <xQueueGenericCreateStatic+0x8a>
 800faac:	2300      	movs	r3, #0
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d10b      	bne.n	800faca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fab6:	f383 8811 	msr	BASEPRI, r3
 800faba:	f3bf 8f6f 	isb	sy
 800fabe:	f3bf 8f4f 	dsb	sy
 800fac2:	61fb      	str	r3, [r7, #28]
}
 800fac4:	bf00      	nop
 800fac6:	bf00      	nop
 800fac8:	e7fd      	b.n	800fac6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800faca:	2348      	movs	r3, #72	@ 0x48
 800facc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	2b48      	cmp	r3, #72	@ 0x48
 800fad2:	d00b      	beq.n	800faec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fad8:	f383 8811 	msr	BASEPRI, r3
 800fadc:	f3bf 8f6f 	isb	sy
 800fae0:	f3bf 8f4f 	dsb	sy
 800fae4:	61bb      	str	r3, [r7, #24]
}
 800fae6:	bf00      	nop
 800fae8:	bf00      	nop
 800faea:	e7fd      	b.n	800fae8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800faec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800faf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d00d      	beq.n	800fb14 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800faf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fafa:	2201      	movs	r2, #1
 800fafc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fb00:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fb04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb06:	9300      	str	r3, [sp, #0]
 800fb08:	4613      	mov	r3, r2
 800fb0a:	687a      	ldr	r2, [r7, #4]
 800fb0c:	68b9      	ldr	r1, [r7, #8]
 800fb0e:	68f8      	ldr	r0, [r7, #12]
 800fb10:	f000 f840 	bl	800fb94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fb16:	4618      	mov	r0, r3
 800fb18:	3730      	adds	r7, #48	@ 0x30
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}

0800fb1e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fb1e:	b580      	push	{r7, lr}
 800fb20:	b08a      	sub	sp, #40	@ 0x28
 800fb22:	af02      	add	r7, sp, #8
 800fb24:	60f8      	str	r0, [r7, #12]
 800fb26:	60b9      	str	r1, [r7, #8]
 800fb28:	4613      	mov	r3, r2
 800fb2a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d10b      	bne.n	800fb4a <xQueueGenericCreate+0x2c>
	__asm volatile
 800fb32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb36:	f383 8811 	msr	BASEPRI, r3
 800fb3a:	f3bf 8f6f 	isb	sy
 800fb3e:	f3bf 8f4f 	dsb	sy
 800fb42:	613b      	str	r3, [r7, #16]
}
 800fb44:	bf00      	nop
 800fb46:	bf00      	nop
 800fb48:	e7fd      	b.n	800fb46 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	68ba      	ldr	r2, [r7, #8]
 800fb4e:	fb02 f303 	mul.w	r3, r2, r3
 800fb52:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fb54:	69fb      	ldr	r3, [r7, #28]
 800fb56:	3348      	adds	r3, #72	@ 0x48
 800fb58:	4618      	mov	r0, r3
 800fb5a:	f001 fdef 	bl	801173c <pvPortMalloc>
 800fb5e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fb60:	69bb      	ldr	r3, [r7, #24]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d011      	beq.n	800fb8a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fb66:	69bb      	ldr	r3, [r7, #24]
 800fb68:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	3348      	adds	r3, #72	@ 0x48
 800fb6e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fb70:	69bb      	ldr	r3, [r7, #24]
 800fb72:	2200      	movs	r2, #0
 800fb74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fb78:	79fa      	ldrb	r2, [r7, #7]
 800fb7a:	69bb      	ldr	r3, [r7, #24]
 800fb7c:	9300      	str	r3, [sp, #0]
 800fb7e:	4613      	mov	r3, r2
 800fb80:	697a      	ldr	r2, [r7, #20]
 800fb82:	68b9      	ldr	r1, [r7, #8]
 800fb84:	68f8      	ldr	r0, [r7, #12]
 800fb86:	f000 f805 	bl	800fb94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fb8a:	69bb      	ldr	r3, [r7, #24]
	}
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	3720      	adds	r7, #32
 800fb90:	46bd      	mov	sp, r7
 800fb92:	bd80      	pop	{r7, pc}

0800fb94 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fb94:	b580      	push	{r7, lr}
 800fb96:	b084      	sub	sp, #16
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	60f8      	str	r0, [r7, #12]
 800fb9c:	60b9      	str	r1, [r7, #8]
 800fb9e:	607a      	str	r2, [r7, #4]
 800fba0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d103      	bne.n	800fbb0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fba8:	69bb      	ldr	r3, [r7, #24]
 800fbaa:	69ba      	ldr	r2, [r7, #24]
 800fbac:	601a      	str	r2, [r3, #0]
 800fbae:	e002      	b.n	800fbb6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fbb0:	69bb      	ldr	r3, [r7, #24]
 800fbb2:	687a      	ldr	r2, [r7, #4]
 800fbb4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fbb6:	69bb      	ldr	r3, [r7, #24]
 800fbb8:	68fa      	ldr	r2, [r7, #12]
 800fbba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fbbc:	69bb      	ldr	r3, [r7, #24]
 800fbbe:	68ba      	ldr	r2, [r7, #8]
 800fbc0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fbc2:	2101      	movs	r1, #1
 800fbc4:	69b8      	ldr	r0, [r7, #24]
 800fbc6:	f7ff fec3 	bl	800f950 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fbca:	bf00      	nop
 800fbcc:	3710      	adds	r7, #16
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd80      	pop	{r7, pc}
	...

0800fbd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	b08e      	sub	sp, #56	@ 0x38
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	60f8      	str	r0, [r7, #12]
 800fbdc:	60b9      	str	r1, [r7, #8]
 800fbde:	607a      	str	r2, [r7, #4]
 800fbe0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d10b      	bne.n	800fc08 <xQueueGenericSend+0x34>
	__asm volatile
 800fbf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbf4:	f383 8811 	msr	BASEPRI, r3
 800fbf8:	f3bf 8f6f 	isb	sy
 800fbfc:	f3bf 8f4f 	dsb	sy
 800fc00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fc02:	bf00      	nop
 800fc04:	bf00      	nop
 800fc06:	e7fd      	b.n	800fc04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc08:	68bb      	ldr	r3, [r7, #8]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d103      	bne.n	800fc16 <xQueueGenericSend+0x42>
 800fc0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d101      	bne.n	800fc1a <xQueueGenericSend+0x46>
 800fc16:	2301      	movs	r3, #1
 800fc18:	e000      	b.n	800fc1c <xQueueGenericSend+0x48>
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d10b      	bne.n	800fc38 <xQueueGenericSend+0x64>
	__asm volatile
 800fc20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc24:	f383 8811 	msr	BASEPRI, r3
 800fc28:	f3bf 8f6f 	isb	sy
 800fc2c:	f3bf 8f4f 	dsb	sy
 800fc30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fc32:	bf00      	nop
 800fc34:	bf00      	nop
 800fc36:	e7fd      	b.n	800fc34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fc38:	683b      	ldr	r3, [r7, #0]
 800fc3a:	2b02      	cmp	r3, #2
 800fc3c:	d103      	bne.n	800fc46 <xQueueGenericSend+0x72>
 800fc3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc42:	2b01      	cmp	r3, #1
 800fc44:	d101      	bne.n	800fc4a <xQueueGenericSend+0x76>
 800fc46:	2301      	movs	r3, #1
 800fc48:	e000      	b.n	800fc4c <xQueueGenericSend+0x78>
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d10b      	bne.n	800fc68 <xQueueGenericSend+0x94>
	__asm volatile
 800fc50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc54:	f383 8811 	msr	BASEPRI, r3
 800fc58:	f3bf 8f6f 	isb	sy
 800fc5c:	f3bf 8f4f 	dsb	sy
 800fc60:	623b      	str	r3, [r7, #32]
}
 800fc62:	bf00      	nop
 800fc64:	bf00      	nop
 800fc66:	e7fd      	b.n	800fc64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fc68:	f001 fa0c 	bl	8011084 <xTaskGetSchedulerState>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d102      	bne.n	800fc78 <xQueueGenericSend+0xa4>
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d101      	bne.n	800fc7c <xQueueGenericSend+0xa8>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	e000      	b.n	800fc7e <xQueueGenericSend+0xaa>
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d10b      	bne.n	800fc9a <xQueueGenericSend+0xc6>
	__asm volatile
 800fc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc86:	f383 8811 	msr	BASEPRI, r3
 800fc8a:	f3bf 8f6f 	isb	sy
 800fc8e:	f3bf 8f4f 	dsb	sy
 800fc92:	61fb      	str	r3, [r7, #28]
}
 800fc94:	bf00      	nop
 800fc96:	bf00      	nop
 800fc98:	e7fd      	b.n	800fc96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fc9a:	f001 fc2d 	bl	80114f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fc9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fca6:	429a      	cmp	r2, r3
 800fca8:	d302      	bcc.n	800fcb0 <xQueueGenericSend+0xdc>
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	2b02      	cmp	r3, #2
 800fcae:	d129      	bne.n	800fd04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fcb0:	683a      	ldr	r2, [r7, #0]
 800fcb2:	68b9      	ldr	r1, [r7, #8]
 800fcb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fcb6:	f000 facf 	bl	8010258 <prvCopyDataToQueue>
 800fcba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fcbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d010      	beq.n	800fce6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcc6:	3324      	adds	r3, #36	@ 0x24
 800fcc8:	4618      	mov	r0, r3
 800fcca:	f001 f815 	bl	8010cf8 <xTaskRemoveFromEventList>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d013      	beq.n	800fcfc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fcd4:	4b3f      	ldr	r3, [pc, #252]	@ (800fdd4 <xQueueGenericSend+0x200>)
 800fcd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcda:	601a      	str	r2, [r3, #0]
 800fcdc:	f3bf 8f4f 	dsb	sy
 800fce0:	f3bf 8f6f 	isb	sy
 800fce4:	e00a      	b.n	800fcfc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d007      	beq.n	800fcfc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fcec:	4b39      	ldr	r3, [pc, #228]	@ (800fdd4 <xQueueGenericSend+0x200>)
 800fcee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcf2:	601a      	str	r2, [r3, #0]
 800fcf4:	f3bf 8f4f 	dsb	sy
 800fcf8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fcfc:	f001 fc2e 	bl	801155c <vPortExitCritical>
				return pdPASS;
 800fd00:	2301      	movs	r3, #1
 800fd02:	e063      	b.n	800fdcc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d103      	bne.n	800fd12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fd0a:	f001 fc27 	bl	801155c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fd0e:	2300      	movs	r3, #0
 800fd10:	e05c      	b.n	800fdcc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fd12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d106      	bne.n	800fd26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fd18:	f107 0314 	add.w	r3, r7, #20
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	f001 f84f 	bl	8010dc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fd22:	2301      	movs	r3, #1
 800fd24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fd26:	f001 fc19 	bl	801155c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fd2a:	f000 fdf5 	bl	8010918 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fd2e:	f001 fbe3 	bl	80114f8 <vPortEnterCritical>
 800fd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fd38:	b25b      	sxtb	r3, r3
 800fd3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd3e:	d103      	bne.n	800fd48 <xQueueGenericSend+0x174>
 800fd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd42:	2200      	movs	r2, #0
 800fd44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fd4e:	b25b      	sxtb	r3, r3
 800fd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd54:	d103      	bne.n	800fd5e <xQueueGenericSend+0x18a>
 800fd56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd58:	2200      	movs	r2, #0
 800fd5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fd5e:	f001 fbfd 	bl	801155c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fd62:	1d3a      	adds	r2, r7, #4
 800fd64:	f107 0314 	add.w	r3, r7, #20
 800fd68:	4611      	mov	r1, r2
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f001 f83e 	bl	8010dec <xTaskCheckForTimeOut>
 800fd70:	4603      	mov	r3, r0
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d124      	bne.n	800fdc0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fd76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fd78:	f000 fb66 	bl	8010448 <prvIsQueueFull>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d018      	beq.n	800fdb4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fd82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd84:	3310      	adds	r3, #16
 800fd86:	687a      	ldr	r2, [r7, #4]
 800fd88:	4611      	mov	r1, r2
 800fd8a:	4618      	mov	r0, r3
 800fd8c:	f000 ff8e 	bl	8010cac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fd90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fd92:	f000 faf1 	bl	8010378 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fd96:	f000 fdcd 	bl	8010934 <xTaskResumeAll>
 800fd9a:	4603      	mov	r3, r0
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	f47f af7c 	bne.w	800fc9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800fda2:	4b0c      	ldr	r3, [pc, #48]	@ (800fdd4 <xQueueGenericSend+0x200>)
 800fda4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fda8:	601a      	str	r2, [r3, #0]
 800fdaa:	f3bf 8f4f 	dsb	sy
 800fdae:	f3bf 8f6f 	isb	sy
 800fdb2:	e772      	b.n	800fc9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fdb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fdb6:	f000 fadf 	bl	8010378 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fdba:	f000 fdbb 	bl	8010934 <xTaskResumeAll>
 800fdbe:	e76c      	b.n	800fc9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fdc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fdc2:	f000 fad9 	bl	8010378 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fdc6:	f000 fdb5 	bl	8010934 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fdca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fdcc:	4618      	mov	r0, r3
 800fdce:	3738      	adds	r7, #56	@ 0x38
 800fdd0:	46bd      	mov	sp, r7
 800fdd2:	bd80      	pop	{r7, pc}
 800fdd4:	e000ed04 	.word	0xe000ed04

0800fdd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b090      	sub	sp, #64	@ 0x40
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	60f8      	str	r0, [r7, #12]
 800fde0:	60b9      	str	r1, [r7, #8]
 800fde2:	607a      	str	r2, [r7, #4]
 800fde4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800fdea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d10b      	bne.n	800fe08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800fdf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdf4:	f383 8811 	msr	BASEPRI, r3
 800fdf8:	f3bf 8f6f 	isb	sy
 800fdfc:	f3bf 8f4f 	dsb	sy
 800fe00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fe02:	bf00      	nop
 800fe04:	bf00      	nop
 800fe06:	e7fd      	b.n	800fe04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe08:	68bb      	ldr	r3, [r7, #8]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d103      	bne.n	800fe16 <xQueueGenericSendFromISR+0x3e>
 800fe0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d101      	bne.n	800fe1a <xQueueGenericSendFromISR+0x42>
 800fe16:	2301      	movs	r3, #1
 800fe18:	e000      	b.n	800fe1c <xQueueGenericSendFromISR+0x44>
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d10b      	bne.n	800fe38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800fe20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe24:	f383 8811 	msr	BASEPRI, r3
 800fe28:	f3bf 8f6f 	isb	sy
 800fe2c:	f3bf 8f4f 	dsb	sy
 800fe30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fe32:	bf00      	nop
 800fe34:	bf00      	nop
 800fe36:	e7fd      	b.n	800fe34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	2b02      	cmp	r3, #2
 800fe3c:	d103      	bne.n	800fe46 <xQueueGenericSendFromISR+0x6e>
 800fe3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe42:	2b01      	cmp	r3, #1
 800fe44:	d101      	bne.n	800fe4a <xQueueGenericSendFromISR+0x72>
 800fe46:	2301      	movs	r3, #1
 800fe48:	e000      	b.n	800fe4c <xQueueGenericSendFromISR+0x74>
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d10b      	bne.n	800fe68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800fe50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe54:	f383 8811 	msr	BASEPRI, r3
 800fe58:	f3bf 8f6f 	isb	sy
 800fe5c:	f3bf 8f4f 	dsb	sy
 800fe60:	623b      	str	r3, [r7, #32]
}
 800fe62:	bf00      	nop
 800fe64:	bf00      	nop
 800fe66:	e7fd      	b.n	800fe64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fe68:	f001 fc26 	bl	80116b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fe6c:	f3ef 8211 	mrs	r2, BASEPRI
 800fe70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe74:	f383 8811 	msr	BASEPRI, r3
 800fe78:	f3bf 8f6f 	isb	sy
 800fe7c:	f3bf 8f4f 	dsb	sy
 800fe80:	61fa      	str	r2, [r7, #28]
 800fe82:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fe84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fe86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fe88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe90:	429a      	cmp	r2, r3
 800fe92:	d302      	bcc.n	800fe9a <xQueueGenericSendFromISR+0xc2>
 800fe94:	683b      	ldr	r3, [r7, #0]
 800fe96:	2b02      	cmp	r3, #2
 800fe98:	d12f      	bne.n	800fefa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fe9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fea0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800feaa:	683a      	ldr	r2, [r7, #0]
 800feac:	68b9      	ldr	r1, [r7, #8]
 800feae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800feb0:	f000 f9d2 	bl	8010258 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800feb4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800feb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800febc:	d112      	bne.n	800fee4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800febe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d016      	beq.n	800fef4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fec8:	3324      	adds	r3, #36	@ 0x24
 800feca:	4618      	mov	r0, r3
 800fecc:	f000 ff14 	bl	8010cf8 <xTaskRemoveFromEventList>
 800fed0:	4603      	mov	r3, r0
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d00e      	beq.n	800fef4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d00b      	beq.n	800fef4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	2201      	movs	r2, #1
 800fee0:	601a      	str	r2, [r3, #0]
 800fee2:	e007      	b.n	800fef4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fee4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fee8:	3301      	adds	r3, #1
 800feea:	b2db      	uxtb	r3, r3
 800feec:	b25a      	sxtb	r2, r3
 800feee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fef4:	2301      	movs	r3, #1
 800fef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800fef8:	e001      	b.n	800fefe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fefa:	2300      	movs	r3, #0
 800fefc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fefe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ff08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	3740      	adds	r7, #64	@ 0x40
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bd80      	pop	{r7, pc}

0800ff14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b08c      	sub	sp, #48	@ 0x30
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	60f8      	str	r0, [r7, #12]
 800ff1c:	60b9      	str	r1, [r7, #8]
 800ff1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ff20:	2300      	movs	r3, #0
 800ff22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ff28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d10b      	bne.n	800ff46 <xQueueReceive+0x32>
	__asm volatile
 800ff2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff32:	f383 8811 	msr	BASEPRI, r3
 800ff36:	f3bf 8f6f 	isb	sy
 800ff3a:	f3bf 8f4f 	dsb	sy
 800ff3e:	623b      	str	r3, [r7, #32]
}
 800ff40:	bf00      	nop
 800ff42:	bf00      	nop
 800ff44:	e7fd      	b.n	800ff42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff46:	68bb      	ldr	r3, [r7, #8]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d103      	bne.n	800ff54 <xQueueReceive+0x40>
 800ff4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d101      	bne.n	800ff58 <xQueueReceive+0x44>
 800ff54:	2301      	movs	r3, #1
 800ff56:	e000      	b.n	800ff5a <xQueueReceive+0x46>
 800ff58:	2300      	movs	r3, #0
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d10b      	bne.n	800ff76 <xQueueReceive+0x62>
	__asm volatile
 800ff5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff62:	f383 8811 	msr	BASEPRI, r3
 800ff66:	f3bf 8f6f 	isb	sy
 800ff6a:	f3bf 8f4f 	dsb	sy
 800ff6e:	61fb      	str	r3, [r7, #28]
}
 800ff70:	bf00      	nop
 800ff72:	bf00      	nop
 800ff74:	e7fd      	b.n	800ff72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ff76:	f001 f885 	bl	8011084 <xTaskGetSchedulerState>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d102      	bne.n	800ff86 <xQueueReceive+0x72>
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d101      	bne.n	800ff8a <xQueueReceive+0x76>
 800ff86:	2301      	movs	r3, #1
 800ff88:	e000      	b.n	800ff8c <xQueueReceive+0x78>
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d10b      	bne.n	800ffa8 <xQueueReceive+0x94>
	__asm volatile
 800ff90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff94:	f383 8811 	msr	BASEPRI, r3
 800ff98:	f3bf 8f6f 	isb	sy
 800ff9c:	f3bf 8f4f 	dsb	sy
 800ffa0:	61bb      	str	r3, [r7, #24]
}
 800ffa2:	bf00      	nop
 800ffa4:	bf00      	nop
 800ffa6:	e7fd      	b.n	800ffa4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ffa8:	f001 faa6 	bl	80114f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ffac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffb0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ffb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d01f      	beq.n	800fff8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ffb8:	68b9      	ldr	r1, [r7, #8]
 800ffba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ffbc:	f000 f9b6 	bl	801032c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ffc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffc2:	1e5a      	subs	r2, r3, #1
 800ffc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ffc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffca:	691b      	ldr	r3, [r3, #16]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d00f      	beq.n	800fff0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ffd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd2:	3310      	adds	r3, #16
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	f000 fe8f 	bl	8010cf8 <xTaskRemoveFromEventList>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d007      	beq.n	800fff0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ffe0:	4b3c      	ldr	r3, [pc, #240]	@ (80100d4 <xQueueReceive+0x1c0>)
 800ffe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffe6:	601a      	str	r2, [r3, #0]
 800ffe8:	f3bf 8f4f 	dsb	sy
 800ffec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fff0:	f001 fab4 	bl	801155c <vPortExitCritical>
				return pdPASS;
 800fff4:	2301      	movs	r3, #1
 800fff6:	e069      	b.n	80100cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d103      	bne.n	8010006 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fffe:	f001 faad 	bl	801155c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010002:	2300      	movs	r3, #0
 8010004:	e062      	b.n	80100cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010008:	2b00      	cmp	r3, #0
 801000a:	d106      	bne.n	801001a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801000c:	f107 0310 	add.w	r3, r7, #16
 8010010:	4618      	mov	r0, r3
 8010012:	f000 fed5 	bl	8010dc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010016:	2301      	movs	r3, #1
 8010018:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801001a:	f001 fa9f 	bl	801155c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801001e:	f000 fc7b 	bl	8010918 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010022:	f001 fa69 	bl	80114f8 <vPortEnterCritical>
 8010026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010028:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801002c:	b25b      	sxtb	r3, r3
 801002e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010032:	d103      	bne.n	801003c <xQueueReceive+0x128>
 8010034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010036:	2200      	movs	r2, #0
 8010038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801003c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801003e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010042:	b25b      	sxtb	r3, r3
 8010044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010048:	d103      	bne.n	8010052 <xQueueReceive+0x13e>
 801004a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801004c:	2200      	movs	r2, #0
 801004e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010052:	f001 fa83 	bl	801155c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010056:	1d3a      	adds	r2, r7, #4
 8010058:	f107 0310 	add.w	r3, r7, #16
 801005c:	4611      	mov	r1, r2
 801005e:	4618      	mov	r0, r3
 8010060:	f000 fec4 	bl	8010dec <xTaskCheckForTimeOut>
 8010064:	4603      	mov	r3, r0
 8010066:	2b00      	cmp	r3, #0
 8010068:	d123      	bne.n	80100b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801006a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801006c:	f000 f9d6 	bl	801041c <prvIsQueueEmpty>
 8010070:	4603      	mov	r3, r0
 8010072:	2b00      	cmp	r3, #0
 8010074:	d017      	beq.n	80100a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010078:	3324      	adds	r3, #36	@ 0x24
 801007a:	687a      	ldr	r2, [r7, #4]
 801007c:	4611      	mov	r1, r2
 801007e:	4618      	mov	r0, r3
 8010080:	f000 fe14 	bl	8010cac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010084:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010086:	f000 f977 	bl	8010378 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801008a:	f000 fc53 	bl	8010934 <xTaskResumeAll>
 801008e:	4603      	mov	r3, r0
 8010090:	2b00      	cmp	r3, #0
 8010092:	d189      	bne.n	800ffa8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010094:	4b0f      	ldr	r3, [pc, #60]	@ (80100d4 <xQueueReceive+0x1c0>)
 8010096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801009a:	601a      	str	r2, [r3, #0]
 801009c:	f3bf 8f4f 	dsb	sy
 80100a0:	f3bf 8f6f 	isb	sy
 80100a4:	e780      	b.n	800ffa8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80100a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80100a8:	f000 f966 	bl	8010378 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80100ac:	f000 fc42 	bl	8010934 <xTaskResumeAll>
 80100b0:	e77a      	b.n	800ffa8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80100b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80100b4:	f000 f960 	bl	8010378 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80100b8:	f000 fc3c 	bl	8010934 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80100bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80100be:	f000 f9ad 	bl	801041c <prvIsQueueEmpty>
 80100c2:	4603      	mov	r3, r0
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	f43f af6f 	beq.w	800ffa8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80100ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80100cc:	4618      	mov	r0, r3
 80100ce:	3730      	adds	r7, #48	@ 0x30
 80100d0:	46bd      	mov	sp, r7
 80100d2:	bd80      	pop	{r7, pc}
 80100d4:	e000ed04 	.word	0xe000ed04

080100d8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	b08e      	sub	sp, #56	@ 0x38
 80100dc:	af00      	add	r7, sp, #0
 80100de:	60f8      	str	r0, [r7, #12]
 80100e0:	60b9      	str	r1, [r7, #8]
 80100e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80100e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d10b      	bne.n	8010106 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80100ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100f2:	f383 8811 	msr	BASEPRI, r3
 80100f6:	f3bf 8f6f 	isb	sy
 80100fa:	f3bf 8f4f 	dsb	sy
 80100fe:	623b      	str	r3, [r7, #32]
}
 8010100:	bf00      	nop
 8010102:	bf00      	nop
 8010104:	e7fd      	b.n	8010102 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d103      	bne.n	8010114 <xQueueReceiveFromISR+0x3c>
 801010c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801010e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010110:	2b00      	cmp	r3, #0
 8010112:	d101      	bne.n	8010118 <xQueueReceiveFromISR+0x40>
 8010114:	2301      	movs	r3, #1
 8010116:	e000      	b.n	801011a <xQueueReceiveFromISR+0x42>
 8010118:	2300      	movs	r3, #0
 801011a:	2b00      	cmp	r3, #0
 801011c:	d10b      	bne.n	8010136 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801011e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010122:	f383 8811 	msr	BASEPRI, r3
 8010126:	f3bf 8f6f 	isb	sy
 801012a:	f3bf 8f4f 	dsb	sy
 801012e:	61fb      	str	r3, [r7, #28]
}
 8010130:	bf00      	nop
 8010132:	bf00      	nop
 8010134:	e7fd      	b.n	8010132 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010136:	f001 fabf 	bl	80116b8 <vPortValidateInterruptPriority>
	__asm volatile
 801013a:	f3ef 8211 	mrs	r2, BASEPRI
 801013e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010142:	f383 8811 	msr	BASEPRI, r3
 8010146:	f3bf 8f6f 	isb	sy
 801014a:	f3bf 8f4f 	dsb	sy
 801014e:	61ba      	str	r2, [r7, #24]
 8010150:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010152:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010154:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801015a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801015c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801015e:	2b00      	cmp	r3, #0
 8010160:	d02f      	beq.n	80101c2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010164:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010168:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801016c:	68b9      	ldr	r1, [r7, #8]
 801016e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010170:	f000 f8dc 	bl	801032c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010176:	1e5a      	subs	r2, r3, #1
 8010178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801017a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801017c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010184:	d112      	bne.n	80101ac <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010188:	691b      	ldr	r3, [r3, #16]
 801018a:	2b00      	cmp	r3, #0
 801018c:	d016      	beq.n	80101bc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801018e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010190:	3310      	adds	r3, #16
 8010192:	4618      	mov	r0, r3
 8010194:	f000 fdb0 	bl	8010cf8 <xTaskRemoveFromEventList>
 8010198:	4603      	mov	r3, r0
 801019a:	2b00      	cmp	r3, #0
 801019c:	d00e      	beq.n	80101bc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d00b      	beq.n	80101bc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	2201      	movs	r2, #1
 80101a8:	601a      	str	r2, [r3, #0]
 80101aa:	e007      	b.n	80101bc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80101ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80101b0:	3301      	adds	r3, #1
 80101b2:	b2db      	uxtb	r3, r3
 80101b4:	b25a      	sxtb	r2, r3
 80101b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80101bc:	2301      	movs	r3, #1
 80101be:	637b      	str	r3, [r7, #52]	@ 0x34
 80101c0:	e001      	b.n	80101c6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80101c2:	2300      	movs	r3, #0
 80101c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80101c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101c8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80101ca:	693b      	ldr	r3, [r7, #16]
 80101cc:	f383 8811 	msr	BASEPRI, r3
}
 80101d0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80101d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80101d4:	4618      	mov	r0, r3
 80101d6:	3738      	adds	r7, #56	@ 0x38
 80101d8:	46bd      	mov	sp, r7
 80101da:	bd80      	pop	{r7, pc}

080101dc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b084      	sub	sp, #16
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d10b      	bne.n	8010202 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80101ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101ee:	f383 8811 	msr	BASEPRI, r3
 80101f2:	f3bf 8f6f 	isb	sy
 80101f6:	f3bf 8f4f 	dsb	sy
 80101fa:	60bb      	str	r3, [r7, #8]
}
 80101fc:	bf00      	nop
 80101fe:	bf00      	nop
 8010200:	e7fd      	b.n	80101fe <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8010202:	f001 f979 	bl	80114f8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801020a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 801020c:	f001 f9a6 	bl	801155c <vPortExitCritical>

	return uxReturn;
 8010210:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8010212:	4618      	mov	r0, r3
 8010214:	3710      	adds	r7, #16
 8010216:	46bd      	mov	sp, r7
 8010218:	bd80      	pop	{r7, pc}

0801021a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 801021a:	b480      	push	{r7}
 801021c:	b087      	sub	sp, #28
 801021e:	af00      	add	r7, sp, #0
 8010220:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d10b      	bne.n	8010244 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 801022c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010230:	f383 8811 	msr	BASEPRI, r3
 8010234:	f3bf 8f6f 	isb	sy
 8010238:	f3bf 8f4f 	dsb	sy
 801023c:	60fb      	str	r3, [r7, #12]
}
 801023e:	bf00      	nop
 8010240:	bf00      	nop
 8010242:	e7fd      	b.n	8010240 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8010244:	697b      	ldr	r3, [r7, #20]
 8010246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010248:	613b      	str	r3, [r7, #16]

	return uxReturn;
 801024a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801024c:	4618      	mov	r0, r3
 801024e:	371c      	adds	r7, #28
 8010250:	46bd      	mov	sp, r7
 8010252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010256:	4770      	bx	lr

08010258 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b086      	sub	sp, #24
 801025c:	af00      	add	r7, sp, #0
 801025e:	60f8      	str	r0, [r7, #12]
 8010260:	60b9      	str	r1, [r7, #8]
 8010262:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010264:	2300      	movs	r3, #0
 8010266:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801026c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010272:	2b00      	cmp	r3, #0
 8010274:	d10d      	bne.n	8010292 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	2b00      	cmp	r3, #0
 801027c:	d14d      	bne.n	801031a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	689b      	ldr	r3, [r3, #8]
 8010282:	4618      	mov	r0, r3
 8010284:	f000 ff1c 	bl	80110c0 <xTaskPriorityDisinherit>
 8010288:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	2200      	movs	r2, #0
 801028e:	609a      	str	r2, [r3, #8]
 8010290:	e043      	b.n	801031a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d119      	bne.n	80102cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	6858      	ldr	r0, [r3, #4]
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102a0:	461a      	mov	r2, r3
 80102a2:	68b9      	ldr	r1, [r7, #8]
 80102a4:	f005 fb49 	bl	801593a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	685a      	ldr	r2, [r3, #4]
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102b0:	441a      	add	r2, r3
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	685a      	ldr	r2, [r3, #4]
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	689b      	ldr	r3, [r3, #8]
 80102be:	429a      	cmp	r2, r3
 80102c0:	d32b      	bcc.n	801031a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	681a      	ldr	r2, [r3, #0]
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	605a      	str	r2, [r3, #4]
 80102ca:	e026      	b.n	801031a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	68d8      	ldr	r0, [r3, #12]
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102d4:	461a      	mov	r2, r3
 80102d6:	68b9      	ldr	r1, [r7, #8]
 80102d8:	f005 fb2f 	bl	801593a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	68da      	ldr	r2, [r3, #12]
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102e4:	425b      	negs	r3, r3
 80102e6:	441a      	add	r2, r3
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	68da      	ldr	r2, [r3, #12]
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d207      	bcs.n	8010308 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	689a      	ldr	r2, [r3, #8]
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010300:	425b      	negs	r3, r3
 8010302:	441a      	add	r2, r3
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	2b02      	cmp	r3, #2
 801030c:	d105      	bne.n	801031a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801030e:	693b      	ldr	r3, [r7, #16]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d002      	beq.n	801031a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010314:	693b      	ldr	r3, [r7, #16]
 8010316:	3b01      	subs	r3, #1
 8010318:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801031a:	693b      	ldr	r3, [r7, #16]
 801031c:	1c5a      	adds	r2, r3, #1
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010322:	697b      	ldr	r3, [r7, #20]
}
 8010324:	4618      	mov	r0, r3
 8010326:	3718      	adds	r7, #24
 8010328:	46bd      	mov	sp, r7
 801032a:	bd80      	pop	{r7, pc}

0801032c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b082      	sub	sp, #8
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801033a:	2b00      	cmp	r3, #0
 801033c:	d018      	beq.n	8010370 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	68da      	ldr	r2, [r3, #12]
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010346:	441a      	add	r2, r3
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	68da      	ldr	r2, [r3, #12]
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	689b      	ldr	r3, [r3, #8]
 8010354:	429a      	cmp	r2, r3
 8010356:	d303      	bcc.n	8010360 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681a      	ldr	r2, [r3, #0]
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	68d9      	ldr	r1, [r3, #12]
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010368:	461a      	mov	r2, r3
 801036a:	6838      	ldr	r0, [r7, #0]
 801036c:	f005 fae5 	bl	801593a <memcpy>
	}
}
 8010370:	bf00      	nop
 8010372:	3708      	adds	r7, #8
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}

08010378 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b084      	sub	sp, #16
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010380:	f001 f8ba 	bl	80114f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801038a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801038c:	e011      	b.n	80103b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010392:	2b00      	cmp	r3, #0
 8010394:	d012      	beq.n	80103bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	3324      	adds	r3, #36	@ 0x24
 801039a:	4618      	mov	r0, r3
 801039c:	f000 fcac 	bl	8010cf8 <xTaskRemoveFromEventList>
 80103a0:	4603      	mov	r3, r0
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d001      	beq.n	80103aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80103a6:	f000 fd85 	bl	8010eb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80103aa:	7bfb      	ldrb	r3, [r7, #15]
 80103ac:	3b01      	subs	r3, #1
 80103ae:	b2db      	uxtb	r3, r3
 80103b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80103b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	dce9      	bgt.n	801038e <prvUnlockQueue+0x16>
 80103ba:	e000      	b.n	80103be <prvUnlockQueue+0x46>
					break;
 80103bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	22ff      	movs	r2, #255	@ 0xff
 80103c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80103c6:	f001 f8c9 	bl	801155c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80103ca:	f001 f895 	bl	80114f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80103d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80103d6:	e011      	b.n	80103fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	691b      	ldr	r3, [r3, #16]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d012      	beq.n	8010406 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	3310      	adds	r3, #16
 80103e4:	4618      	mov	r0, r3
 80103e6:	f000 fc87 	bl	8010cf8 <xTaskRemoveFromEventList>
 80103ea:	4603      	mov	r3, r0
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d001      	beq.n	80103f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80103f0:	f000 fd60 	bl	8010eb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80103f4:	7bbb      	ldrb	r3, [r7, #14]
 80103f6:	3b01      	subs	r3, #1
 80103f8:	b2db      	uxtb	r3, r3
 80103fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80103fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010400:	2b00      	cmp	r3, #0
 8010402:	dce9      	bgt.n	80103d8 <prvUnlockQueue+0x60>
 8010404:	e000      	b.n	8010408 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010406:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	22ff      	movs	r2, #255	@ 0xff
 801040c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010410:	f001 f8a4 	bl	801155c <vPortExitCritical>
}
 8010414:	bf00      	nop
 8010416:	3710      	adds	r7, #16
 8010418:	46bd      	mov	sp, r7
 801041a:	bd80      	pop	{r7, pc}

0801041c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801041c:	b580      	push	{r7, lr}
 801041e:	b084      	sub	sp, #16
 8010420:	af00      	add	r7, sp, #0
 8010422:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010424:	f001 f868 	bl	80114f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801042c:	2b00      	cmp	r3, #0
 801042e:	d102      	bne.n	8010436 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010430:	2301      	movs	r3, #1
 8010432:	60fb      	str	r3, [r7, #12]
 8010434:	e001      	b.n	801043a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010436:	2300      	movs	r3, #0
 8010438:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801043a:	f001 f88f 	bl	801155c <vPortExitCritical>

	return xReturn;
 801043e:	68fb      	ldr	r3, [r7, #12]
}
 8010440:	4618      	mov	r0, r3
 8010442:	3710      	adds	r7, #16
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}

08010448 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010448:	b580      	push	{r7, lr}
 801044a:	b084      	sub	sp, #16
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010450:	f001 f852 	bl	80114f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801045c:	429a      	cmp	r2, r3
 801045e:	d102      	bne.n	8010466 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010460:	2301      	movs	r3, #1
 8010462:	60fb      	str	r3, [r7, #12]
 8010464:	e001      	b.n	801046a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010466:	2300      	movs	r3, #0
 8010468:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801046a:	f001 f877 	bl	801155c <vPortExitCritical>

	return xReturn;
 801046e:	68fb      	ldr	r3, [r7, #12]
}
 8010470:	4618      	mov	r0, r3
 8010472:	3710      	adds	r7, #16
 8010474:	46bd      	mov	sp, r7
 8010476:	bd80      	pop	{r7, pc}

08010478 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010478:	b580      	push	{r7, lr}
 801047a:	b08e      	sub	sp, #56	@ 0x38
 801047c:	af04      	add	r7, sp, #16
 801047e:	60f8      	str	r0, [r7, #12]
 8010480:	60b9      	str	r1, [r7, #8]
 8010482:	607a      	str	r2, [r7, #4]
 8010484:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010488:	2b00      	cmp	r3, #0
 801048a:	d10b      	bne.n	80104a4 <xTaskCreateStatic+0x2c>
	__asm volatile
 801048c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010490:	f383 8811 	msr	BASEPRI, r3
 8010494:	f3bf 8f6f 	isb	sy
 8010498:	f3bf 8f4f 	dsb	sy
 801049c:	623b      	str	r3, [r7, #32]
}
 801049e:	bf00      	nop
 80104a0:	bf00      	nop
 80104a2:	e7fd      	b.n	80104a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80104a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d10b      	bne.n	80104c2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80104aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104ae:	f383 8811 	msr	BASEPRI, r3
 80104b2:	f3bf 8f6f 	isb	sy
 80104b6:	f3bf 8f4f 	dsb	sy
 80104ba:	61fb      	str	r3, [r7, #28]
}
 80104bc:	bf00      	nop
 80104be:	bf00      	nop
 80104c0:	e7fd      	b.n	80104be <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80104c2:	23a0      	movs	r3, #160	@ 0xa0
 80104c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80104c6:	693b      	ldr	r3, [r7, #16]
 80104c8:	2ba0      	cmp	r3, #160	@ 0xa0
 80104ca:	d00b      	beq.n	80104e4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80104cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104d0:	f383 8811 	msr	BASEPRI, r3
 80104d4:	f3bf 8f6f 	isb	sy
 80104d8:	f3bf 8f4f 	dsb	sy
 80104dc:	61bb      	str	r3, [r7, #24]
}
 80104de:	bf00      	nop
 80104e0:	bf00      	nop
 80104e2:	e7fd      	b.n	80104e0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80104e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80104e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d01e      	beq.n	801052a <xTaskCreateStatic+0xb2>
 80104ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d01b      	beq.n	801052a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80104f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104f4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80104f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80104fa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80104fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104fe:	2202      	movs	r2, #2
 8010500:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010504:	2300      	movs	r3, #0
 8010506:	9303      	str	r3, [sp, #12]
 8010508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801050a:	9302      	str	r3, [sp, #8]
 801050c:	f107 0314 	add.w	r3, r7, #20
 8010510:	9301      	str	r3, [sp, #4]
 8010512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010514:	9300      	str	r3, [sp, #0]
 8010516:	683b      	ldr	r3, [r7, #0]
 8010518:	687a      	ldr	r2, [r7, #4]
 801051a:	68b9      	ldr	r1, [r7, #8]
 801051c:	68f8      	ldr	r0, [r7, #12]
 801051e:	f000 f851 	bl	80105c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010522:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010524:	f000 f8ee 	bl	8010704 <prvAddNewTaskToReadyList>
 8010528:	e001      	b.n	801052e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801052a:	2300      	movs	r3, #0
 801052c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801052e:	697b      	ldr	r3, [r7, #20]
	}
 8010530:	4618      	mov	r0, r3
 8010532:	3728      	adds	r7, #40	@ 0x28
 8010534:	46bd      	mov	sp, r7
 8010536:	bd80      	pop	{r7, pc}

08010538 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010538:	b580      	push	{r7, lr}
 801053a:	b08c      	sub	sp, #48	@ 0x30
 801053c:	af04      	add	r7, sp, #16
 801053e:	60f8      	str	r0, [r7, #12]
 8010540:	60b9      	str	r1, [r7, #8]
 8010542:	603b      	str	r3, [r7, #0]
 8010544:	4613      	mov	r3, r2
 8010546:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010548:	88fb      	ldrh	r3, [r7, #6]
 801054a:	009b      	lsls	r3, r3, #2
 801054c:	4618      	mov	r0, r3
 801054e:	f001 f8f5 	bl	801173c <pvPortMalloc>
 8010552:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d00e      	beq.n	8010578 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801055a:	20a0      	movs	r0, #160	@ 0xa0
 801055c:	f001 f8ee 	bl	801173c <pvPortMalloc>
 8010560:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010562:	69fb      	ldr	r3, [r7, #28]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d003      	beq.n	8010570 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010568:	69fb      	ldr	r3, [r7, #28]
 801056a:	697a      	ldr	r2, [r7, #20]
 801056c:	631a      	str	r2, [r3, #48]	@ 0x30
 801056e:	e005      	b.n	801057c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010570:	6978      	ldr	r0, [r7, #20]
 8010572:	f001 f9b1 	bl	80118d8 <vPortFree>
 8010576:	e001      	b.n	801057c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010578:	2300      	movs	r3, #0
 801057a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801057c:	69fb      	ldr	r3, [r7, #28]
 801057e:	2b00      	cmp	r3, #0
 8010580:	d017      	beq.n	80105b2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010582:	69fb      	ldr	r3, [r7, #28]
 8010584:	2200      	movs	r2, #0
 8010586:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801058a:	88fa      	ldrh	r2, [r7, #6]
 801058c:	2300      	movs	r3, #0
 801058e:	9303      	str	r3, [sp, #12]
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	9302      	str	r3, [sp, #8]
 8010594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010596:	9301      	str	r3, [sp, #4]
 8010598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801059a:	9300      	str	r3, [sp, #0]
 801059c:	683b      	ldr	r3, [r7, #0]
 801059e:	68b9      	ldr	r1, [r7, #8]
 80105a0:	68f8      	ldr	r0, [r7, #12]
 80105a2:	f000 f80f 	bl	80105c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80105a6:	69f8      	ldr	r0, [r7, #28]
 80105a8:	f000 f8ac 	bl	8010704 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80105ac:	2301      	movs	r3, #1
 80105ae:	61bb      	str	r3, [r7, #24]
 80105b0:	e002      	b.n	80105b8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80105b2:	f04f 33ff 	mov.w	r3, #4294967295
 80105b6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80105b8:	69bb      	ldr	r3, [r7, #24]
	}
 80105ba:	4618      	mov	r0, r3
 80105bc:	3720      	adds	r7, #32
 80105be:	46bd      	mov	sp, r7
 80105c0:	bd80      	pop	{r7, pc}
	...

080105c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80105c4:	b580      	push	{r7, lr}
 80105c6:	b088      	sub	sp, #32
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	60f8      	str	r0, [r7, #12]
 80105cc:	60b9      	str	r1, [r7, #8]
 80105ce:	607a      	str	r2, [r7, #4]
 80105d0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80105d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80105dc:	3b01      	subs	r3, #1
 80105de:	009b      	lsls	r3, r3, #2
 80105e0:	4413      	add	r3, r2
 80105e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80105e4:	69bb      	ldr	r3, [r7, #24]
 80105e6:	f023 0307 	bic.w	r3, r3, #7
 80105ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80105ec:	69bb      	ldr	r3, [r7, #24]
 80105ee:	f003 0307 	and.w	r3, r3, #7
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d00b      	beq.n	801060e <prvInitialiseNewTask+0x4a>
	__asm volatile
 80105f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105fa:	f383 8811 	msr	BASEPRI, r3
 80105fe:	f3bf 8f6f 	isb	sy
 8010602:	f3bf 8f4f 	dsb	sy
 8010606:	617b      	str	r3, [r7, #20]
}
 8010608:	bf00      	nop
 801060a:	bf00      	nop
 801060c:	e7fd      	b.n	801060a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801060e:	68bb      	ldr	r3, [r7, #8]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d01f      	beq.n	8010654 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010614:	2300      	movs	r3, #0
 8010616:	61fb      	str	r3, [r7, #28]
 8010618:	e012      	b.n	8010640 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801061a:	68ba      	ldr	r2, [r7, #8]
 801061c:	69fb      	ldr	r3, [r7, #28]
 801061e:	4413      	add	r3, r2
 8010620:	7819      	ldrb	r1, [r3, #0]
 8010622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010624:	69fb      	ldr	r3, [r7, #28]
 8010626:	4413      	add	r3, r2
 8010628:	3334      	adds	r3, #52	@ 0x34
 801062a:	460a      	mov	r2, r1
 801062c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801062e:	68ba      	ldr	r2, [r7, #8]
 8010630:	69fb      	ldr	r3, [r7, #28]
 8010632:	4413      	add	r3, r2
 8010634:	781b      	ldrb	r3, [r3, #0]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d006      	beq.n	8010648 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801063a:	69fb      	ldr	r3, [r7, #28]
 801063c:	3301      	adds	r3, #1
 801063e:	61fb      	str	r3, [r7, #28]
 8010640:	69fb      	ldr	r3, [r7, #28]
 8010642:	2b0f      	cmp	r3, #15
 8010644:	d9e9      	bls.n	801061a <prvInitialiseNewTask+0x56>
 8010646:	e000      	b.n	801064a <prvInitialiseNewTask+0x86>
			{
				break;
 8010648:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801064a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801064c:	2200      	movs	r2, #0
 801064e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010652:	e003      	b.n	801065c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010656:	2200      	movs	r2, #0
 8010658:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801065c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801065e:	2b06      	cmp	r3, #6
 8010660:	d901      	bls.n	8010666 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010662:	2306      	movs	r3, #6
 8010664:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010668:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801066a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801066c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801066e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010670:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010674:	2200      	movs	r2, #0
 8010676:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801067a:	3304      	adds	r3, #4
 801067c:	4618      	mov	r0, r3
 801067e:	f7ff f8d3 	bl	800f828 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010684:	3318      	adds	r3, #24
 8010686:	4618      	mov	r0, r3
 8010688:	f7ff f8ce 	bl	800f828 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801068c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801068e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010690:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010694:	f1c3 0207 	rsb	r2, r3, #7
 8010698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801069a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801069c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801069e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106a0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80106a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106a4:	2200      	movs	r2, #0
 80106a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80106aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106ac:	2200      	movs	r2, #0
 80106ae:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80106b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106b4:	334c      	adds	r3, #76	@ 0x4c
 80106b6:	224c      	movs	r2, #76	@ 0x4c
 80106b8:	2100      	movs	r1, #0
 80106ba:	4618      	mov	r0, r3
 80106bc:	f005 f841 	bl	8015742 <memset>
 80106c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106c2:	4a0d      	ldr	r2, [pc, #52]	@ (80106f8 <prvInitialiseNewTask+0x134>)
 80106c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80106c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106c8:	4a0c      	ldr	r2, [pc, #48]	@ (80106fc <prvInitialiseNewTask+0x138>)
 80106ca:	655a      	str	r2, [r3, #84]	@ 0x54
 80106cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106ce:	4a0c      	ldr	r2, [pc, #48]	@ (8010700 <prvInitialiseNewTask+0x13c>)
 80106d0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80106d2:	683a      	ldr	r2, [r7, #0]
 80106d4:	68f9      	ldr	r1, [r7, #12]
 80106d6:	69b8      	ldr	r0, [r7, #24]
 80106d8:	f000 fde0 	bl	801129c <pxPortInitialiseStack>
 80106dc:	4602      	mov	r2, r0
 80106de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80106e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d002      	beq.n	80106ee <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80106e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80106ee:	bf00      	nop
 80106f0:	3720      	adds	r7, #32
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}
 80106f6:	bf00      	nop
 80106f8:	20006a3c 	.word	0x20006a3c
 80106fc:	20006aa4 	.word	0x20006aa4
 8010700:	20006b0c 	.word	0x20006b0c

08010704 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b082      	sub	sp, #8
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801070c:	f000 fef4 	bl	80114f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010710:	4b2a      	ldr	r3, [pc, #168]	@ (80107bc <prvAddNewTaskToReadyList+0xb8>)
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	3301      	adds	r3, #1
 8010716:	4a29      	ldr	r2, [pc, #164]	@ (80107bc <prvAddNewTaskToReadyList+0xb8>)
 8010718:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801071a:	4b29      	ldr	r3, [pc, #164]	@ (80107c0 <prvAddNewTaskToReadyList+0xbc>)
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	2b00      	cmp	r3, #0
 8010720:	d109      	bne.n	8010736 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010722:	4a27      	ldr	r2, [pc, #156]	@ (80107c0 <prvAddNewTaskToReadyList+0xbc>)
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010728:	4b24      	ldr	r3, [pc, #144]	@ (80107bc <prvAddNewTaskToReadyList+0xb8>)
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	2b01      	cmp	r3, #1
 801072e:	d110      	bne.n	8010752 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010730:	f000 fbe4 	bl	8010efc <prvInitialiseTaskLists>
 8010734:	e00d      	b.n	8010752 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010736:	4b23      	ldr	r3, [pc, #140]	@ (80107c4 <prvAddNewTaskToReadyList+0xc0>)
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d109      	bne.n	8010752 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801073e:	4b20      	ldr	r3, [pc, #128]	@ (80107c0 <prvAddNewTaskToReadyList+0xbc>)
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010748:	429a      	cmp	r2, r3
 801074a:	d802      	bhi.n	8010752 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801074c:	4a1c      	ldr	r2, [pc, #112]	@ (80107c0 <prvAddNewTaskToReadyList+0xbc>)
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010752:	4b1d      	ldr	r3, [pc, #116]	@ (80107c8 <prvAddNewTaskToReadyList+0xc4>)
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	3301      	adds	r3, #1
 8010758:	4a1b      	ldr	r2, [pc, #108]	@ (80107c8 <prvAddNewTaskToReadyList+0xc4>)
 801075a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010760:	2201      	movs	r2, #1
 8010762:	409a      	lsls	r2, r3
 8010764:	4b19      	ldr	r3, [pc, #100]	@ (80107cc <prvAddNewTaskToReadyList+0xc8>)
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	4313      	orrs	r3, r2
 801076a:	4a18      	ldr	r2, [pc, #96]	@ (80107cc <prvAddNewTaskToReadyList+0xc8>)
 801076c:	6013      	str	r3, [r2, #0]
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010772:	4613      	mov	r3, r2
 8010774:	009b      	lsls	r3, r3, #2
 8010776:	4413      	add	r3, r2
 8010778:	009b      	lsls	r3, r3, #2
 801077a:	4a15      	ldr	r2, [pc, #84]	@ (80107d0 <prvAddNewTaskToReadyList+0xcc>)
 801077c:	441a      	add	r2, r3
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	3304      	adds	r3, #4
 8010782:	4619      	mov	r1, r3
 8010784:	4610      	mov	r0, r2
 8010786:	f7ff f85c 	bl	800f842 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801078a:	f000 fee7 	bl	801155c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801078e:	4b0d      	ldr	r3, [pc, #52]	@ (80107c4 <prvAddNewTaskToReadyList+0xc0>)
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d00e      	beq.n	80107b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010796:	4b0a      	ldr	r3, [pc, #40]	@ (80107c0 <prvAddNewTaskToReadyList+0xbc>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107a0:	429a      	cmp	r2, r3
 80107a2:	d207      	bcs.n	80107b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80107a4:	4b0b      	ldr	r3, [pc, #44]	@ (80107d4 <prvAddNewTaskToReadyList+0xd0>)
 80107a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80107aa:	601a      	str	r2, [r3, #0]
 80107ac:	f3bf 8f4f 	dsb	sy
 80107b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80107b4:	bf00      	nop
 80107b6:	3708      	adds	r7, #8
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}
 80107bc:	20001218 	.word	0x20001218
 80107c0:	20001118 	.word	0x20001118
 80107c4:	20001224 	.word	0x20001224
 80107c8:	20001234 	.word	0x20001234
 80107cc:	20001220 	.word	0x20001220
 80107d0:	2000111c 	.word	0x2000111c
 80107d4:	e000ed04 	.word	0xe000ed04

080107d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b084      	sub	sp, #16
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80107e0:	2300      	movs	r3, #0
 80107e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d018      	beq.n	801081c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80107ea:	4b14      	ldr	r3, [pc, #80]	@ (801083c <vTaskDelay+0x64>)
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d00b      	beq.n	801080a <vTaskDelay+0x32>
	__asm volatile
 80107f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107f6:	f383 8811 	msr	BASEPRI, r3
 80107fa:	f3bf 8f6f 	isb	sy
 80107fe:	f3bf 8f4f 	dsb	sy
 8010802:	60bb      	str	r3, [r7, #8]
}
 8010804:	bf00      	nop
 8010806:	bf00      	nop
 8010808:	e7fd      	b.n	8010806 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801080a:	f000 f885 	bl	8010918 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801080e:	2100      	movs	r1, #0
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f000 fcdd 	bl	80111d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010816:	f000 f88d 	bl	8010934 <xTaskResumeAll>
 801081a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d107      	bne.n	8010832 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010822:	4b07      	ldr	r3, [pc, #28]	@ (8010840 <vTaskDelay+0x68>)
 8010824:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010828:	601a      	str	r2, [r3, #0]
 801082a:	f3bf 8f4f 	dsb	sy
 801082e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010832:	bf00      	nop
 8010834:	3710      	adds	r7, #16
 8010836:	46bd      	mov	sp, r7
 8010838:	bd80      	pop	{r7, pc}
 801083a:	bf00      	nop
 801083c:	20001240 	.word	0x20001240
 8010840:	e000ed04 	.word	0xe000ed04

08010844 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b08a      	sub	sp, #40	@ 0x28
 8010848:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801084a:	2300      	movs	r3, #0
 801084c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801084e:	2300      	movs	r3, #0
 8010850:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010852:	463a      	mov	r2, r7
 8010854:	1d39      	adds	r1, r7, #4
 8010856:	f107 0308 	add.w	r3, r7, #8
 801085a:	4618      	mov	r0, r3
 801085c:	f7f0 fc44 	bl	80010e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010860:	6839      	ldr	r1, [r7, #0]
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	68ba      	ldr	r2, [r7, #8]
 8010866:	9202      	str	r2, [sp, #8]
 8010868:	9301      	str	r3, [sp, #4]
 801086a:	2300      	movs	r3, #0
 801086c:	9300      	str	r3, [sp, #0]
 801086e:	2300      	movs	r3, #0
 8010870:	460a      	mov	r2, r1
 8010872:	4921      	ldr	r1, [pc, #132]	@ (80108f8 <vTaskStartScheduler+0xb4>)
 8010874:	4821      	ldr	r0, [pc, #132]	@ (80108fc <vTaskStartScheduler+0xb8>)
 8010876:	f7ff fdff 	bl	8010478 <xTaskCreateStatic>
 801087a:	4603      	mov	r3, r0
 801087c:	4a20      	ldr	r2, [pc, #128]	@ (8010900 <vTaskStartScheduler+0xbc>)
 801087e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010880:	4b1f      	ldr	r3, [pc, #124]	@ (8010900 <vTaskStartScheduler+0xbc>)
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d002      	beq.n	801088e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010888:	2301      	movs	r3, #1
 801088a:	617b      	str	r3, [r7, #20]
 801088c:	e001      	b.n	8010892 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801088e:	2300      	movs	r3, #0
 8010890:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010892:	697b      	ldr	r3, [r7, #20]
 8010894:	2b01      	cmp	r3, #1
 8010896:	d11b      	bne.n	80108d0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8010898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801089c:	f383 8811 	msr	BASEPRI, r3
 80108a0:	f3bf 8f6f 	isb	sy
 80108a4:	f3bf 8f4f 	dsb	sy
 80108a8:	613b      	str	r3, [r7, #16]
}
 80108aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80108ac:	4b15      	ldr	r3, [pc, #84]	@ (8010904 <vTaskStartScheduler+0xc0>)
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	334c      	adds	r3, #76	@ 0x4c
 80108b2:	4a15      	ldr	r2, [pc, #84]	@ (8010908 <vTaskStartScheduler+0xc4>)
 80108b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80108b6:	4b15      	ldr	r3, [pc, #84]	@ (801090c <vTaskStartScheduler+0xc8>)
 80108b8:	f04f 32ff 	mov.w	r2, #4294967295
 80108bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80108be:	4b14      	ldr	r3, [pc, #80]	@ (8010910 <vTaskStartScheduler+0xcc>)
 80108c0:	2201      	movs	r2, #1
 80108c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80108c4:	4b13      	ldr	r3, [pc, #76]	@ (8010914 <vTaskStartScheduler+0xd0>)
 80108c6:	2200      	movs	r2, #0
 80108c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80108ca:	f000 fd71 	bl	80113b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80108ce:	e00f      	b.n	80108f0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108d6:	d10b      	bne.n	80108f0 <vTaskStartScheduler+0xac>
	__asm volatile
 80108d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108dc:	f383 8811 	msr	BASEPRI, r3
 80108e0:	f3bf 8f6f 	isb	sy
 80108e4:	f3bf 8f4f 	dsb	sy
 80108e8:	60fb      	str	r3, [r7, #12]
}
 80108ea:	bf00      	nop
 80108ec:	bf00      	nop
 80108ee:	e7fd      	b.n	80108ec <vTaskStartScheduler+0xa8>
}
 80108f0:	bf00      	nop
 80108f2:	3718      	adds	r7, #24
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	08017554 	.word	0x08017554
 80108fc:	08010ecd 	.word	0x08010ecd
 8010900:	2000123c 	.word	0x2000123c
 8010904:	20001118 	.word	0x20001118
 8010908:	200001a8 	.word	0x200001a8
 801090c:	20001238 	.word	0x20001238
 8010910:	20001224 	.word	0x20001224
 8010914:	2000121c 	.word	0x2000121c

08010918 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010918:	b480      	push	{r7}
 801091a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801091c:	4b04      	ldr	r3, [pc, #16]	@ (8010930 <vTaskSuspendAll+0x18>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	3301      	adds	r3, #1
 8010922:	4a03      	ldr	r2, [pc, #12]	@ (8010930 <vTaskSuspendAll+0x18>)
 8010924:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010926:	bf00      	nop
 8010928:	46bd      	mov	sp, r7
 801092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092e:	4770      	bx	lr
 8010930:	20001240 	.word	0x20001240

08010934 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010934:	b580      	push	{r7, lr}
 8010936:	b084      	sub	sp, #16
 8010938:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801093a:	2300      	movs	r3, #0
 801093c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801093e:	2300      	movs	r3, #0
 8010940:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010942:	4b42      	ldr	r3, [pc, #264]	@ (8010a4c <xTaskResumeAll+0x118>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d10b      	bne.n	8010962 <xTaskResumeAll+0x2e>
	__asm volatile
 801094a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801094e:	f383 8811 	msr	BASEPRI, r3
 8010952:	f3bf 8f6f 	isb	sy
 8010956:	f3bf 8f4f 	dsb	sy
 801095a:	603b      	str	r3, [r7, #0]
}
 801095c:	bf00      	nop
 801095e:	bf00      	nop
 8010960:	e7fd      	b.n	801095e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010962:	f000 fdc9 	bl	80114f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010966:	4b39      	ldr	r3, [pc, #228]	@ (8010a4c <xTaskResumeAll+0x118>)
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	3b01      	subs	r3, #1
 801096c:	4a37      	ldr	r2, [pc, #220]	@ (8010a4c <xTaskResumeAll+0x118>)
 801096e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010970:	4b36      	ldr	r3, [pc, #216]	@ (8010a4c <xTaskResumeAll+0x118>)
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d161      	bne.n	8010a3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010978:	4b35      	ldr	r3, [pc, #212]	@ (8010a50 <xTaskResumeAll+0x11c>)
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	2b00      	cmp	r3, #0
 801097e:	d05d      	beq.n	8010a3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010980:	e02e      	b.n	80109e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010982:	4b34      	ldr	r3, [pc, #208]	@ (8010a54 <xTaskResumeAll+0x120>)
 8010984:	68db      	ldr	r3, [r3, #12]
 8010986:	68db      	ldr	r3, [r3, #12]
 8010988:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	3318      	adds	r3, #24
 801098e:	4618      	mov	r0, r3
 8010990:	f7fe ffb4 	bl	800f8fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	3304      	adds	r3, #4
 8010998:	4618      	mov	r0, r3
 801099a:	f7fe ffaf 	bl	800f8fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109a2:	2201      	movs	r2, #1
 80109a4:	409a      	lsls	r2, r3
 80109a6:	4b2c      	ldr	r3, [pc, #176]	@ (8010a58 <xTaskResumeAll+0x124>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	4313      	orrs	r3, r2
 80109ac:	4a2a      	ldr	r2, [pc, #168]	@ (8010a58 <xTaskResumeAll+0x124>)
 80109ae:	6013      	str	r3, [r2, #0]
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109b4:	4613      	mov	r3, r2
 80109b6:	009b      	lsls	r3, r3, #2
 80109b8:	4413      	add	r3, r2
 80109ba:	009b      	lsls	r3, r3, #2
 80109bc:	4a27      	ldr	r2, [pc, #156]	@ (8010a5c <xTaskResumeAll+0x128>)
 80109be:	441a      	add	r2, r3
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	3304      	adds	r3, #4
 80109c4:	4619      	mov	r1, r3
 80109c6:	4610      	mov	r0, r2
 80109c8:	f7fe ff3b 	bl	800f842 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109d0:	4b23      	ldr	r3, [pc, #140]	@ (8010a60 <xTaskResumeAll+0x12c>)
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109d6:	429a      	cmp	r2, r3
 80109d8:	d302      	bcc.n	80109e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80109da:	4b22      	ldr	r3, [pc, #136]	@ (8010a64 <xTaskResumeAll+0x130>)
 80109dc:	2201      	movs	r2, #1
 80109de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80109e0:	4b1c      	ldr	r3, [pc, #112]	@ (8010a54 <xTaskResumeAll+0x120>)
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d1cc      	bne.n	8010982 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d001      	beq.n	80109f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80109ee:	f000 fb29 	bl	8011044 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80109f2:	4b1d      	ldr	r3, [pc, #116]	@ (8010a68 <xTaskResumeAll+0x134>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d010      	beq.n	8010a20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80109fe:	f000 f837 	bl	8010a70 <xTaskIncrementTick>
 8010a02:	4603      	mov	r3, r0
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d002      	beq.n	8010a0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010a08:	4b16      	ldr	r3, [pc, #88]	@ (8010a64 <xTaskResumeAll+0x130>)
 8010a0a:	2201      	movs	r2, #1
 8010a0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	3b01      	subs	r3, #1
 8010a12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d1f1      	bne.n	80109fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010a1a:	4b13      	ldr	r3, [pc, #76]	@ (8010a68 <xTaskResumeAll+0x134>)
 8010a1c:	2200      	movs	r2, #0
 8010a1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010a20:	4b10      	ldr	r3, [pc, #64]	@ (8010a64 <xTaskResumeAll+0x130>)
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d009      	beq.n	8010a3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010a28:	2301      	movs	r3, #1
 8010a2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8010a6c <xTaskResumeAll+0x138>)
 8010a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a32:	601a      	str	r2, [r3, #0]
 8010a34:	f3bf 8f4f 	dsb	sy
 8010a38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010a3c:	f000 fd8e 	bl	801155c <vPortExitCritical>

	return xAlreadyYielded;
 8010a40:	68bb      	ldr	r3, [r7, #8]
}
 8010a42:	4618      	mov	r0, r3
 8010a44:	3710      	adds	r7, #16
 8010a46:	46bd      	mov	sp, r7
 8010a48:	bd80      	pop	{r7, pc}
 8010a4a:	bf00      	nop
 8010a4c:	20001240 	.word	0x20001240
 8010a50:	20001218 	.word	0x20001218
 8010a54:	200011d8 	.word	0x200011d8
 8010a58:	20001220 	.word	0x20001220
 8010a5c:	2000111c 	.word	0x2000111c
 8010a60:	20001118 	.word	0x20001118
 8010a64:	2000122c 	.word	0x2000122c
 8010a68:	20001228 	.word	0x20001228
 8010a6c:	e000ed04 	.word	0xe000ed04

08010a70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b086      	sub	sp, #24
 8010a74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010a76:	2300      	movs	r3, #0
 8010a78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8010bb8 <xTaskIncrementTick+0x148>)
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	f040 808f 	bne.w	8010ba2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010a84:	4b4d      	ldr	r3, [pc, #308]	@ (8010bbc <xTaskIncrementTick+0x14c>)
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	3301      	adds	r3, #1
 8010a8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010a8c:	4a4b      	ldr	r2, [pc, #300]	@ (8010bbc <xTaskIncrementTick+0x14c>)
 8010a8e:	693b      	ldr	r3, [r7, #16]
 8010a90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010a92:	693b      	ldr	r3, [r7, #16]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d121      	bne.n	8010adc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010a98:	4b49      	ldr	r3, [pc, #292]	@ (8010bc0 <xTaskIncrementTick+0x150>)
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d00b      	beq.n	8010aba <xTaskIncrementTick+0x4a>
	__asm volatile
 8010aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa6:	f383 8811 	msr	BASEPRI, r3
 8010aaa:	f3bf 8f6f 	isb	sy
 8010aae:	f3bf 8f4f 	dsb	sy
 8010ab2:	603b      	str	r3, [r7, #0]
}
 8010ab4:	bf00      	nop
 8010ab6:	bf00      	nop
 8010ab8:	e7fd      	b.n	8010ab6 <xTaskIncrementTick+0x46>
 8010aba:	4b41      	ldr	r3, [pc, #260]	@ (8010bc0 <xTaskIncrementTick+0x150>)
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	60fb      	str	r3, [r7, #12]
 8010ac0:	4b40      	ldr	r3, [pc, #256]	@ (8010bc4 <xTaskIncrementTick+0x154>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	4a3e      	ldr	r2, [pc, #248]	@ (8010bc0 <xTaskIncrementTick+0x150>)
 8010ac6:	6013      	str	r3, [r2, #0]
 8010ac8:	4a3e      	ldr	r2, [pc, #248]	@ (8010bc4 <xTaskIncrementTick+0x154>)
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	6013      	str	r3, [r2, #0]
 8010ace:	4b3e      	ldr	r3, [pc, #248]	@ (8010bc8 <xTaskIncrementTick+0x158>)
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	3301      	adds	r3, #1
 8010ad4:	4a3c      	ldr	r2, [pc, #240]	@ (8010bc8 <xTaskIncrementTick+0x158>)
 8010ad6:	6013      	str	r3, [r2, #0]
 8010ad8:	f000 fab4 	bl	8011044 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010adc:	4b3b      	ldr	r3, [pc, #236]	@ (8010bcc <xTaskIncrementTick+0x15c>)
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	693a      	ldr	r2, [r7, #16]
 8010ae2:	429a      	cmp	r2, r3
 8010ae4:	d348      	bcc.n	8010b78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010ae6:	4b36      	ldr	r3, [pc, #216]	@ (8010bc0 <xTaskIncrementTick+0x150>)
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d104      	bne.n	8010afa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010af0:	4b36      	ldr	r3, [pc, #216]	@ (8010bcc <xTaskIncrementTick+0x15c>)
 8010af2:	f04f 32ff 	mov.w	r2, #4294967295
 8010af6:	601a      	str	r2, [r3, #0]
					break;
 8010af8:	e03e      	b.n	8010b78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010afa:	4b31      	ldr	r3, [pc, #196]	@ (8010bc0 <xTaskIncrementTick+0x150>)
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	68db      	ldr	r3, [r3, #12]
 8010b00:	68db      	ldr	r3, [r3, #12]
 8010b02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010b04:	68bb      	ldr	r3, [r7, #8]
 8010b06:	685b      	ldr	r3, [r3, #4]
 8010b08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010b0a:	693a      	ldr	r2, [r7, #16]
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	d203      	bcs.n	8010b1a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010b12:	4a2e      	ldr	r2, [pc, #184]	@ (8010bcc <xTaskIncrementTick+0x15c>)
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010b18:	e02e      	b.n	8010b78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010b1a:	68bb      	ldr	r3, [r7, #8]
 8010b1c:	3304      	adds	r3, #4
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f7fe feec 	bl	800f8fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d004      	beq.n	8010b36 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010b2c:	68bb      	ldr	r3, [r7, #8]
 8010b2e:	3318      	adds	r3, #24
 8010b30:	4618      	mov	r0, r3
 8010b32:	f7fe fee3 	bl	800f8fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010b36:	68bb      	ldr	r3, [r7, #8]
 8010b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b3a:	2201      	movs	r2, #1
 8010b3c:	409a      	lsls	r2, r3
 8010b3e:	4b24      	ldr	r3, [pc, #144]	@ (8010bd0 <xTaskIncrementTick+0x160>)
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	4313      	orrs	r3, r2
 8010b44:	4a22      	ldr	r2, [pc, #136]	@ (8010bd0 <xTaskIncrementTick+0x160>)
 8010b46:	6013      	str	r3, [r2, #0]
 8010b48:	68bb      	ldr	r3, [r7, #8]
 8010b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b4c:	4613      	mov	r3, r2
 8010b4e:	009b      	lsls	r3, r3, #2
 8010b50:	4413      	add	r3, r2
 8010b52:	009b      	lsls	r3, r3, #2
 8010b54:	4a1f      	ldr	r2, [pc, #124]	@ (8010bd4 <xTaskIncrementTick+0x164>)
 8010b56:	441a      	add	r2, r3
 8010b58:	68bb      	ldr	r3, [r7, #8]
 8010b5a:	3304      	adds	r3, #4
 8010b5c:	4619      	mov	r1, r3
 8010b5e:	4610      	mov	r0, r2
 8010b60:	f7fe fe6f 	bl	800f842 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010b64:	68bb      	ldr	r3, [r7, #8]
 8010b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b68:	4b1b      	ldr	r3, [pc, #108]	@ (8010bd8 <xTaskIncrementTick+0x168>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b6e:	429a      	cmp	r2, r3
 8010b70:	d3b9      	bcc.n	8010ae6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010b72:	2301      	movs	r3, #1
 8010b74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010b76:	e7b6      	b.n	8010ae6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010b78:	4b17      	ldr	r3, [pc, #92]	@ (8010bd8 <xTaskIncrementTick+0x168>)
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b7e:	4915      	ldr	r1, [pc, #84]	@ (8010bd4 <xTaskIncrementTick+0x164>)
 8010b80:	4613      	mov	r3, r2
 8010b82:	009b      	lsls	r3, r3, #2
 8010b84:	4413      	add	r3, r2
 8010b86:	009b      	lsls	r3, r3, #2
 8010b88:	440b      	add	r3, r1
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	2b01      	cmp	r3, #1
 8010b8e:	d901      	bls.n	8010b94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010b90:	2301      	movs	r3, #1
 8010b92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010b94:	4b11      	ldr	r3, [pc, #68]	@ (8010bdc <xTaskIncrementTick+0x16c>)
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d007      	beq.n	8010bac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010b9c:	2301      	movs	r3, #1
 8010b9e:	617b      	str	r3, [r7, #20]
 8010ba0:	e004      	b.n	8010bac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8010be0 <xTaskIncrementTick+0x170>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	3301      	adds	r3, #1
 8010ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8010be0 <xTaskIncrementTick+0x170>)
 8010baa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010bac:	697b      	ldr	r3, [r7, #20]
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3718      	adds	r7, #24
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}
 8010bb6:	bf00      	nop
 8010bb8:	20001240 	.word	0x20001240
 8010bbc:	2000121c 	.word	0x2000121c
 8010bc0:	200011d0 	.word	0x200011d0
 8010bc4:	200011d4 	.word	0x200011d4
 8010bc8:	20001230 	.word	0x20001230
 8010bcc:	20001238 	.word	0x20001238
 8010bd0:	20001220 	.word	0x20001220
 8010bd4:	2000111c 	.word	0x2000111c
 8010bd8:	20001118 	.word	0x20001118
 8010bdc:	2000122c 	.word	0x2000122c
 8010be0:	20001228 	.word	0x20001228

08010be4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010be4:	b480      	push	{r7}
 8010be6:	b087      	sub	sp, #28
 8010be8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010bea:	4b2a      	ldr	r3, [pc, #168]	@ (8010c94 <vTaskSwitchContext+0xb0>)
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d003      	beq.n	8010bfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010bf2:	4b29      	ldr	r3, [pc, #164]	@ (8010c98 <vTaskSwitchContext+0xb4>)
 8010bf4:	2201      	movs	r2, #1
 8010bf6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010bf8:	e045      	b.n	8010c86 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8010bfa:	4b27      	ldr	r3, [pc, #156]	@ (8010c98 <vTaskSwitchContext+0xb4>)
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c00:	4b26      	ldr	r3, [pc, #152]	@ (8010c9c <vTaskSwitchContext+0xb8>)
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	fab3 f383 	clz	r3, r3
 8010c0c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010c0e:	7afb      	ldrb	r3, [r7, #11]
 8010c10:	f1c3 031f 	rsb	r3, r3, #31
 8010c14:	617b      	str	r3, [r7, #20]
 8010c16:	4922      	ldr	r1, [pc, #136]	@ (8010ca0 <vTaskSwitchContext+0xbc>)
 8010c18:	697a      	ldr	r2, [r7, #20]
 8010c1a:	4613      	mov	r3, r2
 8010c1c:	009b      	lsls	r3, r3, #2
 8010c1e:	4413      	add	r3, r2
 8010c20:	009b      	lsls	r3, r3, #2
 8010c22:	440b      	add	r3, r1
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d10b      	bne.n	8010c42 <vTaskSwitchContext+0x5e>
	__asm volatile
 8010c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c2e:	f383 8811 	msr	BASEPRI, r3
 8010c32:	f3bf 8f6f 	isb	sy
 8010c36:	f3bf 8f4f 	dsb	sy
 8010c3a:	607b      	str	r3, [r7, #4]
}
 8010c3c:	bf00      	nop
 8010c3e:	bf00      	nop
 8010c40:	e7fd      	b.n	8010c3e <vTaskSwitchContext+0x5a>
 8010c42:	697a      	ldr	r2, [r7, #20]
 8010c44:	4613      	mov	r3, r2
 8010c46:	009b      	lsls	r3, r3, #2
 8010c48:	4413      	add	r3, r2
 8010c4a:	009b      	lsls	r3, r3, #2
 8010c4c:	4a14      	ldr	r2, [pc, #80]	@ (8010ca0 <vTaskSwitchContext+0xbc>)
 8010c4e:	4413      	add	r3, r2
 8010c50:	613b      	str	r3, [r7, #16]
 8010c52:	693b      	ldr	r3, [r7, #16]
 8010c54:	685b      	ldr	r3, [r3, #4]
 8010c56:	685a      	ldr	r2, [r3, #4]
 8010c58:	693b      	ldr	r3, [r7, #16]
 8010c5a:	605a      	str	r2, [r3, #4]
 8010c5c:	693b      	ldr	r3, [r7, #16]
 8010c5e:	685a      	ldr	r2, [r3, #4]
 8010c60:	693b      	ldr	r3, [r7, #16]
 8010c62:	3308      	adds	r3, #8
 8010c64:	429a      	cmp	r2, r3
 8010c66:	d104      	bne.n	8010c72 <vTaskSwitchContext+0x8e>
 8010c68:	693b      	ldr	r3, [r7, #16]
 8010c6a:	685b      	ldr	r3, [r3, #4]
 8010c6c:	685a      	ldr	r2, [r3, #4]
 8010c6e:	693b      	ldr	r3, [r7, #16]
 8010c70:	605a      	str	r2, [r3, #4]
 8010c72:	693b      	ldr	r3, [r7, #16]
 8010c74:	685b      	ldr	r3, [r3, #4]
 8010c76:	68db      	ldr	r3, [r3, #12]
 8010c78:	4a0a      	ldr	r2, [pc, #40]	@ (8010ca4 <vTaskSwitchContext+0xc0>)
 8010c7a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010c7c:	4b09      	ldr	r3, [pc, #36]	@ (8010ca4 <vTaskSwitchContext+0xc0>)
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	334c      	adds	r3, #76	@ 0x4c
 8010c82:	4a09      	ldr	r2, [pc, #36]	@ (8010ca8 <vTaskSwitchContext+0xc4>)
 8010c84:	6013      	str	r3, [r2, #0]
}
 8010c86:	bf00      	nop
 8010c88:	371c      	adds	r7, #28
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c90:	4770      	bx	lr
 8010c92:	bf00      	nop
 8010c94:	20001240 	.word	0x20001240
 8010c98:	2000122c 	.word	0x2000122c
 8010c9c:	20001220 	.word	0x20001220
 8010ca0:	2000111c 	.word	0x2000111c
 8010ca4:	20001118 	.word	0x20001118
 8010ca8:	200001a8 	.word	0x200001a8

08010cac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b084      	sub	sp, #16
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d10b      	bne.n	8010cd4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cc0:	f383 8811 	msr	BASEPRI, r3
 8010cc4:	f3bf 8f6f 	isb	sy
 8010cc8:	f3bf 8f4f 	dsb	sy
 8010ccc:	60fb      	str	r3, [r7, #12]
}
 8010cce:	bf00      	nop
 8010cd0:	bf00      	nop
 8010cd2:	e7fd      	b.n	8010cd0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010cd4:	4b07      	ldr	r3, [pc, #28]	@ (8010cf4 <vTaskPlaceOnEventList+0x48>)
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	3318      	adds	r3, #24
 8010cda:	4619      	mov	r1, r3
 8010cdc:	6878      	ldr	r0, [r7, #4]
 8010cde:	f7fe fdd4 	bl	800f88a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010ce2:	2101      	movs	r1, #1
 8010ce4:	6838      	ldr	r0, [r7, #0]
 8010ce6:	f000 fa73 	bl	80111d0 <prvAddCurrentTaskToDelayedList>
}
 8010cea:	bf00      	nop
 8010cec:	3710      	adds	r7, #16
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bd80      	pop	{r7, pc}
 8010cf2:	bf00      	nop
 8010cf4:	20001118 	.word	0x20001118

08010cf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b086      	sub	sp, #24
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	68db      	ldr	r3, [r3, #12]
 8010d04:	68db      	ldr	r3, [r3, #12]
 8010d06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010d08:	693b      	ldr	r3, [r7, #16]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d10b      	bne.n	8010d26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d12:	f383 8811 	msr	BASEPRI, r3
 8010d16:	f3bf 8f6f 	isb	sy
 8010d1a:	f3bf 8f4f 	dsb	sy
 8010d1e:	60fb      	str	r3, [r7, #12]
}
 8010d20:	bf00      	nop
 8010d22:	bf00      	nop
 8010d24:	e7fd      	b.n	8010d22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010d26:	693b      	ldr	r3, [r7, #16]
 8010d28:	3318      	adds	r3, #24
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	f7fe fde6 	bl	800f8fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d30:	4b1d      	ldr	r3, [pc, #116]	@ (8010da8 <xTaskRemoveFromEventList+0xb0>)
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d11c      	bne.n	8010d72 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010d38:	693b      	ldr	r3, [r7, #16]
 8010d3a:	3304      	adds	r3, #4
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	f7fe fddd 	bl	800f8fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010d42:	693b      	ldr	r3, [r7, #16]
 8010d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d46:	2201      	movs	r2, #1
 8010d48:	409a      	lsls	r2, r3
 8010d4a:	4b18      	ldr	r3, [pc, #96]	@ (8010dac <xTaskRemoveFromEventList+0xb4>)
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	4313      	orrs	r3, r2
 8010d50:	4a16      	ldr	r2, [pc, #88]	@ (8010dac <xTaskRemoveFromEventList+0xb4>)
 8010d52:	6013      	str	r3, [r2, #0]
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d58:	4613      	mov	r3, r2
 8010d5a:	009b      	lsls	r3, r3, #2
 8010d5c:	4413      	add	r3, r2
 8010d5e:	009b      	lsls	r3, r3, #2
 8010d60:	4a13      	ldr	r2, [pc, #76]	@ (8010db0 <xTaskRemoveFromEventList+0xb8>)
 8010d62:	441a      	add	r2, r3
 8010d64:	693b      	ldr	r3, [r7, #16]
 8010d66:	3304      	adds	r3, #4
 8010d68:	4619      	mov	r1, r3
 8010d6a:	4610      	mov	r0, r2
 8010d6c:	f7fe fd69 	bl	800f842 <vListInsertEnd>
 8010d70:	e005      	b.n	8010d7e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010d72:	693b      	ldr	r3, [r7, #16]
 8010d74:	3318      	adds	r3, #24
 8010d76:	4619      	mov	r1, r3
 8010d78:	480e      	ldr	r0, [pc, #56]	@ (8010db4 <xTaskRemoveFromEventList+0xbc>)
 8010d7a:	f7fe fd62 	bl	800f842 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010d7e:	693b      	ldr	r3, [r7, #16]
 8010d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d82:	4b0d      	ldr	r3, [pc, #52]	@ (8010db8 <xTaskRemoveFromEventList+0xc0>)
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d88:	429a      	cmp	r2, r3
 8010d8a:	d905      	bls.n	8010d98 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010d8c:	2301      	movs	r3, #1
 8010d8e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010d90:	4b0a      	ldr	r3, [pc, #40]	@ (8010dbc <xTaskRemoveFromEventList+0xc4>)
 8010d92:	2201      	movs	r2, #1
 8010d94:	601a      	str	r2, [r3, #0]
 8010d96:	e001      	b.n	8010d9c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010d98:	2300      	movs	r3, #0
 8010d9a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010d9c:	697b      	ldr	r3, [r7, #20]
}
 8010d9e:	4618      	mov	r0, r3
 8010da0:	3718      	adds	r7, #24
 8010da2:	46bd      	mov	sp, r7
 8010da4:	bd80      	pop	{r7, pc}
 8010da6:	bf00      	nop
 8010da8:	20001240 	.word	0x20001240
 8010dac:	20001220 	.word	0x20001220
 8010db0:	2000111c 	.word	0x2000111c
 8010db4:	200011d8 	.word	0x200011d8
 8010db8:	20001118 	.word	0x20001118
 8010dbc:	2000122c 	.word	0x2000122c

08010dc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010dc0:	b480      	push	{r7}
 8010dc2:	b083      	sub	sp, #12
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010dc8:	4b06      	ldr	r3, [pc, #24]	@ (8010de4 <vTaskInternalSetTimeOutState+0x24>)
 8010dca:	681a      	ldr	r2, [r3, #0]
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010dd0:	4b05      	ldr	r3, [pc, #20]	@ (8010de8 <vTaskInternalSetTimeOutState+0x28>)
 8010dd2:	681a      	ldr	r2, [r3, #0]
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	605a      	str	r2, [r3, #4]
}
 8010dd8:	bf00      	nop
 8010dda:	370c      	adds	r7, #12
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de2:	4770      	bx	lr
 8010de4:	20001230 	.word	0x20001230
 8010de8:	2000121c 	.word	0x2000121c

08010dec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b088      	sub	sp, #32
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
 8010df4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d10b      	bne.n	8010e14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e00:	f383 8811 	msr	BASEPRI, r3
 8010e04:	f3bf 8f6f 	isb	sy
 8010e08:	f3bf 8f4f 	dsb	sy
 8010e0c:	613b      	str	r3, [r7, #16]
}
 8010e0e:	bf00      	nop
 8010e10:	bf00      	nop
 8010e12:	e7fd      	b.n	8010e10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d10b      	bne.n	8010e32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e1e:	f383 8811 	msr	BASEPRI, r3
 8010e22:	f3bf 8f6f 	isb	sy
 8010e26:	f3bf 8f4f 	dsb	sy
 8010e2a:	60fb      	str	r3, [r7, #12]
}
 8010e2c:	bf00      	nop
 8010e2e:	bf00      	nop
 8010e30:	e7fd      	b.n	8010e2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010e32:	f000 fb61 	bl	80114f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010e36:	4b1d      	ldr	r3, [pc, #116]	@ (8010eac <xTaskCheckForTimeOut+0xc0>)
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	685b      	ldr	r3, [r3, #4]
 8010e40:	69ba      	ldr	r2, [r7, #24]
 8010e42:	1ad3      	subs	r3, r2, r3
 8010e44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010e46:	683b      	ldr	r3, [r7, #0]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e4e:	d102      	bne.n	8010e56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010e50:	2300      	movs	r3, #0
 8010e52:	61fb      	str	r3, [r7, #28]
 8010e54:	e023      	b.n	8010e9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	681a      	ldr	r2, [r3, #0]
 8010e5a:	4b15      	ldr	r3, [pc, #84]	@ (8010eb0 <xTaskCheckForTimeOut+0xc4>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	d007      	beq.n	8010e72 <xTaskCheckForTimeOut+0x86>
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	685b      	ldr	r3, [r3, #4]
 8010e66:	69ba      	ldr	r2, [r7, #24]
 8010e68:	429a      	cmp	r2, r3
 8010e6a:	d302      	bcc.n	8010e72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010e6c:	2301      	movs	r3, #1
 8010e6e:	61fb      	str	r3, [r7, #28]
 8010e70:	e015      	b.n	8010e9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010e72:	683b      	ldr	r3, [r7, #0]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	697a      	ldr	r2, [r7, #20]
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	d20b      	bcs.n	8010e94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010e7c:	683b      	ldr	r3, [r7, #0]
 8010e7e:	681a      	ldr	r2, [r3, #0]
 8010e80:	697b      	ldr	r3, [r7, #20]
 8010e82:	1ad2      	subs	r2, r2, r3
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f7ff ff99 	bl	8010dc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010e8e:	2300      	movs	r3, #0
 8010e90:	61fb      	str	r3, [r7, #28]
 8010e92:	e004      	b.n	8010e9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010e94:	683b      	ldr	r3, [r7, #0]
 8010e96:	2200      	movs	r2, #0
 8010e98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010e9e:	f000 fb5d 	bl	801155c <vPortExitCritical>

	return xReturn;
 8010ea2:	69fb      	ldr	r3, [r7, #28]
}
 8010ea4:	4618      	mov	r0, r3
 8010ea6:	3720      	adds	r7, #32
 8010ea8:	46bd      	mov	sp, r7
 8010eaa:	bd80      	pop	{r7, pc}
 8010eac:	2000121c 	.word	0x2000121c
 8010eb0:	20001230 	.word	0x20001230

08010eb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010eb8:	4b03      	ldr	r3, [pc, #12]	@ (8010ec8 <vTaskMissedYield+0x14>)
 8010eba:	2201      	movs	r2, #1
 8010ebc:	601a      	str	r2, [r3, #0]
}
 8010ebe:	bf00      	nop
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec6:	4770      	bx	lr
 8010ec8:	2000122c 	.word	0x2000122c

08010ecc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	b082      	sub	sp, #8
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010ed4:	f000 f852 	bl	8010f7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010ed8:	4b06      	ldr	r3, [pc, #24]	@ (8010ef4 <prvIdleTask+0x28>)
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	2b01      	cmp	r3, #1
 8010ede:	d9f9      	bls.n	8010ed4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010ee0:	4b05      	ldr	r3, [pc, #20]	@ (8010ef8 <prvIdleTask+0x2c>)
 8010ee2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ee6:	601a      	str	r2, [r3, #0]
 8010ee8:	f3bf 8f4f 	dsb	sy
 8010eec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010ef0:	e7f0      	b.n	8010ed4 <prvIdleTask+0x8>
 8010ef2:	bf00      	nop
 8010ef4:	2000111c 	.word	0x2000111c
 8010ef8:	e000ed04 	.word	0xe000ed04

08010efc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b082      	sub	sp, #8
 8010f00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010f02:	2300      	movs	r3, #0
 8010f04:	607b      	str	r3, [r7, #4]
 8010f06:	e00c      	b.n	8010f22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010f08:	687a      	ldr	r2, [r7, #4]
 8010f0a:	4613      	mov	r3, r2
 8010f0c:	009b      	lsls	r3, r3, #2
 8010f0e:	4413      	add	r3, r2
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	4a12      	ldr	r2, [pc, #72]	@ (8010f5c <prvInitialiseTaskLists+0x60>)
 8010f14:	4413      	add	r3, r2
 8010f16:	4618      	mov	r0, r3
 8010f18:	f7fe fc66 	bl	800f7e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	3301      	adds	r3, #1
 8010f20:	607b      	str	r3, [r7, #4]
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	2b06      	cmp	r3, #6
 8010f26:	d9ef      	bls.n	8010f08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010f28:	480d      	ldr	r0, [pc, #52]	@ (8010f60 <prvInitialiseTaskLists+0x64>)
 8010f2a:	f7fe fc5d 	bl	800f7e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010f2e:	480d      	ldr	r0, [pc, #52]	@ (8010f64 <prvInitialiseTaskLists+0x68>)
 8010f30:	f7fe fc5a 	bl	800f7e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010f34:	480c      	ldr	r0, [pc, #48]	@ (8010f68 <prvInitialiseTaskLists+0x6c>)
 8010f36:	f7fe fc57 	bl	800f7e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010f3a:	480c      	ldr	r0, [pc, #48]	@ (8010f6c <prvInitialiseTaskLists+0x70>)
 8010f3c:	f7fe fc54 	bl	800f7e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010f40:	480b      	ldr	r0, [pc, #44]	@ (8010f70 <prvInitialiseTaskLists+0x74>)
 8010f42:	f7fe fc51 	bl	800f7e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010f46:	4b0b      	ldr	r3, [pc, #44]	@ (8010f74 <prvInitialiseTaskLists+0x78>)
 8010f48:	4a05      	ldr	r2, [pc, #20]	@ (8010f60 <prvInitialiseTaskLists+0x64>)
 8010f4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8010f78 <prvInitialiseTaskLists+0x7c>)
 8010f4e:	4a05      	ldr	r2, [pc, #20]	@ (8010f64 <prvInitialiseTaskLists+0x68>)
 8010f50:	601a      	str	r2, [r3, #0]
}
 8010f52:	bf00      	nop
 8010f54:	3708      	adds	r7, #8
 8010f56:	46bd      	mov	sp, r7
 8010f58:	bd80      	pop	{r7, pc}
 8010f5a:	bf00      	nop
 8010f5c:	2000111c 	.word	0x2000111c
 8010f60:	200011a8 	.word	0x200011a8
 8010f64:	200011bc 	.word	0x200011bc
 8010f68:	200011d8 	.word	0x200011d8
 8010f6c:	200011ec 	.word	0x200011ec
 8010f70:	20001204 	.word	0x20001204
 8010f74:	200011d0 	.word	0x200011d0
 8010f78:	200011d4 	.word	0x200011d4

08010f7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b082      	sub	sp, #8
 8010f80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f82:	e019      	b.n	8010fb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010f84:	f000 fab8 	bl	80114f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f88:	4b10      	ldr	r3, [pc, #64]	@ (8010fcc <prvCheckTasksWaitingTermination+0x50>)
 8010f8a:	68db      	ldr	r3, [r3, #12]
 8010f8c:	68db      	ldr	r3, [r3, #12]
 8010f8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	3304      	adds	r3, #4
 8010f94:	4618      	mov	r0, r3
 8010f96:	f7fe fcb1 	bl	800f8fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8010fd0 <prvCheckTasksWaitingTermination+0x54>)
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	3b01      	subs	r3, #1
 8010fa0:	4a0b      	ldr	r2, [pc, #44]	@ (8010fd0 <prvCheckTasksWaitingTermination+0x54>)
 8010fa2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8010fd4 <prvCheckTasksWaitingTermination+0x58>)
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	3b01      	subs	r3, #1
 8010faa:	4a0a      	ldr	r2, [pc, #40]	@ (8010fd4 <prvCheckTasksWaitingTermination+0x58>)
 8010fac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010fae:	f000 fad5 	bl	801155c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010fb2:	6878      	ldr	r0, [r7, #4]
 8010fb4:	f000 f810 	bl	8010fd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010fb8:	4b06      	ldr	r3, [pc, #24]	@ (8010fd4 <prvCheckTasksWaitingTermination+0x58>)
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d1e1      	bne.n	8010f84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010fc0:	bf00      	nop
 8010fc2:	bf00      	nop
 8010fc4:	3708      	adds	r7, #8
 8010fc6:	46bd      	mov	sp, r7
 8010fc8:	bd80      	pop	{r7, pc}
 8010fca:	bf00      	nop
 8010fcc:	200011ec 	.word	0x200011ec
 8010fd0:	20001218 	.word	0x20001218
 8010fd4:	20001200 	.word	0x20001200

08010fd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b084      	sub	sp, #16
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	334c      	adds	r3, #76	@ 0x4c
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	f004 fbd7 	bl	8015798 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d108      	bne.n	8011006 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	f000 fc6d 	bl	80118d8 <vPortFree>
				vPortFree( pxTCB );
 8010ffe:	6878      	ldr	r0, [r7, #4]
 8011000:	f000 fc6a 	bl	80118d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011004:	e019      	b.n	801103a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 801100c:	2b01      	cmp	r3, #1
 801100e:	d103      	bne.n	8011018 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011010:	6878      	ldr	r0, [r7, #4]
 8011012:	f000 fc61 	bl	80118d8 <vPortFree>
	}
 8011016:	e010      	b.n	801103a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 801101e:	2b02      	cmp	r3, #2
 8011020:	d00b      	beq.n	801103a <prvDeleteTCB+0x62>
	__asm volatile
 8011022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011026:	f383 8811 	msr	BASEPRI, r3
 801102a:	f3bf 8f6f 	isb	sy
 801102e:	f3bf 8f4f 	dsb	sy
 8011032:	60fb      	str	r3, [r7, #12]
}
 8011034:	bf00      	nop
 8011036:	bf00      	nop
 8011038:	e7fd      	b.n	8011036 <prvDeleteTCB+0x5e>
	}
 801103a:	bf00      	nop
 801103c:	3710      	adds	r7, #16
 801103e:	46bd      	mov	sp, r7
 8011040:	bd80      	pop	{r7, pc}
	...

08011044 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011044:	b480      	push	{r7}
 8011046:	b083      	sub	sp, #12
 8011048:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801104a:	4b0c      	ldr	r3, [pc, #48]	@ (801107c <prvResetNextTaskUnblockTime+0x38>)
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d104      	bne.n	801105e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011054:	4b0a      	ldr	r3, [pc, #40]	@ (8011080 <prvResetNextTaskUnblockTime+0x3c>)
 8011056:	f04f 32ff 	mov.w	r2, #4294967295
 801105a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801105c:	e008      	b.n	8011070 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801105e:	4b07      	ldr	r3, [pc, #28]	@ (801107c <prvResetNextTaskUnblockTime+0x38>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	68db      	ldr	r3, [r3, #12]
 8011064:	68db      	ldr	r3, [r3, #12]
 8011066:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	685b      	ldr	r3, [r3, #4]
 801106c:	4a04      	ldr	r2, [pc, #16]	@ (8011080 <prvResetNextTaskUnblockTime+0x3c>)
 801106e:	6013      	str	r3, [r2, #0]
}
 8011070:	bf00      	nop
 8011072:	370c      	adds	r7, #12
 8011074:	46bd      	mov	sp, r7
 8011076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107a:	4770      	bx	lr
 801107c:	200011d0 	.word	0x200011d0
 8011080:	20001238 	.word	0x20001238

08011084 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011084:	b480      	push	{r7}
 8011086:	b083      	sub	sp, #12
 8011088:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801108a:	4b0b      	ldr	r3, [pc, #44]	@ (80110b8 <xTaskGetSchedulerState+0x34>)
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d102      	bne.n	8011098 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011092:	2301      	movs	r3, #1
 8011094:	607b      	str	r3, [r7, #4]
 8011096:	e008      	b.n	80110aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011098:	4b08      	ldr	r3, [pc, #32]	@ (80110bc <xTaskGetSchedulerState+0x38>)
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d102      	bne.n	80110a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80110a0:	2302      	movs	r3, #2
 80110a2:	607b      	str	r3, [r7, #4]
 80110a4:	e001      	b.n	80110aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80110a6:	2300      	movs	r3, #0
 80110a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80110aa:	687b      	ldr	r3, [r7, #4]
	}
 80110ac:	4618      	mov	r0, r3
 80110ae:	370c      	adds	r7, #12
 80110b0:	46bd      	mov	sp, r7
 80110b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b6:	4770      	bx	lr
 80110b8:	20001224 	.word	0x20001224
 80110bc:	20001240 	.word	0x20001240

080110c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b086      	sub	sp, #24
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80110cc:	2300      	movs	r3, #0
 80110ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d070      	beq.n	80111b8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80110d6:	4b3b      	ldr	r3, [pc, #236]	@ (80111c4 <xTaskPriorityDisinherit+0x104>)
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	693a      	ldr	r2, [r7, #16]
 80110dc:	429a      	cmp	r2, r3
 80110de:	d00b      	beq.n	80110f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80110e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110e4:	f383 8811 	msr	BASEPRI, r3
 80110e8:	f3bf 8f6f 	isb	sy
 80110ec:	f3bf 8f4f 	dsb	sy
 80110f0:	60fb      	str	r3, [r7, #12]
}
 80110f2:	bf00      	nop
 80110f4:	bf00      	nop
 80110f6:	e7fd      	b.n	80110f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80110f8:	693b      	ldr	r3, [r7, #16]
 80110fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d10b      	bne.n	8011118 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011104:	f383 8811 	msr	BASEPRI, r3
 8011108:	f3bf 8f6f 	isb	sy
 801110c:	f3bf 8f4f 	dsb	sy
 8011110:	60bb      	str	r3, [r7, #8]
}
 8011112:	bf00      	nop
 8011114:	bf00      	nop
 8011116:	e7fd      	b.n	8011114 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8011118:	693b      	ldr	r3, [r7, #16]
 801111a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801111c:	1e5a      	subs	r2, r3, #1
 801111e:	693b      	ldr	r3, [r7, #16]
 8011120:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011122:	693b      	ldr	r3, [r7, #16]
 8011124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011126:	693b      	ldr	r3, [r7, #16]
 8011128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801112a:	429a      	cmp	r2, r3
 801112c:	d044      	beq.n	80111b8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801112e:	693b      	ldr	r3, [r7, #16]
 8011130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011132:	2b00      	cmp	r3, #0
 8011134:	d140      	bne.n	80111b8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011136:	693b      	ldr	r3, [r7, #16]
 8011138:	3304      	adds	r3, #4
 801113a:	4618      	mov	r0, r3
 801113c:	f7fe fbde 	bl	800f8fc <uxListRemove>
 8011140:	4603      	mov	r3, r0
 8011142:	2b00      	cmp	r3, #0
 8011144:	d115      	bne.n	8011172 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011146:	693b      	ldr	r3, [r7, #16]
 8011148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801114a:	491f      	ldr	r1, [pc, #124]	@ (80111c8 <xTaskPriorityDisinherit+0x108>)
 801114c:	4613      	mov	r3, r2
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	4413      	add	r3, r2
 8011152:	009b      	lsls	r3, r3, #2
 8011154:	440b      	add	r3, r1
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d10a      	bne.n	8011172 <xTaskPriorityDisinherit+0xb2>
 801115c:	693b      	ldr	r3, [r7, #16]
 801115e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011160:	2201      	movs	r2, #1
 8011162:	fa02 f303 	lsl.w	r3, r2, r3
 8011166:	43da      	mvns	r2, r3
 8011168:	4b18      	ldr	r3, [pc, #96]	@ (80111cc <xTaskPriorityDisinherit+0x10c>)
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	4013      	ands	r3, r2
 801116e:	4a17      	ldr	r2, [pc, #92]	@ (80111cc <xTaskPriorityDisinherit+0x10c>)
 8011170:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011172:	693b      	ldr	r3, [r7, #16]
 8011174:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011176:	693b      	ldr	r3, [r7, #16]
 8011178:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801117a:	693b      	ldr	r3, [r7, #16]
 801117c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801117e:	f1c3 0207 	rsb	r2, r3, #7
 8011182:	693b      	ldr	r3, [r7, #16]
 8011184:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011186:	693b      	ldr	r3, [r7, #16]
 8011188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801118a:	2201      	movs	r2, #1
 801118c:	409a      	lsls	r2, r3
 801118e:	4b0f      	ldr	r3, [pc, #60]	@ (80111cc <xTaskPriorityDisinherit+0x10c>)
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	4313      	orrs	r3, r2
 8011194:	4a0d      	ldr	r2, [pc, #52]	@ (80111cc <xTaskPriorityDisinherit+0x10c>)
 8011196:	6013      	str	r3, [r2, #0]
 8011198:	693b      	ldr	r3, [r7, #16]
 801119a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801119c:	4613      	mov	r3, r2
 801119e:	009b      	lsls	r3, r3, #2
 80111a0:	4413      	add	r3, r2
 80111a2:	009b      	lsls	r3, r3, #2
 80111a4:	4a08      	ldr	r2, [pc, #32]	@ (80111c8 <xTaskPriorityDisinherit+0x108>)
 80111a6:	441a      	add	r2, r3
 80111a8:	693b      	ldr	r3, [r7, #16]
 80111aa:	3304      	adds	r3, #4
 80111ac:	4619      	mov	r1, r3
 80111ae:	4610      	mov	r0, r2
 80111b0:	f7fe fb47 	bl	800f842 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80111b4:	2301      	movs	r3, #1
 80111b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80111b8:	697b      	ldr	r3, [r7, #20]
	}
 80111ba:	4618      	mov	r0, r3
 80111bc:	3718      	adds	r7, #24
 80111be:	46bd      	mov	sp, r7
 80111c0:	bd80      	pop	{r7, pc}
 80111c2:	bf00      	nop
 80111c4:	20001118 	.word	0x20001118
 80111c8:	2000111c 	.word	0x2000111c
 80111cc:	20001220 	.word	0x20001220

080111d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b084      	sub	sp, #16
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
 80111d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80111da:	4b29      	ldr	r3, [pc, #164]	@ (8011280 <prvAddCurrentTaskToDelayedList+0xb0>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80111e0:	4b28      	ldr	r3, [pc, #160]	@ (8011284 <prvAddCurrentTaskToDelayedList+0xb4>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	3304      	adds	r3, #4
 80111e6:	4618      	mov	r0, r3
 80111e8:	f7fe fb88 	bl	800f8fc <uxListRemove>
 80111ec:	4603      	mov	r3, r0
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d10b      	bne.n	801120a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80111f2:	4b24      	ldr	r3, [pc, #144]	@ (8011284 <prvAddCurrentTaskToDelayedList+0xb4>)
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111f8:	2201      	movs	r2, #1
 80111fa:	fa02 f303 	lsl.w	r3, r2, r3
 80111fe:	43da      	mvns	r2, r3
 8011200:	4b21      	ldr	r3, [pc, #132]	@ (8011288 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	4013      	ands	r3, r2
 8011206:	4a20      	ldr	r2, [pc, #128]	@ (8011288 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011208:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011210:	d10a      	bne.n	8011228 <prvAddCurrentTaskToDelayedList+0x58>
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	2b00      	cmp	r3, #0
 8011216:	d007      	beq.n	8011228 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011218:	4b1a      	ldr	r3, [pc, #104]	@ (8011284 <prvAddCurrentTaskToDelayedList+0xb4>)
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	3304      	adds	r3, #4
 801121e:	4619      	mov	r1, r3
 8011220:	481a      	ldr	r0, [pc, #104]	@ (801128c <prvAddCurrentTaskToDelayedList+0xbc>)
 8011222:	f7fe fb0e 	bl	800f842 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011226:	e026      	b.n	8011276 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011228:	68fa      	ldr	r2, [r7, #12]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	4413      	add	r3, r2
 801122e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011230:	4b14      	ldr	r3, [pc, #80]	@ (8011284 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	68ba      	ldr	r2, [r7, #8]
 8011236:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011238:	68ba      	ldr	r2, [r7, #8]
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	429a      	cmp	r2, r3
 801123e:	d209      	bcs.n	8011254 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011240:	4b13      	ldr	r3, [pc, #76]	@ (8011290 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011242:	681a      	ldr	r2, [r3, #0]
 8011244:	4b0f      	ldr	r3, [pc, #60]	@ (8011284 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	3304      	adds	r3, #4
 801124a:	4619      	mov	r1, r3
 801124c:	4610      	mov	r0, r2
 801124e:	f7fe fb1c 	bl	800f88a <vListInsert>
}
 8011252:	e010      	b.n	8011276 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011254:	4b0f      	ldr	r3, [pc, #60]	@ (8011294 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011256:	681a      	ldr	r2, [r3, #0]
 8011258:	4b0a      	ldr	r3, [pc, #40]	@ (8011284 <prvAddCurrentTaskToDelayedList+0xb4>)
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	3304      	adds	r3, #4
 801125e:	4619      	mov	r1, r3
 8011260:	4610      	mov	r0, r2
 8011262:	f7fe fb12 	bl	800f88a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011266:	4b0c      	ldr	r3, [pc, #48]	@ (8011298 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	68ba      	ldr	r2, [r7, #8]
 801126c:	429a      	cmp	r2, r3
 801126e:	d202      	bcs.n	8011276 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011270:	4a09      	ldr	r2, [pc, #36]	@ (8011298 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011272:	68bb      	ldr	r3, [r7, #8]
 8011274:	6013      	str	r3, [r2, #0]
}
 8011276:	bf00      	nop
 8011278:	3710      	adds	r7, #16
 801127a:	46bd      	mov	sp, r7
 801127c:	bd80      	pop	{r7, pc}
 801127e:	bf00      	nop
 8011280:	2000121c 	.word	0x2000121c
 8011284:	20001118 	.word	0x20001118
 8011288:	20001220 	.word	0x20001220
 801128c:	20001204 	.word	0x20001204
 8011290:	200011d4 	.word	0x200011d4
 8011294:	200011d0 	.word	0x200011d0
 8011298:	20001238 	.word	0x20001238

0801129c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801129c:	b480      	push	{r7}
 801129e:	b085      	sub	sp, #20
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	60f8      	str	r0, [r7, #12]
 80112a4:	60b9      	str	r1, [r7, #8]
 80112a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	3b04      	subs	r3, #4
 80112ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80112b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	3b04      	subs	r3, #4
 80112ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80112bc:	68bb      	ldr	r3, [r7, #8]
 80112be:	f023 0201 	bic.w	r2, r3, #1
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80112c6:	68fb      	ldr	r3, [r7, #12]
 80112c8:	3b04      	subs	r3, #4
 80112ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80112cc:	4a0c      	ldr	r2, [pc, #48]	@ (8011300 <pxPortInitialiseStack+0x64>)
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	3b14      	subs	r3, #20
 80112d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80112d8:	687a      	ldr	r2, [r7, #4]
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	3b04      	subs	r3, #4
 80112e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	f06f 0202 	mvn.w	r2, #2
 80112ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	3b20      	subs	r3, #32
 80112f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80112f2:	68fb      	ldr	r3, [r7, #12]
}
 80112f4:	4618      	mov	r0, r3
 80112f6:	3714      	adds	r7, #20
 80112f8:	46bd      	mov	sp, r7
 80112fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112fe:	4770      	bx	lr
 8011300:	08011305 	.word	0x08011305

08011304 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011304:	b480      	push	{r7}
 8011306:	b085      	sub	sp, #20
 8011308:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801130a:	2300      	movs	r3, #0
 801130c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801130e:	4b13      	ldr	r3, [pc, #76]	@ (801135c <prvTaskExitError+0x58>)
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011316:	d00b      	beq.n	8011330 <prvTaskExitError+0x2c>
	__asm volatile
 8011318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801131c:	f383 8811 	msr	BASEPRI, r3
 8011320:	f3bf 8f6f 	isb	sy
 8011324:	f3bf 8f4f 	dsb	sy
 8011328:	60fb      	str	r3, [r7, #12]
}
 801132a:	bf00      	nop
 801132c:	bf00      	nop
 801132e:	e7fd      	b.n	801132c <prvTaskExitError+0x28>
	__asm volatile
 8011330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011334:	f383 8811 	msr	BASEPRI, r3
 8011338:	f3bf 8f6f 	isb	sy
 801133c:	f3bf 8f4f 	dsb	sy
 8011340:	60bb      	str	r3, [r7, #8]
}
 8011342:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011344:	bf00      	nop
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d0fc      	beq.n	8011346 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801134c:	bf00      	nop
 801134e:	bf00      	nop
 8011350:	3714      	adds	r7, #20
 8011352:	46bd      	mov	sp, r7
 8011354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011358:	4770      	bx	lr
 801135a:	bf00      	nop
 801135c:	2000002c 	.word	0x2000002c

08011360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011360:	4b07      	ldr	r3, [pc, #28]	@ (8011380 <pxCurrentTCBConst2>)
 8011362:	6819      	ldr	r1, [r3, #0]
 8011364:	6808      	ldr	r0, [r1, #0]
 8011366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801136a:	f380 8809 	msr	PSP, r0
 801136e:	f3bf 8f6f 	isb	sy
 8011372:	f04f 0000 	mov.w	r0, #0
 8011376:	f380 8811 	msr	BASEPRI, r0
 801137a:	4770      	bx	lr
 801137c:	f3af 8000 	nop.w

08011380 <pxCurrentTCBConst2>:
 8011380:	20001118 	.word	0x20001118
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011384:	bf00      	nop
 8011386:	bf00      	nop

08011388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011388:	4808      	ldr	r0, [pc, #32]	@ (80113ac <prvPortStartFirstTask+0x24>)
 801138a:	6800      	ldr	r0, [r0, #0]
 801138c:	6800      	ldr	r0, [r0, #0]
 801138e:	f380 8808 	msr	MSP, r0
 8011392:	f04f 0000 	mov.w	r0, #0
 8011396:	f380 8814 	msr	CONTROL, r0
 801139a:	b662      	cpsie	i
 801139c:	b661      	cpsie	f
 801139e:	f3bf 8f4f 	dsb	sy
 80113a2:	f3bf 8f6f 	isb	sy
 80113a6:	df00      	svc	0
 80113a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80113aa:	bf00      	nop
 80113ac:	e000ed08 	.word	0xe000ed08

080113b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b086      	sub	sp, #24
 80113b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80113b6:	4b47      	ldr	r3, [pc, #284]	@ (80114d4 <xPortStartScheduler+0x124>)
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	4a47      	ldr	r2, [pc, #284]	@ (80114d8 <xPortStartScheduler+0x128>)
 80113bc:	4293      	cmp	r3, r2
 80113be:	d10b      	bne.n	80113d8 <xPortStartScheduler+0x28>
	__asm volatile
 80113c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113c4:	f383 8811 	msr	BASEPRI, r3
 80113c8:	f3bf 8f6f 	isb	sy
 80113cc:	f3bf 8f4f 	dsb	sy
 80113d0:	60fb      	str	r3, [r7, #12]
}
 80113d2:	bf00      	nop
 80113d4:	bf00      	nop
 80113d6:	e7fd      	b.n	80113d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80113d8:	4b3e      	ldr	r3, [pc, #248]	@ (80114d4 <xPortStartScheduler+0x124>)
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	4a3f      	ldr	r2, [pc, #252]	@ (80114dc <xPortStartScheduler+0x12c>)
 80113de:	4293      	cmp	r3, r2
 80113e0:	d10b      	bne.n	80113fa <xPortStartScheduler+0x4a>
	__asm volatile
 80113e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113e6:	f383 8811 	msr	BASEPRI, r3
 80113ea:	f3bf 8f6f 	isb	sy
 80113ee:	f3bf 8f4f 	dsb	sy
 80113f2:	613b      	str	r3, [r7, #16]
}
 80113f4:	bf00      	nop
 80113f6:	bf00      	nop
 80113f8:	e7fd      	b.n	80113f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80113fa:	4b39      	ldr	r3, [pc, #228]	@ (80114e0 <xPortStartScheduler+0x130>)
 80113fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80113fe:	697b      	ldr	r3, [r7, #20]
 8011400:	781b      	ldrb	r3, [r3, #0]
 8011402:	b2db      	uxtb	r3, r3
 8011404:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011406:	697b      	ldr	r3, [r7, #20]
 8011408:	22ff      	movs	r2, #255	@ 0xff
 801140a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801140c:	697b      	ldr	r3, [r7, #20]
 801140e:	781b      	ldrb	r3, [r3, #0]
 8011410:	b2db      	uxtb	r3, r3
 8011412:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011414:	78fb      	ldrb	r3, [r7, #3]
 8011416:	b2db      	uxtb	r3, r3
 8011418:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801141c:	b2da      	uxtb	r2, r3
 801141e:	4b31      	ldr	r3, [pc, #196]	@ (80114e4 <xPortStartScheduler+0x134>)
 8011420:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011422:	4b31      	ldr	r3, [pc, #196]	@ (80114e8 <xPortStartScheduler+0x138>)
 8011424:	2207      	movs	r2, #7
 8011426:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011428:	e009      	b.n	801143e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801142a:	4b2f      	ldr	r3, [pc, #188]	@ (80114e8 <xPortStartScheduler+0x138>)
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	3b01      	subs	r3, #1
 8011430:	4a2d      	ldr	r2, [pc, #180]	@ (80114e8 <xPortStartScheduler+0x138>)
 8011432:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011434:	78fb      	ldrb	r3, [r7, #3]
 8011436:	b2db      	uxtb	r3, r3
 8011438:	005b      	lsls	r3, r3, #1
 801143a:	b2db      	uxtb	r3, r3
 801143c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801143e:	78fb      	ldrb	r3, [r7, #3]
 8011440:	b2db      	uxtb	r3, r3
 8011442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011446:	2b80      	cmp	r3, #128	@ 0x80
 8011448:	d0ef      	beq.n	801142a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801144a:	4b27      	ldr	r3, [pc, #156]	@ (80114e8 <xPortStartScheduler+0x138>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	f1c3 0307 	rsb	r3, r3, #7
 8011452:	2b04      	cmp	r3, #4
 8011454:	d00b      	beq.n	801146e <xPortStartScheduler+0xbe>
	__asm volatile
 8011456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801145a:	f383 8811 	msr	BASEPRI, r3
 801145e:	f3bf 8f6f 	isb	sy
 8011462:	f3bf 8f4f 	dsb	sy
 8011466:	60bb      	str	r3, [r7, #8]
}
 8011468:	bf00      	nop
 801146a:	bf00      	nop
 801146c:	e7fd      	b.n	801146a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801146e:	4b1e      	ldr	r3, [pc, #120]	@ (80114e8 <xPortStartScheduler+0x138>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	021b      	lsls	r3, r3, #8
 8011474:	4a1c      	ldr	r2, [pc, #112]	@ (80114e8 <xPortStartScheduler+0x138>)
 8011476:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011478:	4b1b      	ldr	r3, [pc, #108]	@ (80114e8 <xPortStartScheduler+0x138>)
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011480:	4a19      	ldr	r2, [pc, #100]	@ (80114e8 <xPortStartScheduler+0x138>)
 8011482:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	b2da      	uxtb	r2, r3
 8011488:	697b      	ldr	r3, [r7, #20]
 801148a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801148c:	4b17      	ldr	r3, [pc, #92]	@ (80114ec <xPortStartScheduler+0x13c>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	4a16      	ldr	r2, [pc, #88]	@ (80114ec <xPortStartScheduler+0x13c>)
 8011492:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011496:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011498:	4b14      	ldr	r3, [pc, #80]	@ (80114ec <xPortStartScheduler+0x13c>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	4a13      	ldr	r2, [pc, #76]	@ (80114ec <xPortStartScheduler+0x13c>)
 801149e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80114a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80114a4:	f000 f8da 	bl	801165c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80114a8:	4b11      	ldr	r3, [pc, #68]	@ (80114f0 <xPortStartScheduler+0x140>)
 80114aa:	2200      	movs	r2, #0
 80114ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80114ae:	f000 f8f9 	bl	80116a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80114b2:	4b10      	ldr	r3, [pc, #64]	@ (80114f4 <xPortStartScheduler+0x144>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	4a0f      	ldr	r2, [pc, #60]	@ (80114f4 <xPortStartScheduler+0x144>)
 80114b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80114bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80114be:	f7ff ff63 	bl	8011388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80114c2:	f7ff fb8f 	bl	8010be4 <vTaskSwitchContext>
	prvTaskExitError();
 80114c6:	f7ff ff1d 	bl	8011304 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80114ca:	2300      	movs	r3, #0
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3718      	adds	r7, #24
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	e000ed00 	.word	0xe000ed00
 80114d8:	410fc271 	.word	0x410fc271
 80114dc:	410fc270 	.word	0x410fc270
 80114e0:	e000e400 	.word	0xe000e400
 80114e4:	20001244 	.word	0x20001244
 80114e8:	20001248 	.word	0x20001248
 80114ec:	e000ed20 	.word	0xe000ed20
 80114f0:	2000002c 	.word	0x2000002c
 80114f4:	e000ef34 	.word	0xe000ef34

080114f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80114f8:	b480      	push	{r7}
 80114fa:	b083      	sub	sp, #12
 80114fc:	af00      	add	r7, sp, #0
	__asm volatile
 80114fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011502:	f383 8811 	msr	BASEPRI, r3
 8011506:	f3bf 8f6f 	isb	sy
 801150a:	f3bf 8f4f 	dsb	sy
 801150e:	607b      	str	r3, [r7, #4]
}
 8011510:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011512:	4b10      	ldr	r3, [pc, #64]	@ (8011554 <vPortEnterCritical+0x5c>)
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	3301      	adds	r3, #1
 8011518:	4a0e      	ldr	r2, [pc, #56]	@ (8011554 <vPortEnterCritical+0x5c>)
 801151a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801151c:	4b0d      	ldr	r3, [pc, #52]	@ (8011554 <vPortEnterCritical+0x5c>)
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	2b01      	cmp	r3, #1
 8011522:	d110      	bne.n	8011546 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011524:	4b0c      	ldr	r3, [pc, #48]	@ (8011558 <vPortEnterCritical+0x60>)
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	b2db      	uxtb	r3, r3
 801152a:	2b00      	cmp	r3, #0
 801152c:	d00b      	beq.n	8011546 <vPortEnterCritical+0x4e>
	__asm volatile
 801152e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011532:	f383 8811 	msr	BASEPRI, r3
 8011536:	f3bf 8f6f 	isb	sy
 801153a:	f3bf 8f4f 	dsb	sy
 801153e:	603b      	str	r3, [r7, #0]
}
 8011540:	bf00      	nop
 8011542:	bf00      	nop
 8011544:	e7fd      	b.n	8011542 <vPortEnterCritical+0x4a>
	}
}
 8011546:	bf00      	nop
 8011548:	370c      	adds	r7, #12
 801154a:	46bd      	mov	sp, r7
 801154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011550:	4770      	bx	lr
 8011552:	bf00      	nop
 8011554:	2000002c 	.word	0x2000002c
 8011558:	e000ed04 	.word	0xe000ed04

0801155c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801155c:	b480      	push	{r7}
 801155e:	b083      	sub	sp, #12
 8011560:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011562:	4b12      	ldr	r3, [pc, #72]	@ (80115ac <vPortExitCritical+0x50>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d10b      	bne.n	8011582 <vPortExitCritical+0x26>
	__asm volatile
 801156a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801156e:	f383 8811 	msr	BASEPRI, r3
 8011572:	f3bf 8f6f 	isb	sy
 8011576:	f3bf 8f4f 	dsb	sy
 801157a:	607b      	str	r3, [r7, #4]
}
 801157c:	bf00      	nop
 801157e:	bf00      	nop
 8011580:	e7fd      	b.n	801157e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011582:	4b0a      	ldr	r3, [pc, #40]	@ (80115ac <vPortExitCritical+0x50>)
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	3b01      	subs	r3, #1
 8011588:	4a08      	ldr	r2, [pc, #32]	@ (80115ac <vPortExitCritical+0x50>)
 801158a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801158c:	4b07      	ldr	r3, [pc, #28]	@ (80115ac <vPortExitCritical+0x50>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d105      	bne.n	80115a0 <vPortExitCritical+0x44>
 8011594:	2300      	movs	r3, #0
 8011596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	f383 8811 	msr	BASEPRI, r3
}
 801159e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80115a0:	bf00      	nop
 80115a2:	370c      	adds	r7, #12
 80115a4:	46bd      	mov	sp, r7
 80115a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115aa:	4770      	bx	lr
 80115ac:	2000002c 	.word	0x2000002c

080115b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80115b0:	f3ef 8009 	mrs	r0, PSP
 80115b4:	f3bf 8f6f 	isb	sy
 80115b8:	4b15      	ldr	r3, [pc, #84]	@ (8011610 <pxCurrentTCBConst>)
 80115ba:	681a      	ldr	r2, [r3, #0]
 80115bc:	f01e 0f10 	tst.w	lr, #16
 80115c0:	bf08      	it	eq
 80115c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80115c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115ca:	6010      	str	r0, [r2, #0]
 80115cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80115d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80115d4:	f380 8811 	msr	BASEPRI, r0
 80115d8:	f3bf 8f4f 	dsb	sy
 80115dc:	f3bf 8f6f 	isb	sy
 80115e0:	f7ff fb00 	bl	8010be4 <vTaskSwitchContext>
 80115e4:	f04f 0000 	mov.w	r0, #0
 80115e8:	f380 8811 	msr	BASEPRI, r0
 80115ec:	bc09      	pop	{r0, r3}
 80115ee:	6819      	ldr	r1, [r3, #0]
 80115f0:	6808      	ldr	r0, [r1, #0]
 80115f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115f6:	f01e 0f10 	tst.w	lr, #16
 80115fa:	bf08      	it	eq
 80115fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011600:	f380 8809 	msr	PSP, r0
 8011604:	f3bf 8f6f 	isb	sy
 8011608:	4770      	bx	lr
 801160a:	bf00      	nop
 801160c:	f3af 8000 	nop.w

08011610 <pxCurrentTCBConst>:
 8011610:	20001118 	.word	0x20001118
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011614:	bf00      	nop
 8011616:	bf00      	nop

08011618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b082      	sub	sp, #8
 801161c:	af00      	add	r7, sp, #0
	__asm volatile
 801161e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011622:	f383 8811 	msr	BASEPRI, r3
 8011626:	f3bf 8f6f 	isb	sy
 801162a:	f3bf 8f4f 	dsb	sy
 801162e:	607b      	str	r3, [r7, #4]
}
 8011630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011632:	f7ff fa1d 	bl	8010a70 <xTaskIncrementTick>
 8011636:	4603      	mov	r3, r0
 8011638:	2b00      	cmp	r3, #0
 801163a:	d003      	beq.n	8011644 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801163c:	4b06      	ldr	r3, [pc, #24]	@ (8011658 <SysTick_Handler+0x40>)
 801163e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011642:	601a      	str	r2, [r3, #0]
 8011644:	2300      	movs	r3, #0
 8011646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	f383 8811 	msr	BASEPRI, r3
}
 801164e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011650:	bf00      	nop
 8011652:	3708      	adds	r7, #8
 8011654:	46bd      	mov	sp, r7
 8011656:	bd80      	pop	{r7, pc}
 8011658:	e000ed04 	.word	0xe000ed04

0801165c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801165c:	b480      	push	{r7}
 801165e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011660:	4b0b      	ldr	r3, [pc, #44]	@ (8011690 <vPortSetupTimerInterrupt+0x34>)
 8011662:	2200      	movs	r2, #0
 8011664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011666:	4b0b      	ldr	r3, [pc, #44]	@ (8011694 <vPortSetupTimerInterrupt+0x38>)
 8011668:	2200      	movs	r2, #0
 801166a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801166c:	4b0a      	ldr	r3, [pc, #40]	@ (8011698 <vPortSetupTimerInterrupt+0x3c>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	4a0a      	ldr	r2, [pc, #40]	@ (801169c <vPortSetupTimerInterrupt+0x40>)
 8011672:	fba2 2303 	umull	r2, r3, r2, r3
 8011676:	099b      	lsrs	r3, r3, #6
 8011678:	4a09      	ldr	r2, [pc, #36]	@ (80116a0 <vPortSetupTimerInterrupt+0x44>)
 801167a:	3b01      	subs	r3, #1
 801167c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801167e:	4b04      	ldr	r3, [pc, #16]	@ (8011690 <vPortSetupTimerInterrupt+0x34>)
 8011680:	2207      	movs	r2, #7
 8011682:	601a      	str	r2, [r3, #0]
}
 8011684:	bf00      	nop
 8011686:	46bd      	mov	sp, r7
 8011688:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168c:	4770      	bx	lr
 801168e:	bf00      	nop
 8011690:	e000e010 	.word	0xe000e010
 8011694:	e000e018 	.word	0xe000e018
 8011698:	20000000 	.word	0x20000000
 801169c:	10624dd3 	.word	0x10624dd3
 80116a0:	e000e014 	.word	0xe000e014

080116a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80116a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80116b4 <vPortEnableVFP+0x10>
 80116a8:	6801      	ldr	r1, [r0, #0]
 80116aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80116ae:	6001      	str	r1, [r0, #0]
 80116b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80116b2:	bf00      	nop
 80116b4:	e000ed88 	.word	0xe000ed88

080116b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80116b8:	b480      	push	{r7}
 80116ba:	b085      	sub	sp, #20
 80116bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80116be:	f3ef 8305 	mrs	r3, IPSR
 80116c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	2b0f      	cmp	r3, #15
 80116c8:	d915      	bls.n	80116f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80116ca:	4a18      	ldr	r2, [pc, #96]	@ (801172c <vPortValidateInterruptPriority+0x74>)
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	4413      	add	r3, r2
 80116d0:	781b      	ldrb	r3, [r3, #0]
 80116d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80116d4:	4b16      	ldr	r3, [pc, #88]	@ (8011730 <vPortValidateInterruptPriority+0x78>)
 80116d6:	781b      	ldrb	r3, [r3, #0]
 80116d8:	7afa      	ldrb	r2, [r7, #11]
 80116da:	429a      	cmp	r2, r3
 80116dc:	d20b      	bcs.n	80116f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80116de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e2:	f383 8811 	msr	BASEPRI, r3
 80116e6:	f3bf 8f6f 	isb	sy
 80116ea:	f3bf 8f4f 	dsb	sy
 80116ee:	607b      	str	r3, [r7, #4]
}
 80116f0:	bf00      	nop
 80116f2:	bf00      	nop
 80116f4:	e7fd      	b.n	80116f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80116f6:	4b0f      	ldr	r3, [pc, #60]	@ (8011734 <vPortValidateInterruptPriority+0x7c>)
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80116fe:	4b0e      	ldr	r3, [pc, #56]	@ (8011738 <vPortValidateInterruptPriority+0x80>)
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	429a      	cmp	r2, r3
 8011704:	d90b      	bls.n	801171e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801170a:	f383 8811 	msr	BASEPRI, r3
 801170e:	f3bf 8f6f 	isb	sy
 8011712:	f3bf 8f4f 	dsb	sy
 8011716:	603b      	str	r3, [r7, #0]
}
 8011718:	bf00      	nop
 801171a:	bf00      	nop
 801171c:	e7fd      	b.n	801171a <vPortValidateInterruptPriority+0x62>
	}
 801171e:	bf00      	nop
 8011720:	3714      	adds	r7, #20
 8011722:	46bd      	mov	sp, r7
 8011724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011728:	4770      	bx	lr
 801172a:	bf00      	nop
 801172c:	e000e3f0 	.word	0xe000e3f0
 8011730:	20001244 	.word	0x20001244
 8011734:	e000ed0c 	.word	0xe000ed0c
 8011738:	20001248 	.word	0x20001248

0801173c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b08a      	sub	sp, #40	@ 0x28
 8011740:	af00      	add	r7, sp, #0
 8011742:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011744:	2300      	movs	r3, #0
 8011746:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011748:	f7ff f8e6 	bl	8010918 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801174c:	4b5c      	ldr	r3, [pc, #368]	@ (80118c0 <pvPortMalloc+0x184>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	2b00      	cmp	r3, #0
 8011752:	d101      	bne.n	8011758 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011754:	f000 f924 	bl	80119a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011758:	4b5a      	ldr	r3, [pc, #360]	@ (80118c4 <pvPortMalloc+0x188>)
 801175a:	681a      	ldr	r2, [r3, #0]
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	4013      	ands	r3, r2
 8011760:	2b00      	cmp	r3, #0
 8011762:	f040 8095 	bne.w	8011890 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	2b00      	cmp	r3, #0
 801176a:	d01e      	beq.n	80117aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801176c:	2208      	movs	r2, #8
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	4413      	add	r3, r2
 8011772:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f003 0307 	and.w	r3, r3, #7
 801177a:	2b00      	cmp	r3, #0
 801177c:	d015      	beq.n	80117aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	f023 0307 	bic.w	r3, r3, #7
 8011784:	3308      	adds	r3, #8
 8011786:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f003 0307 	and.w	r3, r3, #7
 801178e:	2b00      	cmp	r3, #0
 8011790:	d00b      	beq.n	80117aa <pvPortMalloc+0x6e>
	__asm volatile
 8011792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011796:	f383 8811 	msr	BASEPRI, r3
 801179a:	f3bf 8f6f 	isb	sy
 801179e:	f3bf 8f4f 	dsb	sy
 80117a2:	617b      	str	r3, [r7, #20]
}
 80117a4:	bf00      	nop
 80117a6:	bf00      	nop
 80117a8:	e7fd      	b.n	80117a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d06f      	beq.n	8011890 <pvPortMalloc+0x154>
 80117b0:	4b45      	ldr	r3, [pc, #276]	@ (80118c8 <pvPortMalloc+0x18c>)
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	687a      	ldr	r2, [r7, #4]
 80117b6:	429a      	cmp	r2, r3
 80117b8:	d86a      	bhi.n	8011890 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80117ba:	4b44      	ldr	r3, [pc, #272]	@ (80118cc <pvPortMalloc+0x190>)
 80117bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80117be:	4b43      	ldr	r3, [pc, #268]	@ (80118cc <pvPortMalloc+0x190>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80117c4:	e004      	b.n	80117d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80117c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80117ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80117d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117d2:	685b      	ldr	r3, [r3, #4]
 80117d4:	687a      	ldr	r2, [r7, #4]
 80117d6:	429a      	cmp	r2, r3
 80117d8:	d903      	bls.n	80117e2 <pvPortMalloc+0xa6>
 80117da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d1f1      	bne.n	80117c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80117e2:	4b37      	ldr	r3, [pc, #220]	@ (80118c0 <pvPortMalloc+0x184>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80117e8:	429a      	cmp	r2, r3
 80117ea:	d051      	beq.n	8011890 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80117ec:	6a3b      	ldr	r3, [r7, #32]
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	2208      	movs	r2, #8
 80117f2:	4413      	add	r3, r2
 80117f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80117f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f8:	681a      	ldr	r2, [r3, #0]
 80117fa:	6a3b      	ldr	r3, [r7, #32]
 80117fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80117fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011800:	685a      	ldr	r2, [r3, #4]
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	1ad2      	subs	r2, r2, r3
 8011806:	2308      	movs	r3, #8
 8011808:	005b      	lsls	r3, r3, #1
 801180a:	429a      	cmp	r2, r3
 801180c:	d920      	bls.n	8011850 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801180e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	4413      	add	r3, r2
 8011814:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011816:	69bb      	ldr	r3, [r7, #24]
 8011818:	f003 0307 	and.w	r3, r3, #7
 801181c:	2b00      	cmp	r3, #0
 801181e:	d00b      	beq.n	8011838 <pvPortMalloc+0xfc>
	__asm volatile
 8011820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011824:	f383 8811 	msr	BASEPRI, r3
 8011828:	f3bf 8f6f 	isb	sy
 801182c:	f3bf 8f4f 	dsb	sy
 8011830:	613b      	str	r3, [r7, #16]
}
 8011832:	bf00      	nop
 8011834:	bf00      	nop
 8011836:	e7fd      	b.n	8011834 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801183a:	685a      	ldr	r2, [r3, #4]
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	1ad2      	subs	r2, r2, r3
 8011840:	69bb      	ldr	r3, [r7, #24]
 8011842:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011846:	687a      	ldr	r2, [r7, #4]
 8011848:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801184a:	69b8      	ldr	r0, [r7, #24]
 801184c:	f000 f90a 	bl	8011a64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011850:	4b1d      	ldr	r3, [pc, #116]	@ (80118c8 <pvPortMalloc+0x18c>)
 8011852:	681a      	ldr	r2, [r3, #0]
 8011854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011856:	685b      	ldr	r3, [r3, #4]
 8011858:	1ad3      	subs	r3, r2, r3
 801185a:	4a1b      	ldr	r2, [pc, #108]	@ (80118c8 <pvPortMalloc+0x18c>)
 801185c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801185e:	4b1a      	ldr	r3, [pc, #104]	@ (80118c8 <pvPortMalloc+0x18c>)
 8011860:	681a      	ldr	r2, [r3, #0]
 8011862:	4b1b      	ldr	r3, [pc, #108]	@ (80118d0 <pvPortMalloc+0x194>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	429a      	cmp	r2, r3
 8011868:	d203      	bcs.n	8011872 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801186a:	4b17      	ldr	r3, [pc, #92]	@ (80118c8 <pvPortMalloc+0x18c>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	4a18      	ldr	r2, [pc, #96]	@ (80118d0 <pvPortMalloc+0x194>)
 8011870:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011874:	685a      	ldr	r2, [r3, #4]
 8011876:	4b13      	ldr	r3, [pc, #76]	@ (80118c4 <pvPortMalloc+0x188>)
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	431a      	orrs	r2, r3
 801187c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801187e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011882:	2200      	movs	r2, #0
 8011884:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011886:	4b13      	ldr	r3, [pc, #76]	@ (80118d4 <pvPortMalloc+0x198>)
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	3301      	adds	r3, #1
 801188c:	4a11      	ldr	r2, [pc, #68]	@ (80118d4 <pvPortMalloc+0x198>)
 801188e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011890:	f7ff f850 	bl	8010934 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011894:	69fb      	ldr	r3, [r7, #28]
 8011896:	f003 0307 	and.w	r3, r3, #7
 801189a:	2b00      	cmp	r3, #0
 801189c:	d00b      	beq.n	80118b6 <pvPortMalloc+0x17a>
	__asm volatile
 801189e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118a2:	f383 8811 	msr	BASEPRI, r3
 80118a6:	f3bf 8f6f 	isb	sy
 80118aa:	f3bf 8f4f 	dsb	sy
 80118ae:	60fb      	str	r3, [r7, #12]
}
 80118b0:	bf00      	nop
 80118b2:	bf00      	nop
 80118b4:	e7fd      	b.n	80118b2 <pvPortMalloc+0x176>
	return pvReturn;
 80118b6:	69fb      	ldr	r3, [r7, #28]
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	3728      	adds	r7, #40	@ 0x28
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}
 80118c0:	20006254 	.word	0x20006254
 80118c4:	20006268 	.word	0x20006268
 80118c8:	20006258 	.word	0x20006258
 80118cc:	2000624c 	.word	0x2000624c
 80118d0:	2000625c 	.word	0x2000625c
 80118d4:	20006260 	.word	0x20006260

080118d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80118d8:	b580      	push	{r7, lr}
 80118da:	b086      	sub	sp, #24
 80118dc:	af00      	add	r7, sp, #0
 80118de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d04f      	beq.n	801198a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80118ea:	2308      	movs	r3, #8
 80118ec:	425b      	negs	r3, r3
 80118ee:	697a      	ldr	r2, [r7, #20]
 80118f0:	4413      	add	r3, r2
 80118f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80118f4:	697b      	ldr	r3, [r7, #20]
 80118f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	685a      	ldr	r2, [r3, #4]
 80118fc:	4b25      	ldr	r3, [pc, #148]	@ (8011994 <vPortFree+0xbc>)
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	4013      	ands	r3, r2
 8011902:	2b00      	cmp	r3, #0
 8011904:	d10b      	bne.n	801191e <vPortFree+0x46>
	__asm volatile
 8011906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801190a:	f383 8811 	msr	BASEPRI, r3
 801190e:	f3bf 8f6f 	isb	sy
 8011912:	f3bf 8f4f 	dsb	sy
 8011916:	60fb      	str	r3, [r7, #12]
}
 8011918:	bf00      	nop
 801191a:	bf00      	nop
 801191c:	e7fd      	b.n	801191a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801191e:	693b      	ldr	r3, [r7, #16]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	2b00      	cmp	r3, #0
 8011924:	d00b      	beq.n	801193e <vPortFree+0x66>
	__asm volatile
 8011926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801192a:	f383 8811 	msr	BASEPRI, r3
 801192e:	f3bf 8f6f 	isb	sy
 8011932:	f3bf 8f4f 	dsb	sy
 8011936:	60bb      	str	r3, [r7, #8]
}
 8011938:	bf00      	nop
 801193a:	bf00      	nop
 801193c:	e7fd      	b.n	801193a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801193e:	693b      	ldr	r3, [r7, #16]
 8011940:	685a      	ldr	r2, [r3, #4]
 8011942:	4b14      	ldr	r3, [pc, #80]	@ (8011994 <vPortFree+0xbc>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	4013      	ands	r3, r2
 8011948:	2b00      	cmp	r3, #0
 801194a:	d01e      	beq.n	801198a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801194c:	693b      	ldr	r3, [r7, #16]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	2b00      	cmp	r3, #0
 8011952:	d11a      	bne.n	801198a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011954:	693b      	ldr	r3, [r7, #16]
 8011956:	685a      	ldr	r2, [r3, #4]
 8011958:	4b0e      	ldr	r3, [pc, #56]	@ (8011994 <vPortFree+0xbc>)
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	43db      	mvns	r3, r3
 801195e:	401a      	ands	r2, r3
 8011960:	693b      	ldr	r3, [r7, #16]
 8011962:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011964:	f7fe ffd8 	bl	8010918 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011968:	693b      	ldr	r3, [r7, #16]
 801196a:	685a      	ldr	r2, [r3, #4]
 801196c:	4b0a      	ldr	r3, [pc, #40]	@ (8011998 <vPortFree+0xc0>)
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	4413      	add	r3, r2
 8011972:	4a09      	ldr	r2, [pc, #36]	@ (8011998 <vPortFree+0xc0>)
 8011974:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011976:	6938      	ldr	r0, [r7, #16]
 8011978:	f000 f874 	bl	8011a64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801197c:	4b07      	ldr	r3, [pc, #28]	@ (801199c <vPortFree+0xc4>)
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	3301      	adds	r3, #1
 8011982:	4a06      	ldr	r2, [pc, #24]	@ (801199c <vPortFree+0xc4>)
 8011984:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011986:	f7fe ffd5 	bl	8010934 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801198a:	bf00      	nop
 801198c:	3718      	adds	r7, #24
 801198e:	46bd      	mov	sp, r7
 8011990:	bd80      	pop	{r7, pc}
 8011992:	bf00      	nop
 8011994:	20006268 	.word	0x20006268
 8011998:	20006258 	.word	0x20006258
 801199c:	20006264 	.word	0x20006264

080119a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80119a0:	b480      	push	{r7}
 80119a2:	b085      	sub	sp, #20
 80119a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80119a6:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80119aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80119ac:	4b27      	ldr	r3, [pc, #156]	@ (8011a4c <prvHeapInit+0xac>)
 80119ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	f003 0307 	and.w	r3, r3, #7
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d00c      	beq.n	80119d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	3307      	adds	r3, #7
 80119be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80119c0:	68fb      	ldr	r3, [r7, #12]
 80119c2:	f023 0307 	bic.w	r3, r3, #7
 80119c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80119c8:	68ba      	ldr	r2, [r7, #8]
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	1ad3      	subs	r3, r2, r3
 80119ce:	4a1f      	ldr	r2, [pc, #124]	@ (8011a4c <prvHeapInit+0xac>)
 80119d0:	4413      	add	r3, r2
 80119d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80119d8:	4a1d      	ldr	r2, [pc, #116]	@ (8011a50 <prvHeapInit+0xb0>)
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80119de:	4b1c      	ldr	r3, [pc, #112]	@ (8011a50 <prvHeapInit+0xb0>)
 80119e0:	2200      	movs	r2, #0
 80119e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	68ba      	ldr	r2, [r7, #8]
 80119e8:	4413      	add	r3, r2
 80119ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80119ec:	2208      	movs	r2, #8
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	1a9b      	subs	r3, r3, r2
 80119f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	f023 0307 	bic.w	r3, r3, #7
 80119fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	4a15      	ldr	r2, [pc, #84]	@ (8011a54 <prvHeapInit+0xb4>)
 8011a00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011a02:	4b14      	ldr	r3, [pc, #80]	@ (8011a54 <prvHeapInit+0xb4>)
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	2200      	movs	r2, #0
 8011a08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011a0a:	4b12      	ldr	r3, [pc, #72]	@ (8011a54 <prvHeapInit+0xb4>)
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	2200      	movs	r2, #0
 8011a10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011a16:	683b      	ldr	r3, [r7, #0]
 8011a18:	68fa      	ldr	r2, [r7, #12]
 8011a1a:	1ad2      	subs	r2, r2, r3
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011a20:	4b0c      	ldr	r3, [pc, #48]	@ (8011a54 <prvHeapInit+0xb4>)
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	683b      	ldr	r3, [r7, #0]
 8011a26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011a28:	683b      	ldr	r3, [r7, #0]
 8011a2a:	685b      	ldr	r3, [r3, #4]
 8011a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8011a58 <prvHeapInit+0xb8>)
 8011a2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011a30:	683b      	ldr	r3, [r7, #0]
 8011a32:	685b      	ldr	r3, [r3, #4]
 8011a34:	4a09      	ldr	r2, [pc, #36]	@ (8011a5c <prvHeapInit+0xbc>)
 8011a36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011a38:	4b09      	ldr	r3, [pc, #36]	@ (8011a60 <prvHeapInit+0xc0>)
 8011a3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011a3e:	601a      	str	r2, [r3, #0]
}
 8011a40:	bf00      	nop
 8011a42:	3714      	adds	r7, #20
 8011a44:	46bd      	mov	sp, r7
 8011a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a4a:	4770      	bx	lr
 8011a4c:	2000124c 	.word	0x2000124c
 8011a50:	2000624c 	.word	0x2000624c
 8011a54:	20006254 	.word	0x20006254
 8011a58:	2000625c 	.word	0x2000625c
 8011a5c:	20006258 	.word	0x20006258
 8011a60:	20006268 	.word	0x20006268

08011a64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011a64:	b480      	push	{r7}
 8011a66:	b085      	sub	sp, #20
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011a6c:	4b28      	ldr	r3, [pc, #160]	@ (8011b10 <prvInsertBlockIntoFreeList+0xac>)
 8011a6e:	60fb      	str	r3, [r7, #12]
 8011a70:	e002      	b.n	8011a78 <prvInsertBlockIntoFreeList+0x14>
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	60fb      	str	r3, [r7, #12]
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	687a      	ldr	r2, [r7, #4]
 8011a7e:	429a      	cmp	r2, r3
 8011a80:	d8f7      	bhi.n	8011a72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	685b      	ldr	r3, [r3, #4]
 8011a8a:	68ba      	ldr	r2, [r7, #8]
 8011a8c:	4413      	add	r3, r2
 8011a8e:	687a      	ldr	r2, [r7, #4]
 8011a90:	429a      	cmp	r2, r3
 8011a92:	d108      	bne.n	8011aa6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	685a      	ldr	r2, [r3, #4]
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	685b      	ldr	r3, [r3, #4]
 8011a9c:	441a      	add	r2, r3
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	685b      	ldr	r3, [r3, #4]
 8011aae:	68ba      	ldr	r2, [r7, #8]
 8011ab0:	441a      	add	r2, r3
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	429a      	cmp	r2, r3
 8011ab8:	d118      	bne.n	8011aec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	681a      	ldr	r2, [r3, #0]
 8011abe:	4b15      	ldr	r3, [pc, #84]	@ (8011b14 <prvInsertBlockIntoFreeList+0xb0>)
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	429a      	cmp	r2, r3
 8011ac4:	d00d      	beq.n	8011ae2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	685a      	ldr	r2, [r3, #4]
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	681b      	ldr	r3, [r3, #0]
 8011ace:	685b      	ldr	r3, [r3, #4]
 8011ad0:	441a      	add	r2, r3
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	681a      	ldr	r2, [r3, #0]
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	601a      	str	r2, [r3, #0]
 8011ae0:	e008      	b.n	8011af4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8011b14 <prvInsertBlockIntoFreeList+0xb0>)
 8011ae4:	681a      	ldr	r2, [r3, #0]
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	601a      	str	r2, [r3, #0]
 8011aea:	e003      	b.n	8011af4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	681a      	ldr	r2, [r3, #0]
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011af4:	68fa      	ldr	r2, [r7, #12]
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	429a      	cmp	r2, r3
 8011afa:	d002      	beq.n	8011b02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	687a      	ldr	r2, [r7, #4]
 8011b00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011b02:	bf00      	nop
 8011b04:	3714      	adds	r7, #20
 8011b06:	46bd      	mov	sp, r7
 8011b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0c:	4770      	bx	lr
 8011b0e:	bf00      	nop
 8011b10:	2000624c 	.word	0x2000624c
 8011b14:	20006254 	.word	0x20006254

08011b18 <_ZN5PaketC1EP20__UART_HandleTypeDef>:
	YOKLAMA=0x03,
	DUR=0x04,
	YON=0x05
};

Paket::Paket(UART_HandleTypeDef* huart)
 8011b18:	b480      	push	{r7}
 8011b1a:	b083      	sub	sp, #12
 8011b1c:	af00      	add	r7, sp, #0
 8011b1e:	6078      	str	r0, [r7, #4]
 8011b20:	6039      	str	r1, [r7, #0]
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2200      	movs	r2, #0
 8011b26:	701a      	strb	r2, [r3, #0]
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	2200      	movs	r2, #0
 8011b2c:	705a      	strb	r2, [r3, #1]
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	2200      	movs	r2, #0
 8011b32:	709a      	strb	r2, [r3, #2]
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	2200      	movs	r2, #0
 8011b38:	70da      	strb	r2, [r3, #3]
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	711a      	strb	r2, [r3, #4]
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	2200      	movs	r2, #0
 8011b44:	715a      	strb	r2, [r3, #5]
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	2200      	movs	r2, #0
 8011b4a:	719a      	strb	r2, [r3, #6]
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	2200      	movs	r2, #0
 8011b50:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	2200      	movs	r2, #0
 8011b58:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	2200      	movs	r2, #0
 8011b60:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	2200      	movs	r2, #0
 8011b68:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	f04f 0200 	mov.w	r2, #0
 8011b72:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	f04f 0200 	mov.w	r2, #0
 8011b7c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	f04f 0200 	mov.w	r2, #0
 8011b86:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
{
	this->huart=huart;
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	683a      	ldr	r2, [r7, #0]
 8011b8e:	609a      	str	r2, [r3, #8]
}
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	4618      	mov	r0, r3
 8011b94:	370c      	adds	r7, #12
 8011b96:	46bd      	mov	sp, r7
 8011b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9c:	4770      	bx	lr

08011b9e <_ZN5PaketC1Ehhhh>:

Paket::Paket(uint8_t baslik1_u8, uint8_t baslik2_u8, uint8_t paketTipi_u8, uint8_t dataBoyutu_u8)
 8011b9e:	b480      	push	{r7}
 8011ba0:	b083      	sub	sp, #12
 8011ba2:	af00      	add	r7, sp, #0
 8011ba4:	6078      	str	r0, [r7, #4]
 8011ba6:	4608      	mov	r0, r1
 8011ba8:	4611      	mov	r1, r2
 8011baa:	461a      	mov	r2, r3
 8011bac:	4603      	mov	r3, r0
 8011bae:	70fb      	strb	r3, [r7, #3]
 8011bb0:	460b      	mov	r3, r1
 8011bb2:	70bb      	strb	r3, [r7, #2]
 8011bb4:	4613      	mov	r3, r2
 8011bb6:	707b      	strb	r3, [r7, #1]
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	2200      	movs	r2, #0
 8011bbc:	701a      	strb	r2, [r3, #0]
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	705a      	strb	r2, [r3, #1]
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	709a      	strb	r2, [r3, #2]
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	70da      	strb	r2, [r3, #3]
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	711a      	strb	r2, [r3, #4]
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	2200      	movs	r2, #0
 8011bda:	715a      	strb	r2, [r3, #5]
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	2200      	movs	r2, #0
 8011be0:	719a      	strb	r2, [r3, #6]
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	2200      	movs	r2, #0
 8011be6:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	2200      	movs	r2, #0
 8011bee:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	2200      	movs	r2, #0
 8011bf6:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f04f 0200 	mov.w	r2, #0
 8011c08:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	f04f 0200 	mov.w	r2, #0
 8011c12:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	f04f 0200 	mov.w	r2, #0
 8011c1c:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
{
	this->baslik1_u8=baslik1_u8;
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	78fa      	ldrb	r2, [r7, #3]
 8011c24:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
	this->baslik2_u8=baslik2_u8;
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	78ba      	ldrb	r2, [r7, #2]
 8011c2c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
	this->paketTipi_u8=paketTipi_u8;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	787a      	ldrb	r2, [r7, #1]
 8011c34:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
	this->dataBoyutu_u8=dataBoyutu_u8;
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	7c3a      	ldrb	r2, [r7, #16]
 8011c3c:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	4618      	mov	r0, r3
 8011c44:	370c      	adds	r7, #12
 8011c46:	46bd      	mov	sp, r7
 8011c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4c:	4770      	bx	lr

08011c4e <_ZN5Paket20PaketKesmeYapilandirEv>:

void Paket::PaketKesmeYapilandir()
{
 8011c4e:	b580      	push	{r7, lr}
 8011c50:	b082      	sub	sp, #8
 8011c52:	af00      	add	r7, sp, #0
 8011c54:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(huart, &ArayuzData,1);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	6898      	ldr	r0, [r3, #8]
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	3357      	adds	r3, #87	@ 0x57
 8011c5e:	2201      	movs	r2, #1
 8011c60:	4619      	mov	r1, r3
 8011c62:	f7f7 fc21 	bl	80094a8 <HAL_UART_Receive_DMA>
}
 8011c66:	bf00      	nop
 8011c68:	3708      	adds	r7, #8
 8011c6a:	46bd      	mov	sp, r7
 8011c6c:	bd80      	pop	{r7, pc}

08011c6e <_ZN5Paket15ImuPaketOlusturEffff>:

    gpspaket[16]=CRC8Hesaplama(gpspaket,4, 16);
}

void Paket::ImuPaketOlustur(float pitch,float roll,float heading,float sicaklik)
{
 8011c6e:	b580      	push	{r7, lr}
 8011c70:	b086      	sub	sp, #24
 8011c72:	af00      	add	r7, sp, #0
 8011c74:	6178      	str	r0, [r7, #20]
 8011c76:	ed87 0a04 	vstr	s0, [r7, #16]
 8011c7a:	edc7 0a03 	vstr	s1, [r7, #12]
 8011c7e:	ed87 1a02 	vstr	s2, [r7, #8]
 8011c82:	edc7 1a01 	vstr	s3, [r7, #4]
    imupaket[0] = baslik1_u8;
 8011c86:	697b      	ldr	r3, [r7, #20]
 8011c88:	f893 20f5 	ldrb.w	r2, [r3, #245]	@ 0xf5
 8011c8c:	697b      	ldr	r3, [r7, #20]
 8011c8e:	775a      	strb	r2, [r3, #29]
    imupaket[1] = baslik2_u8;
 8011c90:	697b      	ldr	r3, [r7, #20]
 8011c92:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
 8011c96:	697b      	ldr	r3, [r7, #20]
 8011c98:	779a      	strb	r2, [r3, #30]
    imupaket[2] = paketTipi_u8;
 8011c9a:	697b      	ldr	r3, [r7, #20]
 8011c9c:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8011ca0:	697b      	ldr	r3, [r7, #20]
 8011ca2:	77da      	strb	r2, [r3, #31]
    imupaket[3] = dataBoyutu_u8;
 8011ca4:	697b      	ldr	r3, [r7, #20]
 8011ca6:	f893 20f8 	ldrb.w	r2, [r3, #248]	@ 0xf8
 8011caa:	697b      	ldr	r3, [r7, #20]
 8011cac:	f883 2020 	strb.w	r2, [r3, #32]

    floatToBytes(&pitch, pitchBytes_u8);
 8011cb0:	697b      	ldr	r3, [r7, #20]
 8011cb2:	f103 02d1 	add.w	r2, r3, #209	@ 0xd1
 8011cb6:	f107 0310 	add.w	r3, r7, #16
 8011cba:	4619      	mov	r1, r3
 8011cbc:	6978      	ldr	r0, [r7, #20]
 8011cbe:	f000 fcb1 	bl	8012624 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&roll, rollBytes_u8);
 8011cc2:	697b      	ldr	r3, [r7, #20]
 8011cc4:	f103 02d5 	add.w	r2, r3, #213	@ 0xd5
 8011cc8:	f107 030c 	add.w	r3, r7, #12
 8011ccc:	4619      	mov	r1, r3
 8011cce:	6978      	ldr	r0, [r7, #20]
 8011cd0:	f000 fca8 	bl	8012624 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&heading, headingBytes_u8);
 8011cd4:	697b      	ldr	r3, [r7, #20]
 8011cd6:	f103 02d9 	add.w	r2, r3, #217	@ 0xd9
 8011cda:	f107 0308 	add.w	r3, r7, #8
 8011cde:	4619      	mov	r1, r3
 8011ce0:	6978      	ldr	r0, [r7, #20]
 8011ce2:	f000 fc9f 	bl	8012624 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&sicaklik, sicaklikBytes_u8);
 8011ce6:	697b      	ldr	r3, [r7, #20]
 8011ce8:	f103 02dd 	add.w	r2, r3, #221	@ 0xdd
 8011cec:	1d3b      	adds	r3, r7, #4
 8011cee:	4619      	mov	r1, r3
 8011cf0:	6978      	ldr	r0, [r7, #20]
 8011cf2:	f000 fc97 	bl	8012624 <_ZN5Paket12floatToBytesEPfPh>

    memcpy(imupaket + 4, pitchBytes_u8, 4);
 8011cf6:	697b      	ldr	r3, [r7, #20]
 8011cf8:	331d      	adds	r3, #29
 8011cfa:	3304      	adds	r3, #4
 8011cfc:	697a      	ldr	r2, [r7, #20]
 8011cfe:	32d1      	adds	r2, #209	@ 0xd1
 8011d00:	6812      	ldr	r2, [r2, #0]
 8011d02:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 8, rollBytes_u8, 4);
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	331d      	adds	r3, #29
 8011d08:	3308      	adds	r3, #8
 8011d0a:	697a      	ldr	r2, [r7, #20]
 8011d0c:	32d5      	adds	r2, #213	@ 0xd5
 8011d0e:	6812      	ldr	r2, [r2, #0]
 8011d10:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 12, headingBytes_u8, 4);
 8011d12:	697b      	ldr	r3, [r7, #20]
 8011d14:	331d      	adds	r3, #29
 8011d16:	330c      	adds	r3, #12
 8011d18:	697a      	ldr	r2, [r7, #20]
 8011d1a:	32d9      	adds	r2, #217	@ 0xd9
 8011d1c:	6812      	ldr	r2, [r2, #0]
 8011d1e:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 16, sicaklikBytes_u8, 4);
 8011d20:	697b      	ldr	r3, [r7, #20]
 8011d22:	331d      	adds	r3, #29
 8011d24:	3310      	adds	r3, #16
 8011d26:	697a      	ldr	r2, [r7, #20]
 8011d28:	32dd      	adds	r2, #221	@ 0xdd
 8011d2a:	6812      	ldr	r2, [r2, #0]
 8011d2c:	601a      	str	r2, [r3, #0]

    imupaket[20] = CRC8Hesaplama(imupaket, 4,20);
 8011d2e:	697b      	ldr	r3, [r7, #20]
 8011d30:	f103 011d 	add.w	r1, r3, #29
 8011d34:	2314      	movs	r3, #20
 8011d36:	2204      	movs	r2, #4
 8011d38:	6978      	ldr	r0, [r7, #20]
 8011d3a:	f000 fbdb 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	461a      	mov	r2, r3
 8011d42:	697b      	ldr	r3, [r7, #20]
 8011d44:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
}
 8011d48:	bf00      	nop
 8011d4a:	3718      	adds	r7, #24
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bd80      	pop	{r7, pc}

08011d50 <_ZN5Paket20VersiyonPaketOlusturEhhh>:

	sistempaket[12] = CRC8Hesaplama(sistempaket, 4,12);
}

void Paket::VersiyonPaketOlustur(uint8_t b,uint8_t o,uint8_t s)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b082      	sub	sp, #8
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
 8011d58:	4608      	mov	r0, r1
 8011d5a:	4611      	mov	r1, r2
 8011d5c:	461a      	mov	r2, r3
 8011d5e:	4603      	mov	r3, r0
 8011d60:	70fb      	strb	r3, [r7, #3]
 8011d62:	460b      	mov	r3, r1
 8011d64:	70bb      	strb	r3, [r7, #2]
 8011d66:	4613      	mov	r3, r2
 8011d68:	707b      	strb	r3, [r7, #1]
	versiyonpaket[0] = baslik1_u8;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	f893 20f5 	ldrb.w	r2, [r3, #245]	@ 0xf5
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	versiyonpaket[1] = baslik2_u8;
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	versiyonpaket[2] = paketTipi_u8;
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	versiyonpaket[3] = dataBoyutu_u8;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	f893 20f8 	ldrb.w	r2, [r3, #248]	@ 0xf8
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	versiyonpaket[4] = b;
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	78fa      	ldrb	r2, [r7, #3]
 8011d9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
	versiyonpaket[5] = o;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	78ba      	ldrb	r2, [r7, #2]
 8011da6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	versiyonpaket[6] = s;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	787a      	ldrb	r2, [r7, #1]
 8011dae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	versiyonpaket[7] = CRC8Hesaplama(versiyonpaket, 4,7);
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	f103 013f 	add.w	r1, r3, #63	@ 0x3f
 8011db8:	2307      	movs	r3, #7
 8011dba:	2204      	movs	r2, #4
 8011dbc:	6878      	ldr	r0, [r7, #4]
 8011dbe:	f000 fb99 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	461a      	mov	r2, r3
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
}
 8011dcc:	bf00      	nop
 8011dce:	3708      	adds	r7, #8
 8011dd0:	46bd      	mov	sp, r7
 8011dd2:	bd80      	pop	{r7, pc}

08011dd4 <_ZN5Paket19YoklamaPaketOlusturEv>:

void Paket::YoklamaPaketOlustur()
{
 8011dd4:	b580      	push	{r7, lr}
 8011dd6:	b082      	sub	sp, #8
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	6078      	str	r0, [r7, #4]
	yoklamapaket[0] = baslik1_u8;
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f893 20f5 	ldrb.w	r2, [r3, #245]	@ 0xf5
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
	yoklamapaket[1] = baslik2_u8;
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	yoklamapaket[2] = paketTipi_u8;
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
	yoklamapaket[3] = dataBoyutu_u8;
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	f893 20f8 	ldrb.w	r2, [r3, #248]	@ 0xf8
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
	yoklamapaket[4] = 0x01;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	2201      	movs	r2, #1
 8011e10:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	yoklamapaket[5] = 0x02;
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	2202      	movs	r2, #2
 8011e18:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
	yoklamapaket[6] = 0x03;
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	2203      	movs	r2, #3
 8011e20:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	yoklamapaket[7] = CRC8Hesaplama(yoklamapaket, 4,7);
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f103 0147 	add.w	r1, r3, #71	@ 0x47
 8011e2a:	2307      	movs	r3, #7
 8011e2c:	2204      	movs	r2, #4
 8011e2e:	6878      	ldr	r0, [r7, #4]
 8011e30:	f000 fb60 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8011e34:	4603      	mov	r3, r0
 8011e36:	461a      	mov	r2, r3
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
}
 8011e3e:	bf00      	nop
 8011e40:	3708      	adds	r7, #8
 8011e42:	46bd      	mov	sp, r7
 8011e44:	bd80      	pop	{r7, pc}

08011e46 <_ZN5Paket16RotaPaketOlusturEv>:

void Paket::RotaPaketOlustur()
{
 8011e46:	b580      	push	{r7, lr}
 8011e48:	b082      	sub	sp, #8
 8011e4a:	af00      	add	r7, sp, #0
 8011e4c:	6078      	str	r0, [r7, #4]
	rotapaket[0] = baslik1_u8;
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	f893 20f5 	ldrb.w	r2, [r3, #245]	@ 0xf5
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
	rotapaket[1] = baslik2_u8;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	rotapaket[2] = paketTipi_u8;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	rotapaket[3] = dataBoyutu_u8;
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	f893 20f8 	ldrb.w	r2, [r3, #248]	@ 0xf8
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	rotapaket[4] = 0x11;
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	2211      	movs	r2, #17
 8011e82:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	rotapaket[5] = 0x22;
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	2222      	movs	r2, #34	@ 0x22
 8011e8a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
	rotapaket[6] = 0x33;
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	2233      	movs	r2, #51	@ 0x33
 8011e92:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
	rotapaket[7] = CRC8Hesaplama(rotapaket, 4,7);
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f103 014f 	add.w	r1, r3, #79	@ 0x4f
 8011e9c:	2307      	movs	r3, #7
 8011e9e:	2204      	movs	r2, #4
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f000 fb27 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	461a      	mov	r2, r3
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
}
 8011eb0:	bf00      	nop
 8011eb2:	3708      	adds	r7, #8
 8011eb4:	46bd      	mov	sp, r7
 8011eb6:	bd80      	pop	{r7, pc}

08011eb8 <_ZN5Paket13imuPaketCagirEPh>:

void Paket::gpsPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, gpspaket, sizeof(gpspaket));}
void Paket::imuPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, imupaket, sizeof(imupaket));}
 8011eb8:	b580      	push	{r7, lr}
 8011eba:	b082      	sub	sp, #8
 8011ebc:	af00      	add	r7, sp, #0
 8011ebe:	6078      	str	r0, [r7, #4]
 8011ec0:	6039      	str	r1, [r7, #0]
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	331d      	adds	r3, #29
 8011ec6:	2215      	movs	r2, #21
 8011ec8:	4619      	mov	r1, r3
 8011eca:	6838      	ldr	r0, [r7, #0]
 8011ecc:	f003 fd35 	bl	801593a <memcpy>
 8011ed0:	bf00      	nop
 8011ed2:	3708      	adds	r7, #8
 8011ed4:	46bd      	mov	sp, r7
 8011ed6:	bd80      	pop	{r7, pc}

08011ed8 <_ZN5Paket18versiyonPaketCagirEPh>:
void Paket::sistemPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, sistempaket, sizeof(sistempaket));}
void Paket::versiyonPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, versiyonpaket, sizeof(versiyonpaket));}
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b082      	sub	sp, #8
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
 8011ee0:	6039      	str	r1, [r7, #0]
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	333f      	adds	r3, #63	@ 0x3f
 8011ee6:	2208      	movs	r2, #8
 8011ee8:	4619      	mov	r1, r3
 8011eea:	6838      	ldr	r0, [r7, #0]
 8011eec:	f003 fd25 	bl	801593a <memcpy>
 8011ef0:	bf00      	nop
 8011ef2:	3708      	adds	r7, #8
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}

08011ef8 <_ZN5Paket17yoklamaPaketCagirEPh>:
void Paket::yoklamaPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, yoklamapaket, sizeof(yoklamapaket));}
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b082      	sub	sp, #8
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	6039      	str	r1, [r7, #0]
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	3347      	adds	r3, #71	@ 0x47
 8011f06:	2208      	movs	r2, #8
 8011f08:	4619      	mov	r1, r3
 8011f0a:	6838      	ldr	r0, [r7, #0]
 8011f0c:	f003 fd15 	bl	801593a <memcpy>
 8011f10:	bf00      	nop
 8011f12:	3708      	adds	r7, #8
 8011f14:	46bd      	mov	sp, r7
 8011f16:	bd80      	pop	{r7, pc}

08011f18 <_ZN5Paket14rotaPaketCagirEPh>:
void Paket::rotaPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, rotapaket, sizeof(rotapaket));}
 8011f18:	b580      	push	{r7, lr}
 8011f1a:	b082      	sub	sp, #8
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
 8011f20:	6039      	str	r1, [r7, #0]
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	334f      	adds	r3, #79	@ 0x4f
 8011f26:	2208      	movs	r2, #8
 8011f28:	4619      	mov	r1, r3
 8011f2a:	6838      	ldr	r0, [r7, #0]
 8011f2c:	f003 fd05 	bl	801593a <memcpy>
 8011f30:	bf00      	nop
 8011f32:	3708      	adds	r7, #8
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}

08011f38 <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv>:

void Paket::ArayuzDataAlveBayrakKaldir()
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b082      	sub	sp, #8
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	6078      	str	r0, [r7, #4]
	if (ArayuzData!=0xFF)
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8011f46:	2bff      	cmp	r3, #255	@ 0xff
 8011f48:	d01d      	beq.n	8011f86 <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv+0x4e>
	{
		ArayuzBuffer_u8[ArayuzIndex_u8] = ArayuzData;
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8011f50:	4619      	mov	r1, r3
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f893 2057 	ldrb.w	r2, [r3, #87]	@ 0x57
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	440b      	add	r3, r1
 8011f5c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		ArayuzIndex_u8 = (ArayuzIndex_u8 + 1) % sizeof(ArayuzBuffer_u8);
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8011f66:	3301      	adds	r3, #1
 8011f68:	4619      	mov	r1, r3
 8011f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8011fa4 <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv+0x6c>)
 8011f6c:	fba3 2301 	umull	r2, r3, r3, r1
 8011f70:	099a      	lsrs	r2, r3, #6
 8011f72:	4613      	mov	r3, r2
 8011f74:	011b      	lsls	r3, r3, #4
 8011f76:	1a9b      	subs	r3, r3, r2
 8011f78:	00db      	lsls	r3, r3, #3
 8011f7a:	1aca      	subs	r2, r1, r3
 8011f7c:	b2d2      	uxtb	r2, r2
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
 8011f84:	e002      	b.n	8011f8c <_ZN5Paket26ArayuzDataAlveBayrakKaldirEv+0x54>
	}
	else
	{
		PaketCozBayrak=true;
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2201      	movs	r2, #1
 8011f8a:	701a      	strb	r2, [r3, #0]
	}
	 HAL_UART_Receive_DMA(huart, &ArayuzData, 1);
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	6898      	ldr	r0, [r3, #8]
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	3357      	adds	r3, #87	@ 0x57
 8011f94:	2201      	movs	r2, #1
 8011f96:	4619      	mov	r1, r3
 8011f98:	f7f7 fa86 	bl	80094a8 <HAL_UART_Receive_DMA>
}
 8011f9c:	bf00      	nop
 8011f9e:	3708      	adds	r7, #8
 8011fa0:	46bd      	mov	sp, r7
 8011fa2:	bd80      	pop	{r7, pc}
 8011fa4:	88888889 	.word	0x88888889

08011fa8 <_ZN5Paket8PaketCozEv>:

void Paket::PaketCoz()
{
 8011fa8:	b590      	push	{r4, r7, lr}
 8011faa:	b085      	sub	sp, #20
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
    Durumlar Durum = Baslik1Coz;
 8011fb0:	2300      	movs	r3, #0
 8011fb2:	73fb      	strb	r3, [r7, #15]
    Paketler Paket = VERSIYON;
 8011fb4:	2302      	movs	r3, #2
 8011fb6:	73bb      	strb	r3, [r7, #14]
    bool islem = true;
 8011fb8:	2301      	movs	r3, #1
 8011fba:	737b      	strb	r3, [r7, #13]

    while (islem)
 8011fbc:	e28e      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>
    {
        switch (Durum)
 8011fbe:	7bfb      	ldrb	r3, [r7, #15]
 8011fc0:	2b04      	cmp	r3, #4
 8011fc2:	f200 828b 	bhi.w	80124dc <_ZN5Paket8PaketCozEv+0x534>
 8011fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8011fcc <_ZN5Paket8PaketCozEv+0x24>)
 8011fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fcc:	08011fe1 	.word	0x08011fe1
 8011fd0:	0801202b 	.word	0x0801202b
 8011fd4:	0801209b 	.word	0x0801209b
 8011fd8:	08012109 	.word	0x08012109
 8011fdc:	0801217d 	.word	0x0801217d
        {
            case Baslik1Coz:
            	if (ArayuzBuffer_u8[startIndex_u32] == 0x12 && ArayuzBuffer_u8[startIndex_u32] != 0)
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8011fe6:	687a      	ldr	r2, [r7, #4]
 8011fe8:	4413      	add	r3, r2
 8011fea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8011fee:	2b12      	cmp	r3, #18
 8011ff0:	d10a      	bne.n	8012008 <_ZN5Paket8PaketCozEv+0x60>
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8011ff8:	687a      	ldr	r2, [r7, #4]
 8011ffa:	4413      	add	r3, r2
 8011ffc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012000:	2b00      	cmp	r3, #0
 8012002:	d001      	beq.n	8012008 <_ZN5Paket8PaketCozEv+0x60>
                {
                    Durum = Baslik2Coz;
 8012004:	2301      	movs	r3, #1
 8012006:	73fb      	strb	r3, [r7, #15]
                }
                startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801200e:	1c59      	adds	r1, r3, #1
 8012010:	4bbf      	ldr	r3, [pc, #764]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012012:	fba3 2301 	umull	r2, r3, r3, r1
 8012016:	099a      	lsrs	r2, r3, #6
 8012018:	4613      	mov	r3, r2
 801201a:	011b      	lsls	r3, r3, #4
 801201c:	1a9b      	subs	r3, r3, r2
 801201e:	00db      	lsls	r3, r3, #3
 8012020:	1aca      	subs	r2, r1, r3
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                break;
 8012028:	e258      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>

            case Baslik2Coz:
                if (ArayuzBuffer_u8[startIndex_u32] == 0x34 && ArayuzBuffer_u8[startIndex_u32] != 0)
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012030:	687a      	ldr	r2, [r7, #4]
 8012032:	4413      	add	r3, r2
 8012034:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012038:	2b34      	cmp	r3, #52	@ 0x34
 801203a:	d11b      	bne.n	8012074 <_ZN5Paket8PaketCozEv+0xcc>
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012042:	687a      	ldr	r2, [r7, #4]
 8012044:	4413      	add	r3, r2
 8012046:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 801204a:	2b00      	cmp	r3, #0
 801204c:	d012      	beq.n	8012074 <_ZN5Paket8PaketCozEv+0xcc>
                {
                    Durum = PaketTuruSec;
 801204e:	2302      	movs	r3, #2
 8012050:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012058:	1c59      	adds	r1, r3, #1
 801205a:	4bad      	ldr	r3, [pc, #692]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 801205c:	fba3 2301 	umull	r2, r3, r3, r1
 8012060:	099a      	lsrs	r2, r3, #6
 8012062:	4613      	mov	r3, r2
 8012064:	011b      	lsls	r3, r3, #4
 8012066:	1a9b      	subs	r3, r3, r2
 8012068:	00db      	lsls	r3, r3, #3
 801206a:	1aca      	subs	r2, r1, r3
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                else
                {
                    Durum = Baslik1Coz;
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
                }
                break;
 8012072:	e233      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>
                    Durum = Baslik1Coz;
 8012074:	2300      	movs	r3, #0
 8012076:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801207e:	1c59      	adds	r1, r3, #1
 8012080:	4ba3      	ldr	r3, [pc, #652]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012082:	fba3 2301 	umull	r2, r3, r3, r1
 8012086:	099a      	lsrs	r2, r3, #6
 8012088:	4613      	mov	r3, r2
 801208a:	011b      	lsls	r3, r3, #4
 801208c:	1a9b      	subs	r3, r3, r2
 801208e:	00db      	lsls	r3, r3, #3
 8012090:	1aca      	subs	r2, r1, r3
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                break;
 8012098:	e220      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>

            case PaketTuruSec:
                if (ArayuzBuffer_u8[startIndex_u32] != 0)
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80120a0:	687a      	ldr	r2, [r7, #4]
 80120a2:	4413      	add	r3, r2
 80120a4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d01a      	beq.n	80120e2 <_ZN5Paket8PaketCozEv+0x13a>
                {
                    Paket = (Paketler)ArayuzBuffer_u8[startIndex_u32];
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80120b2:	687a      	ldr	r2, [r7, #4]
 80120b4:	4413      	add	r3, r2
 80120b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80120ba:	73bb      	strb	r3, [r7, #14]
                    Durum = DataBoyutuAl;
 80120bc:	2303      	movs	r3, #3
 80120be:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80120c6:	1c59      	adds	r1, r3, #1
 80120c8:	4b91      	ldr	r3, [pc, #580]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 80120ca:	fba3 2301 	umull	r2, r3, r3, r1
 80120ce:	099a      	lsrs	r2, r3, #6
 80120d0:	4613      	mov	r3, r2
 80120d2:	011b      	lsls	r3, r3, #4
 80120d4:	1a9b      	subs	r3, r3, r2
 80120d6:	00db      	lsls	r3, r3, #3
 80120d8:	1aca      	subs	r2, r1, r3
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                else
                {
                    Durum = Baslik1Coz;
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
                }
                break;
 80120e0:	e1fc      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>
                    Durum = Baslik1Coz;
 80120e2:	2300      	movs	r3, #0
 80120e4:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80120ec:	1c59      	adds	r1, r3, #1
 80120ee:	4b88      	ldr	r3, [pc, #544]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 80120f0:	fba3 2301 	umull	r2, r3, r3, r1
 80120f4:	099a      	lsrs	r2, r3, #6
 80120f6:	4613      	mov	r3, r2
 80120f8:	011b      	lsls	r3, r3, #4
 80120fa:	1a9b      	subs	r3, r3, r2
 80120fc:	00db      	lsls	r3, r3, #3
 80120fe:	1aca      	subs	r2, r1, r3
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                break;
 8012106:	e1e9      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>

            case DataBoyutuAl:
                if (ArayuzBuffer_u8[startIndex_u32] != 0)
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801210e:	687a      	ldr	r2, [r7, #4]
 8012110:	4413      	add	r3, r2
 8012112:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012116:	2b00      	cmp	r3, #0
 8012118:	d01d      	beq.n	8012156 <_ZN5Paket8PaketCozEv+0x1ae>
                {
                    dataLength_s16 = ArayuzBuffer_u8[startIndex_u32];
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012120:	687a      	ldr	r2, [r7, #4]
 8012122:	4413      	add	r3, r2
 8012124:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012128:	b21a      	sxth	r2, r3
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
                    Durum = DataOku;
 8012130:	2304      	movs	r3, #4
 8012132:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801213a:	1c59      	adds	r1, r3, #1
 801213c:	4b74      	ldr	r3, [pc, #464]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 801213e:	fba3 2301 	umull	r2, r3, r3, r1
 8012142:	099a      	lsrs	r2, r3, #6
 8012144:	4613      	mov	r3, r2
 8012146:	011b      	lsls	r3, r3, #4
 8012148:	1a9b      	subs	r3, r3, r2
 801214a:	00db      	lsls	r3, r3, #3
 801214c:	1aca      	subs	r2, r1, r3
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                else
                {
                    Durum = Baslik1Coz;
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
                }
                break;
 8012154:	e1c2      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>
                    Durum = Baslik1Coz;
 8012156:	2300      	movs	r3, #0
 8012158:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012160:	1c59      	adds	r1, r3, #1
 8012162:	4b6b      	ldr	r3, [pc, #428]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012164:	fba3 2301 	umull	r2, r3, r3, r1
 8012168:	099a      	lsrs	r2, r3, #6
 801216a:	4613      	mov	r3, r2
 801216c:	011b      	lsls	r3, r3, #4
 801216e:	1a9b      	subs	r3, r3, r2
 8012170:	00db      	lsls	r3, r3, #3
 8012172:	1aca      	subs	r2, r1, r3
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                break;
 801217a:	e1af      	b.n	80124dc <_ZN5Paket8PaketCozEv+0x534>

            case DataOku:
                if (Paket == ROTA && dataLength_s16 == 9)
 801217c:	7bbb      	ldrb	r3, [r7, #14]
 801217e:	2b01      	cmp	r3, #1
 8012180:	d17a      	bne.n	8012278 <_ZN5Paket8PaketCozEv+0x2d0>
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	@ 0xfa
 8012188:	2b09      	cmp	r3, #9
 801218a:	d175      	bne.n	8012278 <_ZN5Paket8PaketCozEv+0x2d0>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 8) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 8))
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012192:	f103 0108 	add.w	r1, r3, #8
 8012196:	4b5e      	ldr	r3, [pc, #376]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012198:	fba3 2301 	umull	r2, r3, r3, r1
 801219c:	099a      	lsrs	r2, r3, #6
 801219e:	4613      	mov	r3, r2
 80121a0:	011b      	lsls	r3, r3, #4
 80121a2:	1a9b      	subs	r3, r3, r2
 80121a4:	00db      	lsls	r3, r3, #3
 80121a6:	1aca      	subs	r2, r1, r3
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	4413      	add	r3, r2
 80121ac:	f893 4058 	ldrb.w	r4, [r3, #88]	@ 0x58
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80121bc:	b2da      	uxtb	r2, r3
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80121c4:	b2db      	uxtb	r3, r3
 80121c6:	3308      	adds	r3, #8
 80121c8:	b2db      	uxtb	r3, r3
 80121ca:	6878      	ldr	r0, [r7, #4]
 80121cc:	f000 f992 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 80121d0:	4603      	mov	r3, r0
 80121d2:	429c      	cmp	r4, r3
 80121d4:	bf0c      	ite	eq
 80121d6:	2301      	moveq	r3, #1
 80121d8:	2300      	movne	r3, #0
 80121da:	b2db      	uxtb	r3, r3
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d033      	beq.n	8012248 <_ZN5Paket8PaketCozEv+0x2a0>
                	{
                		if(GidilecekNoktaBayrak==false)
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	78db      	ldrb	r3, [r3, #3]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d129      	bne.n	801223c <_ZN5Paket8PaketCozEv+0x294>
                		{
                			ArayuzEnlem_f = bytesToFloat(ArayuzBuffer_u8, startIndex_u32);
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80121f4:	461a      	mov	r2, r3
 80121f6:	6878      	ldr	r0, [r7, #4]
 80121f8:	f000 f9ba 	bl	8012570 <_ZN5Paket12bytesToFloatEPhl>
 80121fc:	eef0 7a40 	vmov.f32	s15, s0
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	edc3 7a42 	vstr	s15, [r3, #264]	@ 0x108
                			ArayuzBoylam_f = bytesToFloat(ArayuzBuffer_u8, (startIndex_u32 + 4) % sizeof(ArayuzBuffer_u8));
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012212:	1d19      	adds	r1, r3, #4
 8012214:	4b3e      	ldr	r3, [pc, #248]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012216:	fba3 2301 	umull	r2, r3, r3, r1
 801221a:	099a      	lsrs	r2, r3, #6
 801221c:	4613      	mov	r3, r2
 801221e:	011b      	lsls	r3, r3, #4
 8012220:	1a9b      	subs	r3, r3, r2
 8012222:	00db      	lsls	r3, r3, #3
 8012224:	1aca      	subs	r2, r1, r3
 8012226:	4613      	mov	r3, r2
 8012228:	461a      	mov	r2, r3
 801222a:	4601      	mov	r1, r0
 801222c:	6878      	ldr	r0, [r7, #4]
 801222e:	f000 f99f 	bl	8012570 <_ZN5Paket12bytesToFloatEPhl>
 8012232:	eef0 7a40 	vmov.f32	s15, s0
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	edc3 7a43 	vstr	s15, [r3, #268]	@ 0x10c
                		}
                		GidilecekNoktaBayrak = true;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2201      	movs	r2, #1
 8012240:	70da      	strb	r2, [r3, #3]
                		RotaGeldiBayrak=true;
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	2201      	movs	r2, #1
 8012246:	715a      	strb	r2, [r3, #5]
                	}

                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801224e:	687a      	ldr	r2, [r7, #4]
 8012250:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	@ 0xfa
 8012254:	1899      	adds	r1, r3, r2
 8012256:	4b2e      	ldr	r3, [pc, #184]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012258:	fba3 2301 	umull	r2, r3, r3, r1
 801225c:	099a      	lsrs	r2, r3, #6
 801225e:	4613      	mov	r3, r2
 8012260:	011b      	lsls	r3, r3, #4
 8012262:	1a9b      	subs	r3, r3, r2
 8012264:	00db      	lsls	r3, r3, #3
 8012266:	1aca      	subs	r2, r1, r3
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                    Durum = Baslik1Coz;
 801226e:	2300      	movs	r3, #0
 8012270:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8012272:	2300      	movs	r3, #0
 8012274:	737b      	strb	r3, [r7, #13]
 8012276:	e130      	b.n	80124da <_ZN5Paket8PaketCozEv+0x532>
                }
                else if (Paket == VERSIYON && dataLength_s16 == 4)
 8012278:	7bbb      	ldrb	r3, [r7, #14]
 801227a:	2b02      	cmp	r3, #2
 801227c:	d14a      	bne.n	8012314 <_ZN5Paket8PaketCozEv+0x36c>
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	@ 0xfa
 8012284:	2b04      	cmp	r3, #4
 8012286:	d145      	bne.n	8012314 <_ZN5Paket8PaketCozEv+0x36c>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801228e:	1cd9      	adds	r1, r3, #3
 8012290:	4b1f      	ldr	r3, [pc, #124]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 8012292:	fba3 2301 	umull	r2, r3, r3, r1
 8012296:	099a      	lsrs	r2, r3, #6
 8012298:	4613      	mov	r3, r2
 801229a:	011b      	lsls	r3, r3, #4
 801229c:	1a9b      	subs	r3, r3, r2
 801229e:	00db      	lsls	r3, r3, #3
 80122a0:	1aca      	subs	r2, r1, r3
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	4413      	add	r3, r2
 80122a6:	f893 4058 	ldrb.w	r4, [r3, #88]	@ 0x58
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80122b6:	b2da      	uxtb	r2, r3
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80122be:	b2db      	uxtb	r3, r3
 80122c0:	3303      	adds	r3, #3
 80122c2:	b2db      	uxtb	r3, r3
 80122c4:	6878      	ldr	r0, [r7, #4]
 80122c6:	f000 f915 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 80122ca:	4603      	mov	r3, r0
 80122cc:	429c      	cmp	r4, r3
 80122ce:	bf0c      	ite	eq
 80122d0:	2301      	moveq	r3, #1
 80122d2:	2300      	movne	r3, #0
 80122d4:	b2db      	uxtb	r3, r3
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d002      	beq.n	80122e0 <_ZN5Paket8PaketCozEv+0x338>
                	{
                		VersiyonPaketBayrak=true;
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	2201      	movs	r2, #1
 80122de:	705a      	strb	r2, [r3, #1]
                	}

                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80122e6:	687a      	ldr	r2, [r7, #4]
 80122e8:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	@ 0xfa
 80122ec:	1899      	adds	r1, r3, r2
 80122ee:	4b08      	ldr	r3, [pc, #32]	@ (8012310 <_ZN5Paket8PaketCozEv+0x368>)
 80122f0:	fba3 2301 	umull	r2, r3, r3, r1
 80122f4:	099a      	lsrs	r2, r3, #6
 80122f6:	4613      	mov	r3, r2
 80122f8:	011b      	lsls	r3, r3, #4
 80122fa:	1a9b      	subs	r3, r3, r2
 80122fc:	00db      	lsls	r3, r3, #3
 80122fe:	1aca      	subs	r2, r1, r3
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                    Durum = Baslik1Coz;
 8012306:	2300      	movs	r3, #0
 8012308:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 801230a:	2300      	movs	r3, #0
 801230c:	737b      	strb	r3, [r7, #13]
 801230e:	e0e4      	b.n	80124da <_ZN5Paket8PaketCozEv+0x532>
 8012310:	88888889 	.word	0x88888889
                }
                else if (Paket == YOKLAMA && dataLength_s16 == 4)
 8012314:	7bbb      	ldrb	r3, [r7, #14]
 8012316:	2b03      	cmp	r3, #3
 8012318:	d14b      	bne.n	80123b2 <_ZN5Paket8PaketCozEv+0x40a>
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	@ 0xfa
 8012320:	2b04      	cmp	r3, #4
 8012322:	d146      	bne.n	80123b2 <_ZN5Paket8PaketCozEv+0x40a>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801232a:	1cd9      	adds	r1, r3, #3
 801232c:	4b70      	ldr	r3, [pc, #448]	@ (80124f0 <_ZN5Paket8PaketCozEv+0x548>)
 801232e:	fba3 2301 	umull	r2, r3, r3, r1
 8012332:	099a      	lsrs	r2, r3, #6
 8012334:	4613      	mov	r3, r2
 8012336:	011b      	lsls	r3, r3, #4
 8012338:	1a9b      	subs	r3, r3, r2
 801233a:	00db      	lsls	r3, r3, #3
 801233c:	1aca      	subs	r2, r1, r3
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	4413      	add	r3, r2
 8012342:	f893 4058 	ldrb.w	r4, [r3, #88]	@ 0x58
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012352:	b2da      	uxtb	r2, r3
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 801235a:	b2db      	uxtb	r3, r3
 801235c:	3303      	adds	r3, #3
 801235e:	b2db      	uxtb	r3, r3
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f000 f8c7 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8012366:	4603      	mov	r3, r0
 8012368:	429c      	cmp	r4, r3
 801236a:	bf0c      	ite	eq
 801236c:	2301      	moveq	r3, #1
 801236e:	2300      	movne	r3, #0
 8012370:	b2db      	uxtb	r3, r3
 8012372:	2b00      	cmp	r3, #0
 8012374:	d005      	beq.n	8012382 <_ZN5Paket8PaketCozEv+0x3da>
                	{
                		YoklamaFlag=true;
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	2201      	movs	r2, #1
 801237a:	709a      	strb	r2, [r3, #2]
                		YoklamaPaketFlag=true;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	2201      	movs	r2, #1
 8012380:	711a      	strb	r2, [r3, #4]
                	}


                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012388:	687a      	ldr	r2, [r7, #4]
 801238a:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	@ 0xfa
 801238e:	1899      	adds	r1, r3, r2
 8012390:	4b57      	ldr	r3, [pc, #348]	@ (80124f0 <_ZN5Paket8PaketCozEv+0x548>)
 8012392:	fba3 2301 	umull	r2, r3, r3, r1
 8012396:	099a      	lsrs	r2, r3, #6
 8012398:	4613      	mov	r3, r2
 801239a:	011b      	lsls	r3, r3, #4
 801239c:	1a9b      	subs	r3, r3, r2
 801239e:	00db      	lsls	r3, r3, #3
 80123a0:	1aca      	subs	r2, r1, r3
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                    Durum = Baslik1Coz;
 80123a8:	2300      	movs	r3, #0
 80123aa:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 80123ac:	2300      	movs	r3, #0
 80123ae:	737b      	strb	r3, [r7, #13]
 80123b0:	e093      	b.n	80124da <_ZN5Paket8PaketCozEv+0x532>
                }
                else if(Paket == DUR && dataLength_s16==4)
 80123b2:	7bbb      	ldrb	r3, [r7, #14]
 80123b4:	2b04      	cmp	r3, #4
 80123b6:	d148      	bne.n	801244a <_ZN5Paket8PaketCozEv+0x4a2>
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	@ 0xfa
 80123be:	2b04      	cmp	r3, #4
 80123c0:	d143      	bne.n	801244a <_ZN5Paket8PaketCozEv+0x4a2>
                {
                	if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80123c8:	1cd9      	adds	r1, r3, #3
 80123ca:	4b49      	ldr	r3, [pc, #292]	@ (80124f0 <_ZN5Paket8PaketCozEv+0x548>)
 80123cc:	fba3 2301 	umull	r2, r3, r3, r1
 80123d0:	099a      	lsrs	r2, r3, #6
 80123d2:	4613      	mov	r3, r2
 80123d4:	011b      	lsls	r3, r3, #4
 80123d6:	1a9b      	subs	r3, r3, r2
 80123d8:	00db      	lsls	r3, r3, #3
 80123da:	1aca      	subs	r2, r1, r3
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	4413      	add	r3, r2
 80123e0:	f893 4058 	ldrb.w	r4, [r3, #88]	@ 0x58
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80123f0:	b2da      	uxtb	r2, r3
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80123f8:	b2db      	uxtb	r3, r3
 80123fa:	3303      	adds	r3, #3
 80123fc:	b2db      	uxtb	r3, r3
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f000 f878 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8012404:	4603      	mov	r3, r0
 8012406:	429c      	cmp	r4, r3
 8012408:	bf0c      	ite	eq
 801240a:	2301      	moveq	r3, #1
 801240c:	2300      	movne	r3, #0
 801240e:	b2db      	uxtb	r3, r3
 8012410:	2b00      	cmp	r3, #0
 8012412:	d002      	beq.n	801241a <_ZN5Paket8PaketCozEv+0x472>
                	{
                		arabaDurBayrak=true;
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	2201      	movs	r2, #1
 8012418:	719a      	strb	r2, [r3, #6]
                	}

                	startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012420:	687a      	ldr	r2, [r7, #4]
 8012422:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	@ 0xfa
 8012426:	1899      	adds	r1, r3, r2
 8012428:	4b31      	ldr	r3, [pc, #196]	@ (80124f0 <_ZN5Paket8PaketCozEv+0x548>)
 801242a:	fba3 2301 	umull	r2, r3, r3, r1
 801242e:	099a      	lsrs	r2, r3, #6
 8012430:	4613      	mov	r3, r2
 8012432:	011b      	lsls	r3, r3, #4
 8012434:	1a9b      	subs	r3, r3, r2
 8012436:	00db      	lsls	r3, r3, #3
 8012438:	1aca      	subs	r2, r1, r3
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
                	Durum = Baslik1Coz;
 8012440:	2300      	movs	r3, #0
 8012442:	73fb      	strb	r3, [r7, #15]
                	islem = false;
 8012444:	2300      	movs	r3, #0
 8012446:	737b      	strb	r3, [r7, #13]
 8012448:	e047      	b.n	80124da <_ZN5Paket8PaketCozEv+0x532>
                }
                else if(Paket == YON && dataLength_s16==4)
 801244a:	7bbb      	ldrb	r3, [r7, #14]
 801244c:	2b05      	cmp	r3, #5
 801244e:	d13f      	bne.n	80124d0 <_ZN5Paket8PaketCozEv+0x528>
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f9b3 30fa 	ldrsh.w	r3, [r3, #250]	@ 0xfa
 8012456:	2b04      	cmp	r3, #4
 8012458:	d13a      	bne.n	80124d0 <_ZN5Paket8PaketCozEv+0x528>
				{
					if (ArayuzBuffer_u8[(startIndex_u32 + 3) % sizeof(ArayuzBuffer_u8)] == CRC8Hesaplama(ArayuzBuffer_u8,startIndex_u32,startIndex_u32 + 3))
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012460:	1cd9      	adds	r1, r3, #3
 8012462:	4b23      	ldr	r3, [pc, #140]	@ (80124f0 <_ZN5Paket8PaketCozEv+0x548>)
 8012464:	fba3 2301 	umull	r2, r3, r3, r1
 8012468:	099a      	lsrs	r2, r3, #6
 801246a:	4613      	mov	r3, r2
 801246c:	011b      	lsls	r3, r3, #4
 801246e:	1a9b      	subs	r3, r3, r2
 8012470:	00db      	lsls	r3, r3, #3
 8012472:	1aca      	subs	r2, r1, r3
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	4413      	add	r3, r2
 8012478:	f893 4058 	ldrb.w	r4, [r3, #88]	@ 0x58
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012488:	b2da      	uxtb	r2, r3
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8012490:	b2db      	uxtb	r3, r3
 8012492:	3303      	adds	r3, #3
 8012494:	b2db      	uxtb	r3, r3
 8012496:	6878      	ldr	r0, [r7, #4]
 8012498:	f000 f82c 	bl	80124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>
 801249c:	4603      	mov	r3, r0
 801249e:	429c      	cmp	r4, r3
					{

					}

					startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80124a6:	687a      	ldr	r2, [r7, #4]
 80124a8:	f9b2 20fa 	ldrsh.w	r2, [r2, #250]	@ 0xfa
 80124ac:	1899      	adds	r1, r3, r2
 80124ae:	4b10      	ldr	r3, [pc, #64]	@ (80124f0 <_ZN5Paket8PaketCozEv+0x548>)
 80124b0:	fba3 2301 	umull	r2, r3, r3, r1
 80124b4:	099a      	lsrs	r2, r3, #6
 80124b6:	4613      	mov	r3, r2
 80124b8:	011b      	lsls	r3, r3, #4
 80124ba:	1a9b      	subs	r3, r3, r2
 80124bc:	00db      	lsls	r3, r3, #3
 80124be:	1aca      	subs	r2, r1, r3
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
					Durum = Baslik1Coz;
 80124c6:	2300      	movs	r3, #0
 80124c8:	73fb      	strb	r3, [r7, #15]
					islem = false;
 80124ca:	2300      	movs	r3, #0
 80124cc:	737b      	strb	r3, [r7, #13]
 80124ce:	e004      	b.n	80124da <_ZN5Paket8PaketCozEv+0x532>
				}
                else
                {
                    Durum = Baslik1Coz;
 80124d0:	2300      	movs	r3, #0
 80124d2:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 80124d4:	2300      	movs	r3, #0
 80124d6:	737b      	strb	r3, [r7, #13]
                }
                break;
 80124d8:	e7ff      	b.n	80124da <_ZN5Paket8PaketCozEv+0x532>
 80124da:	bf00      	nop
    while (islem)
 80124dc:	7b7b      	ldrb	r3, [r7, #13]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	f47f ad6d 	bne.w	8011fbe <_ZN5Paket8PaketCozEv+0x16>
        }
    }
}
 80124e4:	bf00      	nop
 80124e6:	bf00      	nop
 80124e8:	3714      	adds	r7, #20
 80124ea:	46bd      	mov	sp, r7
 80124ec:	bd90      	pop	{r4, r7, pc}
 80124ee:	bf00      	nop
 80124f0:	88888889 	.word	0x88888889

080124f4 <_ZN5Paket13CRC8HesaplamaEPhhh>:

float *Paket::ArayuzLatAl(){return &ArayuzEnlem_f;}
float *Paket::ArayuzLonAl(){return &ArayuzBoylam_f;}

uint8_t Paket::CRC8Hesaplama(uint8_t *data, uint8_t baslangic ,uint8_t bitis)
{
 80124f4:	b480      	push	{r7}
 80124f6:	b087      	sub	sp, #28
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	60f8      	str	r0, [r7, #12]
 80124fc:	60b9      	str	r1, [r7, #8]
 80124fe:	4611      	mov	r1, r2
 8012500:	461a      	mov	r2, r3
 8012502:	460b      	mov	r3, r1
 8012504:	71fb      	strb	r3, [r7, #7]
 8012506:	4613      	mov	r3, r2
 8012508:	71bb      	strb	r3, [r7, #6]
    uint8_t crc = 0x00;
 801250a:	2300      	movs	r3, #0
 801250c:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = baslangic; i < bitis; i++)
 801250e:	79fb      	ldrb	r3, [r7, #7]
 8012510:	75bb      	strb	r3, [r7, #22]
 8012512:	e022      	b.n	801255a <_ZN5Paket13CRC8HesaplamaEPhhh+0x66>
    {
        crc ^= data[i]; // CRC deerini, dizinin bir sonraki byte ile XOR
 8012514:	7dbb      	ldrb	r3, [r7, #22]
 8012516:	68ba      	ldr	r2, [r7, #8]
 8012518:	4413      	add	r3, r2
 801251a:	781a      	ldrb	r2, [r3, #0]
 801251c:	7dfb      	ldrb	r3, [r7, #23]
 801251e:	4053      	eors	r3, r2
 8012520:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte iin dng
 8012522:	2300      	movs	r3, #0
 8012524:	757b      	strb	r3, [r7, #21]
 8012526:	e012      	b.n	801254e <_ZN5Paket13CRC8HesaplamaEPhhh+0x5a>
        {
            if (crc & 0x80)//CRC deerinin en soldaki biti 1 mi
 8012528:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801252c:	2b00      	cmp	r3, #0
 801252e:	da08      	bge.n	8012542 <_ZN5Paket13CRC8HesaplamaEPhhh+0x4e>
            {
                crc = (crc << 1) ^ 0X07; //En yksek bit birse CRC deerini bir bit sola kaydr ve XOR ilemi yap
 8012530:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012534:	005b      	lsls	r3, r3, #1
 8012536:	b25b      	sxtb	r3, r3
 8012538:	f083 0307 	eor.w	r3, r3, #7
 801253c:	b25b      	sxtb	r3, r3
 801253e:	75fb      	strb	r3, [r7, #23]
 8012540:	e002      	b.n	8012548 <_ZN5Paket13CRC8HesaplamaEPhhh+0x54>
            }
            else
            {
                crc <<= 1; //En yksek bit sfrsa CRC deerini bir bit sola kaydr
 8012542:	7dfb      	ldrb	r3, [r7, #23]
 8012544:	005b      	lsls	r3, r3, #1
 8012546:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte iin dng
 8012548:	7d7b      	ldrb	r3, [r7, #21]
 801254a:	3301      	adds	r3, #1
 801254c:	757b      	strb	r3, [r7, #21]
 801254e:	7d7b      	ldrb	r3, [r7, #21]
 8012550:	2b07      	cmp	r3, #7
 8012552:	d9e9      	bls.n	8012528 <_ZN5Paket13CRC8HesaplamaEPhhh+0x34>
    for (uint8_t i = baslangic; i < bitis; i++)
 8012554:	7dbb      	ldrb	r3, [r7, #22]
 8012556:	3301      	adds	r3, #1
 8012558:	75bb      	strb	r3, [r7, #22]
 801255a:	7dba      	ldrb	r2, [r7, #22]
 801255c:	79bb      	ldrb	r3, [r7, #6]
 801255e:	429a      	cmp	r2, r3
 8012560:	d3d8      	bcc.n	8012514 <_ZN5Paket13CRC8HesaplamaEPhhh+0x20>
            }
        }
    }
    return crc;
 8012562:	7dfb      	ldrb	r3, [r7, #23]
}
 8012564:	4618      	mov	r0, r3
 8012566:	371c      	adds	r7, #28
 8012568:	46bd      	mov	sp, r7
 801256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256e:	4770      	bx	lr

08012570 <_ZN5Paket12bytesToFloatEPhl>:

float Paket::bytesToFloat(uint8_t* buffer_u8, int32_t startIndex_s32)
{
 8012570:	b480      	push	{r7}
 8012572:	b087      	sub	sp, #28
 8012574:	af00      	add	r7, sp, #0
 8012576:	60f8      	str	r0, [r7, #12]
 8012578:	60b9      	str	r1, [r7, #8]
 801257a:	607a      	str	r2, [r7, #4]
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)% sizeof(ArayuzBuffer_u8)] << 24) |
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	3303      	adds	r3, #3
 8012580:	4619      	mov	r1, r3
 8012582:	4b27      	ldr	r3, [pc, #156]	@ (8012620 <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 8012584:	fba3 2301 	umull	r2, r3, r3, r1
 8012588:	099a      	lsrs	r2, r3, #6
 801258a:	4613      	mov	r3, r2
 801258c:	011b      	lsls	r3, r3, #4
 801258e:	1a9b      	subs	r3, r3, r2
 8012590:	00db      	lsls	r3, r3, #3
 8012592:	1aca      	subs	r2, r1, r3
 8012594:	68bb      	ldr	r3, [r7, #8]
 8012596:	4413      	add	r3, r2
 8012598:	781b      	ldrb	r3, [r3, #0]
 801259a:	0618      	lsls	r0, r3, #24
    					(buffer_u8[(startIndex_s32 + 2) % sizeof(ArayuzBuffer_u8)] << 16) |
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	3302      	adds	r3, #2
 80125a0:	4619      	mov	r1, r3
 80125a2:	4b1f      	ldr	r3, [pc, #124]	@ (8012620 <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 80125a4:	fba3 2301 	umull	r2, r3, r3, r1
 80125a8:	099a      	lsrs	r2, r3, #6
 80125aa:	4613      	mov	r3, r2
 80125ac:	011b      	lsls	r3, r3, #4
 80125ae:	1a9b      	subs	r3, r3, r2
 80125b0:	00db      	lsls	r3, r3, #3
 80125b2:	1aca      	subs	r2, r1, r3
 80125b4:	68bb      	ldr	r3, [r7, #8]
 80125b6:	4413      	add	r3, r2
 80125b8:	781b      	ldrb	r3, [r3, #0]
 80125ba:	041b      	lsls	r3, r3, #16
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)% sizeof(ArayuzBuffer_u8)] << 24) |
 80125bc:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 1) % sizeof(ArayuzBuffer_u8)] << 8)  |
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	3301      	adds	r3, #1
 80125c2:	4619      	mov	r1, r3
 80125c4:	4b16      	ldr	r3, [pc, #88]	@ (8012620 <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 80125c6:	fba3 2301 	umull	r2, r3, r3, r1
 80125ca:	099a      	lsrs	r2, r3, #6
 80125cc:	4613      	mov	r3, r2
 80125ce:	011b      	lsls	r3, r3, #4
 80125d0:	1a9b      	subs	r3, r3, r2
 80125d2:	00db      	lsls	r3, r3, #3
 80125d4:	1aca      	subs	r2, r1, r3
 80125d6:	68bb      	ldr	r3, [r7, #8]
 80125d8:	4413      	add	r3, r2
 80125da:	781b      	ldrb	r3, [r3, #0]
 80125dc:	021b      	lsls	r3, r3, #8
    					(buffer_u8[(startIndex_s32 + 2) % sizeof(ArayuzBuffer_u8)] << 16) |
 80125de:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 0) % sizeof(ArayuzBuffer_u8)] << 0)  ;
 80125e0:	6879      	ldr	r1, [r7, #4]
 80125e2:	4b0f      	ldr	r3, [pc, #60]	@ (8012620 <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 80125e4:	fba3 2301 	umull	r2, r3, r3, r1
 80125e8:	099a      	lsrs	r2, r3, #6
 80125ea:	4613      	mov	r3, r2
 80125ec:	011b      	lsls	r3, r3, #4
 80125ee:	1a9b      	subs	r3, r3, r2
 80125f0:	00db      	lsls	r3, r3, #3
 80125f2:	1aca      	subs	r2, r1, r3
 80125f4:	68bb      	ldr	r3, [r7, #8]
 80125f6:	4413      	add	r3, r2
 80125f8:	781b      	ldrb	r3, [r3, #0]
						(buffer_u8[(startIndex_s32 + 1) % sizeof(ArayuzBuffer_u8)] << 8)  |
 80125fa:	4303      	orrs	r3, r0
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)% sizeof(ArayuzBuffer_u8)] << 24) |
 80125fc:	617b      	str	r3, [r7, #20]

    memcpy(&floatsonuc_f, &intBits_u32, sizeof(floatsonuc_f));
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8012604:	697a      	ldr	r2, [r7, #20]
 8012606:	601a      	str	r2, [r3, #0]
    return floatsonuc_f;
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 801260e:	ee07 3a90 	vmov	s15, r3
}
 8012612:	eeb0 0a67 	vmov.f32	s0, s15
 8012616:	371c      	adds	r7, #28
 8012618:	46bd      	mov	sp, r7
 801261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261e:	4770      	bx	lr
 8012620:	88888889 	.word	0x88888889

08012624 <_ZN5Paket12floatToBytesEPfPh>:

void Paket::floatToBytes(float *Deger_f, uint8_t* bytes)
{
 8012624:	b480      	push	{r7}
 8012626:	b087      	sub	sp, #28
 8012628:	af00      	add	r7, sp, #0
 801262a:	60f8      	str	r0, [r7, #12]
 801262c:	60b9      	str	r1, [r7, #8]
 801262e:	607a      	str	r2, [r7, #4]
    uint8_t* p = (uint8_t*)Deger_f;
 8012630:	68bb      	ldr	r3, [r7, #8]
 8012632:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 4; i++)
 8012634:	2300      	movs	r3, #0
 8012636:	617b      	str	r3, [r7, #20]
 8012638:	e00a      	b.n	8012650 <_ZN5Paket12floatToBytesEPfPh+0x2c>
    {
        bytes[i] = p[i];
 801263a:	697b      	ldr	r3, [r7, #20]
 801263c:	693a      	ldr	r2, [r7, #16]
 801263e:	441a      	add	r2, r3
 8012640:	697b      	ldr	r3, [r7, #20]
 8012642:	6879      	ldr	r1, [r7, #4]
 8012644:	440b      	add	r3, r1
 8012646:	7812      	ldrb	r2, [r2, #0]
 8012648:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 801264a:	697b      	ldr	r3, [r7, #20]
 801264c:	3301      	adds	r3, #1
 801264e:	617b      	str	r3, [r7, #20]
 8012650:	697b      	ldr	r3, [r7, #20]
 8012652:	2b03      	cmp	r3, #3
 8012654:	ddf1      	ble.n	801263a <_ZN5Paket12floatToBytesEPfPh+0x16>
    }
}
 8012656:	bf00      	nop
 8012658:	bf00      	nop
 801265a:	371c      	adds	r7, #28
 801265c:	46bd      	mov	sp, r7
 801265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012662:	4770      	bx	lr

08012664 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8012664:	b580      	push	{r7, lr}
 8012666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8012668:	2201      	movs	r2, #1
 801266a:	490e      	ldr	r1, [pc, #56]	@ (80126a4 <MX_USB_HOST_Init+0x40>)
 801266c:	480e      	ldr	r0, [pc, #56]	@ (80126a8 <MX_USB_HOST_Init+0x44>)
 801266e:	f7fb f917 	bl	800d8a0 <USBH_Init>
 8012672:	4603      	mov	r3, r0
 8012674:	2b00      	cmp	r3, #0
 8012676:	d001      	beq.n	801267c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8012678:	f7ef ffa2 	bl	80025c0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801267c:	490b      	ldr	r1, [pc, #44]	@ (80126ac <MX_USB_HOST_Init+0x48>)
 801267e:	480a      	ldr	r0, [pc, #40]	@ (80126a8 <MX_USB_HOST_Init+0x44>)
 8012680:	f7fb f9e1 	bl	800da46 <USBH_RegisterClass>
 8012684:	4603      	mov	r3, r0
 8012686:	2b00      	cmp	r3, #0
 8012688:	d001      	beq.n	801268e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801268a:	f7ef ff99 	bl	80025c0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801268e:	4806      	ldr	r0, [pc, #24]	@ (80126a8 <MX_USB_HOST_Init+0x44>)
 8012690:	f7fb fa65 	bl	800db5e <USBH_Start>
 8012694:	4603      	mov	r3, r0
 8012696:	2b00      	cmp	r3, #0
 8012698:	d001      	beq.n	801269e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801269a:	f7ef ff91 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801269e:	bf00      	nop
 80126a0:	bd80      	pop	{r7, pc}
 80126a2:	bf00      	nop
 80126a4:	080126b1 	.word	0x080126b1
 80126a8:	2000626c 	.word	0x2000626c
 80126ac:	2000000c 	.word	0x2000000c

080126b0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80126b0:	b480      	push	{r7}
 80126b2:	b083      	sub	sp, #12
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	6078      	str	r0, [r7, #4]
 80126b8:	460b      	mov	r3, r1
 80126ba:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80126bc:	78fb      	ldrb	r3, [r7, #3]
 80126be:	3b01      	subs	r3, #1
 80126c0:	2b04      	cmp	r3, #4
 80126c2:	d819      	bhi.n	80126f8 <USBH_UserProcess+0x48>
 80126c4:	a201      	add	r2, pc, #4	@ (adr r2, 80126cc <USBH_UserProcess+0x1c>)
 80126c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126ca:	bf00      	nop
 80126cc:	080126f9 	.word	0x080126f9
 80126d0:	080126e9 	.word	0x080126e9
 80126d4:	080126f9 	.word	0x080126f9
 80126d8:	080126f1 	.word	0x080126f1
 80126dc:	080126e1 	.word	0x080126e1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80126e0:	4b09      	ldr	r3, [pc, #36]	@ (8012708 <USBH_UserProcess+0x58>)
 80126e2:	2203      	movs	r2, #3
 80126e4:	701a      	strb	r2, [r3, #0]
  break;
 80126e6:	e008      	b.n	80126fa <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80126e8:	4b07      	ldr	r3, [pc, #28]	@ (8012708 <USBH_UserProcess+0x58>)
 80126ea:	2202      	movs	r2, #2
 80126ec:	701a      	strb	r2, [r3, #0]
  break;
 80126ee:	e004      	b.n	80126fa <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80126f0:	4b05      	ldr	r3, [pc, #20]	@ (8012708 <USBH_UserProcess+0x58>)
 80126f2:	2201      	movs	r2, #1
 80126f4:	701a      	strb	r2, [r3, #0]
  break;
 80126f6:	e000      	b.n	80126fa <USBH_UserProcess+0x4a>

  default:
  break;
 80126f8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80126fa:	bf00      	nop
 80126fc:	370c      	adds	r7, #12
 80126fe:	46bd      	mov	sp, r7
 8012700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012704:	4770      	bx	lr
 8012706:	bf00      	nop
 8012708:	20006650 	.word	0x20006650

0801270c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b08a      	sub	sp, #40	@ 0x28
 8012710:	af00      	add	r7, sp, #0
 8012712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012714:	f107 0314 	add.w	r3, r7, #20
 8012718:	2200      	movs	r2, #0
 801271a:	601a      	str	r2, [r3, #0]
 801271c:	605a      	str	r2, [r3, #4]
 801271e:	609a      	str	r2, [r3, #8]
 8012720:	60da      	str	r2, [r3, #12]
 8012722:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801272c:	d147      	bne.n	80127be <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801272e:	2300      	movs	r3, #0
 8012730:	613b      	str	r3, [r7, #16]
 8012732:	4b25      	ldr	r3, [pc, #148]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 8012734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012736:	4a24      	ldr	r2, [pc, #144]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 8012738:	f043 0301 	orr.w	r3, r3, #1
 801273c:	6313      	str	r3, [r2, #48]	@ 0x30
 801273e:	4b22      	ldr	r3, [pc, #136]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 8012740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012742:	f003 0301 	and.w	r3, r3, #1
 8012746:	613b      	str	r3, [r7, #16]
 8012748:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 801274a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801274e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012750:	2300      	movs	r3, #0
 8012752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012754:	2300      	movs	r3, #0
 8012756:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8012758:	f107 0314 	add.w	r3, r7, #20
 801275c:	4619      	mov	r1, r3
 801275e:	481b      	ldr	r0, [pc, #108]	@ (80127cc <HAL_HCD_MspInit+0xc0>)
 8012760:	f7f1 f844 	bl	80037ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8012764:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8012768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801276a:	2302      	movs	r3, #2
 801276c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801276e:	2300      	movs	r3, #0
 8012770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012772:	2300      	movs	r3, #0
 8012774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012776:	230a      	movs	r3, #10
 8012778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801277a:	f107 0314 	add.w	r3, r7, #20
 801277e:	4619      	mov	r1, r3
 8012780:	4812      	ldr	r0, [pc, #72]	@ (80127cc <HAL_HCD_MspInit+0xc0>)
 8012782:	f7f1 f833 	bl	80037ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012786:	4b10      	ldr	r3, [pc, #64]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 8012788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801278a:	4a0f      	ldr	r2, [pc, #60]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 801278c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012790:	6353      	str	r3, [r2, #52]	@ 0x34
 8012792:	2300      	movs	r3, #0
 8012794:	60fb      	str	r3, [r7, #12]
 8012796:	4b0c      	ldr	r3, [pc, #48]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 8012798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801279a:	4a0b      	ldr	r2, [pc, #44]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 801279c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80127a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80127a2:	4b09      	ldr	r3, [pc, #36]	@ (80127c8 <HAL_HCD_MspInit+0xbc>)
 80127a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80127a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80127aa:	60fb      	str	r3, [r7, #12]
 80127ac:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80127ae:	2200      	movs	r2, #0
 80127b0:	2105      	movs	r1, #5
 80127b2:	2043      	movs	r0, #67	@ 0x43
 80127b4:	f7f0 fbee 	bl	8002f94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80127b8:	2043      	movs	r0, #67	@ 0x43
 80127ba:	f7f0 fc07 	bl	8002fcc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80127be:	bf00      	nop
 80127c0:	3728      	adds	r7, #40	@ 0x28
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bd80      	pop	{r7, pc}
 80127c6:	bf00      	nop
 80127c8:	40023800 	.word	0x40023800
 80127cc:	40020000 	.word	0x40020000

080127d0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b082      	sub	sp, #8
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80127de:	4618      	mov	r0, r3
 80127e0:	f7fb fdf5 	bl	800e3ce <USBH_LL_IncTimer>
}
 80127e4:	bf00      	nop
 80127e6:	3708      	adds	r7, #8
 80127e8:	46bd      	mov	sp, r7
 80127ea:	bd80      	pop	{r7, pc}

080127ec <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80127ec:	b580      	push	{r7, lr}
 80127ee:	b082      	sub	sp, #8
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80127fa:	4618      	mov	r0, r3
 80127fc:	f7fb fe35 	bl	800e46a <USBH_LL_Connect>
}
 8012800:	bf00      	nop
 8012802:	3708      	adds	r7, #8
 8012804:	46bd      	mov	sp, r7
 8012806:	bd80      	pop	{r7, pc}

08012808 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8012808:	b580      	push	{r7, lr}
 801280a:	b082      	sub	sp, #8
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8012816:	4618      	mov	r0, r3
 8012818:	f7fb fe42 	bl	800e4a0 <USBH_LL_Disconnect>
}
 801281c:	bf00      	nop
 801281e:	3708      	adds	r7, #8
 8012820:	46bd      	mov	sp, r7
 8012822:	bd80      	pop	{r7, pc}

08012824 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8012824:	b580      	push	{r7, lr}
 8012826:	b082      	sub	sp, #8
 8012828:	af00      	add	r7, sp, #0
 801282a:	6078      	str	r0, [r7, #4]
 801282c:	460b      	mov	r3, r1
 801282e:	70fb      	strb	r3, [r7, #3]
 8012830:	4613      	mov	r3, r2
 8012832:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801283a:	4618      	mov	r0, r3
 801283c:	f7fb fe96 	bl	800e56c <USBH_LL_NotifyURBChange>
#endif
}
 8012840:	bf00      	nop
 8012842:	3708      	adds	r7, #8
 8012844:	46bd      	mov	sp, r7
 8012846:	bd80      	pop	{r7, pc}

08012848 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8012848:	b580      	push	{r7, lr}
 801284a:	b082      	sub	sp, #8
 801284c:	af00      	add	r7, sp, #0
 801284e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8012856:	4618      	mov	r0, r3
 8012858:	f7fb fde3 	bl	800e422 <USBH_LL_PortEnabled>
}
 801285c:	bf00      	nop
 801285e:	3708      	adds	r7, #8
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}

08012864 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8012864:	b580      	push	{r7, lr}
 8012866:	b082      	sub	sp, #8
 8012868:	af00      	add	r7, sp, #0
 801286a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8012872:	4618      	mov	r0, r3
 8012874:	f7fb fde7 	bl	800e446 <USBH_LL_PortDisabled>
}
 8012878:	bf00      	nop
 801287a:	3708      	adds	r7, #8
 801287c:	46bd      	mov	sp, r7
 801287e:	bd80      	pop	{r7, pc}

08012880 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b082      	sub	sp, #8
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 801288e:	2b01      	cmp	r3, #1
 8012890:	d12a      	bne.n	80128e8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8012892:	4a18      	ldr	r2, [pc, #96]	@ (80128f4 <USBH_LL_Init+0x74>)
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	4a15      	ldr	r2, [pc, #84]	@ (80128f4 <USBH_LL_Init+0x74>)
 801289e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80128a2:	4b14      	ldr	r3, [pc, #80]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80128a8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80128aa:	4b12      	ldr	r3, [pc, #72]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128ac:	2208      	movs	r2, #8
 80128ae:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80128b0:	4b10      	ldr	r3, [pc, #64]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128b2:	2201      	movs	r2, #1
 80128b4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80128b6:	4b0f      	ldr	r3, [pc, #60]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128b8:	2200      	movs	r2, #0
 80128ba:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80128bc:	4b0d      	ldr	r3, [pc, #52]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128be:	2202      	movs	r2, #2
 80128c0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80128c2:	4b0c      	ldr	r3, [pc, #48]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128c4:	2200      	movs	r2, #0
 80128c6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80128c8:	480a      	ldr	r0, [pc, #40]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128ca:	f7f1 f944 	bl	8003b56 <HAL_HCD_Init>
 80128ce:	4603      	mov	r3, r0
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d001      	beq.n	80128d8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80128d4:	f7ef fe74 	bl	80025c0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80128d8:	4806      	ldr	r0, [pc, #24]	@ (80128f4 <USBH_LL_Init+0x74>)
 80128da:	f7f1 fda5 	bl	8004428 <HAL_HCD_GetCurrentFrame>
 80128de:	4603      	mov	r3, r0
 80128e0:	4619      	mov	r1, r3
 80128e2:	6878      	ldr	r0, [r7, #4]
 80128e4:	f7fb fd64 	bl	800e3b0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80128e8:	2300      	movs	r3, #0
}
 80128ea:	4618      	mov	r0, r3
 80128ec:	3708      	adds	r7, #8
 80128ee:	46bd      	mov	sp, r7
 80128f0:	bd80      	pop	{r7, pc}
 80128f2:	bf00      	nop
 80128f4:	20006654 	.word	0x20006654

080128f8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b084      	sub	sp, #16
 80128fc:	af00      	add	r7, sp, #0
 80128fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012900:	2300      	movs	r3, #0
 8012902:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012904:	2300      	movs	r3, #0
 8012906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801290e:	4618      	mov	r0, r3
 8012910:	f7f1 fd12 	bl	8004338 <HAL_HCD_Start>
 8012914:	4603      	mov	r3, r0
 8012916:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8012918:	7bfb      	ldrb	r3, [r7, #15]
 801291a:	4618      	mov	r0, r3
 801291c:	f000 f95e 	bl	8012bdc <USBH_Get_USB_Status>
 8012920:	4603      	mov	r3, r0
 8012922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012924:	7bbb      	ldrb	r3, [r7, #14]
}
 8012926:	4618      	mov	r0, r3
 8012928:	3710      	adds	r7, #16
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}

0801292e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801292e:	b580      	push	{r7, lr}
 8012930:	b084      	sub	sp, #16
 8012932:	af00      	add	r7, sp, #0
 8012934:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012936:	2300      	movs	r3, #0
 8012938:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801293a:	2300      	movs	r3, #0
 801293c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8012944:	4618      	mov	r0, r3
 8012946:	f7f1 fd1a 	bl	800437e <HAL_HCD_Stop>
 801294a:	4603      	mov	r3, r0
 801294c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801294e:	7bfb      	ldrb	r3, [r7, #15]
 8012950:	4618      	mov	r0, r3
 8012952:	f000 f943 	bl	8012bdc <USBH_Get_USB_Status>
 8012956:	4603      	mov	r3, r0
 8012958:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801295a:	7bbb      	ldrb	r3, [r7, #14]
}
 801295c:	4618      	mov	r0, r3
 801295e:	3710      	adds	r7, #16
 8012960:	46bd      	mov	sp, r7
 8012962:	bd80      	pop	{r7, pc}

08012964 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8012964:	b580      	push	{r7, lr}
 8012966:	b084      	sub	sp, #16
 8012968:	af00      	add	r7, sp, #0
 801296a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 801296c:	2301      	movs	r3, #1
 801296e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8012976:	4618      	mov	r0, r3
 8012978:	f7f1 fd64 	bl	8004444 <HAL_HCD_GetCurrentSpeed>
 801297c:	4603      	mov	r3, r0
 801297e:	2b02      	cmp	r3, #2
 8012980:	d00c      	beq.n	801299c <USBH_LL_GetSpeed+0x38>
 8012982:	2b02      	cmp	r3, #2
 8012984:	d80d      	bhi.n	80129a2 <USBH_LL_GetSpeed+0x3e>
 8012986:	2b00      	cmp	r3, #0
 8012988:	d002      	beq.n	8012990 <USBH_LL_GetSpeed+0x2c>
 801298a:	2b01      	cmp	r3, #1
 801298c:	d003      	beq.n	8012996 <USBH_LL_GetSpeed+0x32>
 801298e:	e008      	b.n	80129a2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8012990:	2300      	movs	r3, #0
 8012992:	73fb      	strb	r3, [r7, #15]
    break;
 8012994:	e008      	b.n	80129a8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8012996:	2301      	movs	r3, #1
 8012998:	73fb      	strb	r3, [r7, #15]
    break;
 801299a:	e005      	b.n	80129a8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 801299c:	2302      	movs	r3, #2
 801299e:	73fb      	strb	r3, [r7, #15]
    break;
 80129a0:	e002      	b.n	80129a8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80129a2:	2301      	movs	r3, #1
 80129a4:	73fb      	strb	r3, [r7, #15]
    break;
 80129a6:	bf00      	nop
  }
  return  speed;
 80129a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80129aa:	4618      	mov	r0, r3
 80129ac:	3710      	adds	r7, #16
 80129ae:	46bd      	mov	sp, r7
 80129b0:	bd80      	pop	{r7, pc}

080129b2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80129b2:	b580      	push	{r7, lr}
 80129b4:	b084      	sub	sp, #16
 80129b6:	af00      	add	r7, sp, #0
 80129b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80129ba:	2300      	movs	r3, #0
 80129bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80129be:	2300      	movs	r3, #0
 80129c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80129c8:	4618      	mov	r0, r3
 80129ca:	f7f1 fcf5 	bl	80043b8 <HAL_HCD_ResetPort>
 80129ce:	4603      	mov	r3, r0
 80129d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80129d2:	7bfb      	ldrb	r3, [r7, #15]
 80129d4:	4618      	mov	r0, r3
 80129d6:	f000 f901 	bl	8012bdc <USBH_Get_USB_Status>
 80129da:	4603      	mov	r3, r0
 80129dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80129de:	7bbb      	ldrb	r3, [r7, #14]
}
 80129e0:	4618      	mov	r0, r3
 80129e2:	3710      	adds	r7, #16
 80129e4:	46bd      	mov	sp, r7
 80129e6:	bd80      	pop	{r7, pc}

080129e8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b082      	sub	sp, #8
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]
 80129f0:	460b      	mov	r3, r1
 80129f2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80129fa:	78fa      	ldrb	r2, [r7, #3]
 80129fc:	4611      	mov	r1, r2
 80129fe:	4618      	mov	r0, r3
 8012a00:	f7f1 fcfd 	bl	80043fe <HAL_HCD_HC_GetXferCount>
 8012a04:	4603      	mov	r3, r0
}
 8012a06:	4618      	mov	r0, r3
 8012a08:	3708      	adds	r7, #8
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	bd80      	pop	{r7, pc}

08012a0e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8012a0e:	b590      	push	{r4, r7, lr}
 8012a10:	b089      	sub	sp, #36	@ 0x24
 8012a12:	af04      	add	r7, sp, #16
 8012a14:	6078      	str	r0, [r7, #4]
 8012a16:	4608      	mov	r0, r1
 8012a18:	4611      	mov	r1, r2
 8012a1a:	461a      	mov	r2, r3
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	70fb      	strb	r3, [r7, #3]
 8012a20:	460b      	mov	r3, r1
 8012a22:	70bb      	strb	r3, [r7, #2]
 8012a24:	4613      	mov	r3, r2
 8012a26:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8012a36:	787c      	ldrb	r4, [r7, #1]
 8012a38:	78ba      	ldrb	r2, [r7, #2]
 8012a3a:	78f9      	ldrb	r1, [r7, #3]
 8012a3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012a3e:	9302      	str	r3, [sp, #8]
 8012a40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8012a44:	9301      	str	r3, [sp, #4]
 8012a46:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012a4a:	9300      	str	r3, [sp, #0]
 8012a4c:	4623      	mov	r3, r4
 8012a4e:	f7f1 f8e9 	bl	8003c24 <HAL_HCD_HC_Init>
 8012a52:	4603      	mov	r3, r0
 8012a54:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8012a56:	7bfb      	ldrb	r3, [r7, #15]
 8012a58:	4618      	mov	r0, r3
 8012a5a:	f000 f8bf 	bl	8012bdc <USBH_Get_USB_Status>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012a62:	7bbb      	ldrb	r3, [r7, #14]
}
 8012a64:	4618      	mov	r0, r3
 8012a66:	3714      	adds	r7, #20
 8012a68:	46bd      	mov	sp, r7
 8012a6a:	bd90      	pop	{r4, r7, pc}

08012a6c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	b084      	sub	sp, #16
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	6078      	str	r0, [r7, #4]
 8012a74:	460b      	mov	r3, r1
 8012a76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a78:	2300      	movs	r3, #0
 8012a7a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8012a86:	78fa      	ldrb	r2, [r7, #3]
 8012a88:	4611      	mov	r1, r2
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	f7f1 f982 	bl	8003d94 <HAL_HCD_HC_Halt>
 8012a90:	4603      	mov	r3, r0
 8012a92:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8012a94:	7bfb      	ldrb	r3, [r7, #15]
 8012a96:	4618      	mov	r0, r3
 8012a98:	f000 f8a0 	bl	8012bdc <USBH_Get_USB_Status>
 8012a9c:	4603      	mov	r3, r0
 8012a9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012aa0:	7bbb      	ldrb	r3, [r7, #14]
}
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	3710      	adds	r7, #16
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	bd80      	pop	{r7, pc}

08012aaa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8012aaa:	b590      	push	{r4, r7, lr}
 8012aac:	b089      	sub	sp, #36	@ 0x24
 8012aae:	af04      	add	r7, sp, #16
 8012ab0:	6078      	str	r0, [r7, #4]
 8012ab2:	4608      	mov	r0, r1
 8012ab4:	4611      	mov	r1, r2
 8012ab6:	461a      	mov	r2, r3
 8012ab8:	4603      	mov	r3, r0
 8012aba:	70fb      	strb	r3, [r7, #3]
 8012abc:	460b      	mov	r3, r1
 8012abe:	70bb      	strb	r3, [r7, #2]
 8012ac0:	4613      	mov	r3, r2
 8012ac2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012ac8:	2300      	movs	r3, #0
 8012aca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8012ad2:	787c      	ldrb	r4, [r7, #1]
 8012ad4:	78ba      	ldrb	r2, [r7, #2]
 8012ad6:	78f9      	ldrb	r1, [r7, #3]
 8012ad8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012adc:	9303      	str	r3, [sp, #12]
 8012ade:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012ae0:	9302      	str	r3, [sp, #8]
 8012ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ae4:	9301      	str	r3, [sp, #4]
 8012ae6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012aea:	9300      	str	r3, [sp, #0]
 8012aec:	4623      	mov	r3, r4
 8012aee:	f7f1 f975 	bl	8003ddc <HAL_HCD_HC_SubmitRequest>
 8012af2:	4603      	mov	r3, r0
 8012af4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8012af6:	7bfb      	ldrb	r3, [r7, #15]
 8012af8:	4618      	mov	r0, r3
 8012afa:	f000 f86f 	bl	8012bdc <USBH_Get_USB_Status>
 8012afe:	4603      	mov	r3, r0
 8012b00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012b02:	7bbb      	ldrb	r3, [r7, #14]
}
 8012b04:	4618      	mov	r0, r3
 8012b06:	3714      	adds	r7, #20
 8012b08:	46bd      	mov	sp, r7
 8012b0a:	bd90      	pop	{r4, r7, pc}

08012b0c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b082      	sub	sp, #8
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
 8012b14:	460b      	mov	r3, r1
 8012b16:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8012b1e:	78fa      	ldrb	r2, [r7, #3]
 8012b20:	4611      	mov	r1, r2
 8012b22:	4618      	mov	r0, r3
 8012b24:	f7f1 fc56 	bl	80043d4 <HAL_HCD_HC_GetURBState>
 8012b28:	4603      	mov	r3, r0
}
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	3708      	adds	r7, #8
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	bd80      	pop	{r7, pc}

08012b32 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8012b32:	b580      	push	{r7, lr}
 8012b34:	b082      	sub	sp, #8
 8012b36:	af00      	add	r7, sp, #0
 8012b38:	6078      	str	r0, [r7, #4]
 8012b3a:	460b      	mov	r3, r1
 8012b3c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8012b44:	2b01      	cmp	r3, #1
 8012b46:	d103      	bne.n	8012b50 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8012b48:	78fb      	ldrb	r3, [r7, #3]
 8012b4a:	4618      	mov	r0, r3
 8012b4c:	f000 f872 	bl	8012c34 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8012b50:	20c8      	movs	r0, #200	@ 0xc8
 8012b52:	f7f0 f943 	bl	8002ddc <HAL_Delay>
  return USBH_OK;
 8012b56:	2300      	movs	r3, #0
}
 8012b58:	4618      	mov	r0, r3
 8012b5a:	3708      	adds	r7, #8
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}

08012b60 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8012b60:	b480      	push	{r7}
 8012b62:	b085      	sub	sp, #20
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
 8012b68:	460b      	mov	r3, r1
 8012b6a:	70fb      	strb	r3, [r7, #3]
 8012b6c:	4613      	mov	r3, r2
 8012b6e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8012b76:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8012b78:	78fa      	ldrb	r2, [r7, #3]
 8012b7a:	68f9      	ldr	r1, [r7, #12]
 8012b7c:	4613      	mov	r3, r2
 8012b7e:	011b      	lsls	r3, r3, #4
 8012b80:	1a9b      	subs	r3, r3, r2
 8012b82:	009b      	lsls	r3, r3, #2
 8012b84:	440b      	add	r3, r1
 8012b86:	3317      	adds	r3, #23
 8012b88:	781b      	ldrb	r3, [r3, #0]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d00a      	beq.n	8012ba4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8012b8e:	78fa      	ldrb	r2, [r7, #3]
 8012b90:	68f9      	ldr	r1, [r7, #12]
 8012b92:	4613      	mov	r3, r2
 8012b94:	011b      	lsls	r3, r3, #4
 8012b96:	1a9b      	subs	r3, r3, r2
 8012b98:	009b      	lsls	r3, r3, #2
 8012b9a:	440b      	add	r3, r1
 8012b9c:	333c      	adds	r3, #60	@ 0x3c
 8012b9e:	78ba      	ldrb	r2, [r7, #2]
 8012ba0:	701a      	strb	r2, [r3, #0]
 8012ba2:	e009      	b.n	8012bb8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8012ba4:	78fa      	ldrb	r2, [r7, #3]
 8012ba6:	68f9      	ldr	r1, [r7, #12]
 8012ba8:	4613      	mov	r3, r2
 8012baa:	011b      	lsls	r3, r3, #4
 8012bac:	1a9b      	subs	r3, r3, r2
 8012bae:	009b      	lsls	r3, r3, #2
 8012bb0:	440b      	add	r3, r1
 8012bb2:	333d      	adds	r3, #61	@ 0x3d
 8012bb4:	78ba      	ldrb	r2, [r7, #2]
 8012bb6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8012bb8:	2300      	movs	r3, #0
}
 8012bba:	4618      	mov	r0, r3
 8012bbc:	3714      	adds	r7, #20
 8012bbe:	46bd      	mov	sp, r7
 8012bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc4:	4770      	bx	lr

08012bc6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8012bc6:	b580      	push	{r7, lr}
 8012bc8:	b082      	sub	sp, #8
 8012bca:	af00      	add	r7, sp, #0
 8012bcc:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8012bce:	6878      	ldr	r0, [r7, #4]
 8012bd0:	f7f0 f904 	bl	8002ddc <HAL_Delay>
}
 8012bd4:	bf00      	nop
 8012bd6:	3708      	adds	r7, #8
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012bdc:	b480      	push	{r7}
 8012bde:	b085      	sub	sp, #20
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	4603      	mov	r3, r0
 8012be4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8012be6:	2300      	movs	r3, #0
 8012be8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012bea:	79fb      	ldrb	r3, [r7, #7]
 8012bec:	2b03      	cmp	r3, #3
 8012bee:	d817      	bhi.n	8012c20 <USBH_Get_USB_Status+0x44>
 8012bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8012bf8 <USBH_Get_USB_Status+0x1c>)
 8012bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bf6:	bf00      	nop
 8012bf8:	08012c09 	.word	0x08012c09
 8012bfc:	08012c0f 	.word	0x08012c0f
 8012c00:	08012c15 	.word	0x08012c15
 8012c04:	08012c1b 	.word	0x08012c1b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8012c08:	2300      	movs	r3, #0
 8012c0a:	73fb      	strb	r3, [r7, #15]
    break;
 8012c0c:	e00b      	b.n	8012c26 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8012c0e:	2302      	movs	r3, #2
 8012c10:	73fb      	strb	r3, [r7, #15]
    break;
 8012c12:	e008      	b.n	8012c26 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8012c14:	2301      	movs	r3, #1
 8012c16:	73fb      	strb	r3, [r7, #15]
    break;
 8012c18:	e005      	b.n	8012c26 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8012c1a:	2302      	movs	r3, #2
 8012c1c:	73fb      	strb	r3, [r7, #15]
    break;
 8012c1e:	e002      	b.n	8012c26 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8012c20:	2302      	movs	r3, #2
 8012c22:	73fb      	strb	r3, [r7, #15]
    break;
 8012c24:	bf00      	nop
  }
  return usb_status;
 8012c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	3714      	adds	r7, #20
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c32:	4770      	bx	lr

08012c34 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8012c3e:	79fb      	ldrb	r3, [r7, #7]
 8012c40:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8012c42:	79fb      	ldrb	r3, [r7, #7]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d102      	bne.n	8012c4e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8012c48:	2300      	movs	r3, #0
 8012c4a:	73fb      	strb	r3, [r7, #15]
 8012c4c:	e001      	b.n	8012c52 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8012c4e:	2301      	movs	r3, #1
 8012c50:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8012c52:	7bfb      	ldrb	r3, [r7, #15]
 8012c54:	461a      	mov	r2, r3
 8012c56:	2101      	movs	r1, #1
 8012c58:	4803      	ldr	r0, [pc, #12]	@ (8012c68 <MX_DriverVbusFS+0x34>)
 8012c5a:	f7f0 ff63 	bl	8003b24 <HAL_GPIO_WritePin>
}
 8012c5e:	bf00      	nop
 8012c60:	3710      	adds	r7, #16
 8012c62:	46bd      	mov	sp, r7
 8012c64:	bd80      	pop	{r7, pc}
 8012c66:	bf00      	nop
 8012c68:	40020800 	.word	0x40020800

08012c6c <atan2>:
 8012c6c:	f000 ba94 	b.w	8013198 <__ieee754_atan2>

08012c70 <cos>:
 8012c70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012c72:	ec53 2b10 	vmov	r2, r3, d0
 8012c76:	4826      	ldr	r0, [pc, #152]	@ (8012d10 <cos+0xa0>)
 8012c78:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012c7c:	4281      	cmp	r1, r0
 8012c7e:	d806      	bhi.n	8012c8e <cos+0x1e>
 8012c80:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8012d08 <cos+0x98>
 8012c84:	b005      	add	sp, #20
 8012c86:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c8a:	f000 b901 	b.w	8012e90 <__kernel_cos>
 8012c8e:	4821      	ldr	r0, [pc, #132]	@ (8012d14 <cos+0xa4>)
 8012c90:	4281      	cmp	r1, r0
 8012c92:	d908      	bls.n	8012ca6 <cos+0x36>
 8012c94:	4610      	mov	r0, r2
 8012c96:	4619      	mov	r1, r3
 8012c98:	f7ed faee 	bl	8000278 <__aeabi_dsub>
 8012c9c:	ec41 0b10 	vmov	d0, r0, r1
 8012ca0:	b005      	add	sp, #20
 8012ca2:	f85d fb04 	ldr.w	pc, [sp], #4
 8012ca6:	4668      	mov	r0, sp
 8012ca8:	f000 fb3e 	bl	8013328 <__ieee754_rem_pio2>
 8012cac:	f000 0003 	and.w	r0, r0, #3
 8012cb0:	2801      	cmp	r0, #1
 8012cb2:	d00b      	beq.n	8012ccc <cos+0x5c>
 8012cb4:	2802      	cmp	r0, #2
 8012cb6:	d015      	beq.n	8012ce4 <cos+0x74>
 8012cb8:	b9d8      	cbnz	r0, 8012cf2 <cos+0x82>
 8012cba:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012cbe:	ed9d 0b00 	vldr	d0, [sp]
 8012cc2:	f000 f8e5 	bl	8012e90 <__kernel_cos>
 8012cc6:	ec51 0b10 	vmov	r0, r1, d0
 8012cca:	e7e7      	b.n	8012c9c <cos+0x2c>
 8012ccc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012cd0:	ed9d 0b00 	vldr	d0, [sp]
 8012cd4:	f000 f9a4 	bl	8013020 <__kernel_sin>
 8012cd8:	ec53 2b10 	vmov	r2, r3, d0
 8012cdc:	4610      	mov	r0, r2
 8012cde:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8012ce2:	e7db      	b.n	8012c9c <cos+0x2c>
 8012ce4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012ce8:	ed9d 0b00 	vldr	d0, [sp]
 8012cec:	f000 f8d0 	bl	8012e90 <__kernel_cos>
 8012cf0:	e7f2      	b.n	8012cd8 <cos+0x68>
 8012cf2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012cf6:	ed9d 0b00 	vldr	d0, [sp]
 8012cfa:	2001      	movs	r0, #1
 8012cfc:	f000 f990 	bl	8013020 <__kernel_sin>
 8012d00:	e7e1      	b.n	8012cc6 <cos+0x56>
 8012d02:	bf00      	nop
 8012d04:	f3af 8000 	nop.w
	...
 8012d10:	3fe921fb 	.word	0x3fe921fb
 8012d14:	7fefffff 	.word	0x7fefffff

08012d18 <sin>:
 8012d18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012d1a:	ec53 2b10 	vmov	r2, r3, d0
 8012d1e:	4826      	ldr	r0, [pc, #152]	@ (8012db8 <sin+0xa0>)
 8012d20:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012d24:	4281      	cmp	r1, r0
 8012d26:	d807      	bhi.n	8012d38 <sin+0x20>
 8012d28:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8012db0 <sin+0x98>
 8012d2c:	2000      	movs	r0, #0
 8012d2e:	b005      	add	sp, #20
 8012d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d34:	f000 b974 	b.w	8013020 <__kernel_sin>
 8012d38:	4820      	ldr	r0, [pc, #128]	@ (8012dbc <sin+0xa4>)
 8012d3a:	4281      	cmp	r1, r0
 8012d3c:	d908      	bls.n	8012d50 <sin+0x38>
 8012d3e:	4610      	mov	r0, r2
 8012d40:	4619      	mov	r1, r3
 8012d42:	f7ed fa99 	bl	8000278 <__aeabi_dsub>
 8012d46:	ec41 0b10 	vmov	d0, r0, r1
 8012d4a:	b005      	add	sp, #20
 8012d4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8012d50:	4668      	mov	r0, sp
 8012d52:	f000 fae9 	bl	8013328 <__ieee754_rem_pio2>
 8012d56:	f000 0003 	and.w	r0, r0, #3
 8012d5a:	2801      	cmp	r0, #1
 8012d5c:	d00c      	beq.n	8012d78 <sin+0x60>
 8012d5e:	2802      	cmp	r0, #2
 8012d60:	d011      	beq.n	8012d86 <sin+0x6e>
 8012d62:	b9e8      	cbnz	r0, 8012da0 <sin+0x88>
 8012d64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012d68:	ed9d 0b00 	vldr	d0, [sp]
 8012d6c:	2001      	movs	r0, #1
 8012d6e:	f000 f957 	bl	8013020 <__kernel_sin>
 8012d72:	ec51 0b10 	vmov	r0, r1, d0
 8012d76:	e7e6      	b.n	8012d46 <sin+0x2e>
 8012d78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012d7c:	ed9d 0b00 	vldr	d0, [sp]
 8012d80:	f000 f886 	bl	8012e90 <__kernel_cos>
 8012d84:	e7f5      	b.n	8012d72 <sin+0x5a>
 8012d86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012d8a:	ed9d 0b00 	vldr	d0, [sp]
 8012d8e:	2001      	movs	r0, #1
 8012d90:	f000 f946 	bl	8013020 <__kernel_sin>
 8012d94:	ec53 2b10 	vmov	r2, r3, d0
 8012d98:	4610      	mov	r0, r2
 8012d9a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8012d9e:	e7d2      	b.n	8012d46 <sin+0x2e>
 8012da0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012da4:	ed9d 0b00 	vldr	d0, [sp]
 8012da8:	f000 f872 	bl	8012e90 <__kernel_cos>
 8012dac:	e7f2      	b.n	8012d94 <sin+0x7c>
 8012dae:	bf00      	nop
	...
 8012db8:	3fe921fb 	.word	0x3fe921fb
 8012dbc:	7fefffff 	.word	0x7fefffff

08012dc0 <asinf>:
 8012dc0:	b508      	push	{r3, lr}
 8012dc2:	ed2d 8b02 	vpush	{d8}
 8012dc6:	eeb0 8a40 	vmov.f32	s16, s0
 8012dca:	f000 fe49 	bl	8013a60 <__ieee754_asinf>
 8012dce:	eeb4 8a48 	vcmp.f32	s16, s16
 8012dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dd6:	eef0 8a40 	vmov.f32	s17, s0
 8012dda:	d615      	bvs.n	8012e08 <asinf+0x48>
 8012ddc:	eeb0 0a48 	vmov.f32	s0, s16
 8012de0:	f000 f83a 	bl	8012e58 <fabsf>
 8012de4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012de8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8012dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012df0:	dd0a      	ble.n	8012e08 <asinf+0x48>
 8012df2:	f002 fd75 	bl	80158e0 <__errno>
 8012df6:	ecbd 8b02 	vpop	{d8}
 8012dfa:	2321      	movs	r3, #33	@ 0x21
 8012dfc:	6003      	str	r3, [r0, #0]
 8012dfe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8012e02:	4804      	ldr	r0, [pc, #16]	@ (8012e14 <asinf+0x54>)
 8012e04:	f000 b83a 	b.w	8012e7c <nanf>
 8012e08:	eeb0 0a68 	vmov.f32	s0, s17
 8012e0c:	ecbd 8b02 	vpop	{d8}
 8012e10:	bd08      	pop	{r3, pc}
 8012e12:	bf00      	nop
 8012e14:	080176ae 	.word	0x080176ae

08012e18 <atan2f>:
 8012e18:	f000 bf06 	b.w	8013c28 <__ieee754_atan2f>

08012e1c <sqrtf>:
 8012e1c:	b508      	push	{r3, lr}
 8012e1e:	ed2d 8b02 	vpush	{d8}
 8012e22:	eeb0 8a40 	vmov.f32	s16, s0
 8012e26:	f000 f82f 	bl	8012e88 <__ieee754_sqrtf>
 8012e2a:	eeb4 8a48 	vcmp.f32	s16, s16
 8012e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e32:	d60c      	bvs.n	8012e4e <sqrtf+0x32>
 8012e34:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8012e54 <sqrtf+0x38>
 8012e38:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8012e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e40:	d505      	bpl.n	8012e4e <sqrtf+0x32>
 8012e42:	f002 fd4d 	bl	80158e0 <__errno>
 8012e46:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8012e4a:	2321      	movs	r3, #33	@ 0x21
 8012e4c:	6003      	str	r3, [r0, #0]
 8012e4e:	ecbd 8b02 	vpop	{d8}
 8012e52:	bd08      	pop	{r3, pc}
 8012e54:	00000000 	.word	0x00000000

08012e58 <fabsf>:
 8012e58:	ee10 3a10 	vmov	r3, s0
 8012e5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012e60:	ee00 3a10 	vmov	s0, r3
 8012e64:	4770      	bx	lr

08012e66 <copysignf>:
 8012e66:	ee10 2a10 	vmov	r2, s0
 8012e6a:	ee10 3a90 	vmov	r3, s1
 8012e6e:	f362 031e 	bfi	r3, r2, #0, #31
 8012e72:	ee00 3a90 	vmov	s1, r3
 8012e76:	eeb0 0a60 	vmov.f32	s0, s1
 8012e7a:	4770      	bx	lr

08012e7c <nanf>:
 8012e7c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012e84 <nanf+0x8>
 8012e80:	4770      	bx	lr
 8012e82:	bf00      	nop
 8012e84:	7fc00000 	.word	0x7fc00000

08012e88 <__ieee754_sqrtf>:
 8012e88:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012e8c:	4770      	bx	lr
	...

08012e90 <__kernel_cos>:
 8012e90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e94:	ec57 6b10 	vmov	r6, r7, d0
 8012e98:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8012e9c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8012ea0:	ed8d 1b00 	vstr	d1, [sp]
 8012ea4:	d206      	bcs.n	8012eb4 <__kernel_cos+0x24>
 8012ea6:	4630      	mov	r0, r6
 8012ea8:	4639      	mov	r1, r7
 8012eaa:	f7ed fe37 	bl	8000b1c <__aeabi_d2iz>
 8012eae:	2800      	cmp	r0, #0
 8012eb0:	f000 8088 	beq.w	8012fc4 <__kernel_cos+0x134>
 8012eb4:	4632      	mov	r2, r6
 8012eb6:	463b      	mov	r3, r7
 8012eb8:	4630      	mov	r0, r6
 8012eba:	4639      	mov	r1, r7
 8012ebc:	f7ed fb94 	bl	80005e8 <__aeabi_dmul>
 8012ec0:	4b51      	ldr	r3, [pc, #324]	@ (8013008 <__kernel_cos+0x178>)
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	4604      	mov	r4, r0
 8012ec6:	460d      	mov	r5, r1
 8012ec8:	f7ed fb8e 	bl	80005e8 <__aeabi_dmul>
 8012ecc:	a340      	add	r3, pc, #256	@ (adr r3, 8012fd0 <__kernel_cos+0x140>)
 8012ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ed2:	4682      	mov	sl, r0
 8012ed4:	468b      	mov	fp, r1
 8012ed6:	4620      	mov	r0, r4
 8012ed8:	4629      	mov	r1, r5
 8012eda:	f7ed fb85 	bl	80005e8 <__aeabi_dmul>
 8012ede:	a33e      	add	r3, pc, #248	@ (adr r3, 8012fd8 <__kernel_cos+0x148>)
 8012ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ee4:	f7ed f9ca 	bl	800027c <__adddf3>
 8012ee8:	4622      	mov	r2, r4
 8012eea:	462b      	mov	r3, r5
 8012eec:	f7ed fb7c 	bl	80005e8 <__aeabi_dmul>
 8012ef0:	a33b      	add	r3, pc, #236	@ (adr r3, 8012fe0 <__kernel_cos+0x150>)
 8012ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ef6:	f7ed f9bf 	bl	8000278 <__aeabi_dsub>
 8012efa:	4622      	mov	r2, r4
 8012efc:	462b      	mov	r3, r5
 8012efe:	f7ed fb73 	bl	80005e8 <__aeabi_dmul>
 8012f02:	a339      	add	r3, pc, #228	@ (adr r3, 8012fe8 <__kernel_cos+0x158>)
 8012f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f08:	f7ed f9b8 	bl	800027c <__adddf3>
 8012f0c:	4622      	mov	r2, r4
 8012f0e:	462b      	mov	r3, r5
 8012f10:	f7ed fb6a 	bl	80005e8 <__aeabi_dmul>
 8012f14:	a336      	add	r3, pc, #216	@ (adr r3, 8012ff0 <__kernel_cos+0x160>)
 8012f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f1a:	f7ed f9ad 	bl	8000278 <__aeabi_dsub>
 8012f1e:	4622      	mov	r2, r4
 8012f20:	462b      	mov	r3, r5
 8012f22:	f7ed fb61 	bl	80005e8 <__aeabi_dmul>
 8012f26:	a334      	add	r3, pc, #208	@ (adr r3, 8012ff8 <__kernel_cos+0x168>)
 8012f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f2c:	f7ed f9a6 	bl	800027c <__adddf3>
 8012f30:	4622      	mov	r2, r4
 8012f32:	462b      	mov	r3, r5
 8012f34:	f7ed fb58 	bl	80005e8 <__aeabi_dmul>
 8012f38:	4622      	mov	r2, r4
 8012f3a:	462b      	mov	r3, r5
 8012f3c:	f7ed fb54 	bl	80005e8 <__aeabi_dmul>
 8012f40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f44:	4604      	mov	r4, r0
 8012f46:	460d      	mov	r5, r1
 8012f48:	4630      	mov	r0, r6
 8012f4a:	4639      	mov	r1, r7
 8012f4c:	f7ed fb4c 	bl	80005e8 <__aeabi_dmul>
 8012f50:	460b      	mov	r3, r1
 8012f52:	4602      	mov	r2, r0
 8012f54:	4629      	mov	r1, r5
 8012f56:	4620      	mov	r0, r4
 8012f58:	f7ed f98e 	bl	8000278 <__aeabi_dsub>
 8012f5c:	4b2b      	ldr	r3, [pc, #172]	@ (801300c <__kernel_cos+0x17c>)
 8012f5e:	4598      	cmp	r8, r3
 8012f60:	4606      	mov	r6, r0
 8012f62:	460f      	mov	r7, r1
 8012f64:	d810      	bhi.n	8012f88 <__kernel_cos+0xf8>
 8012f66:	4602      	mov	r2, r0
 8012f68:	460b      	mov	r3, r1
 8012f6a:	4650      	mov	r0, sl
 8012f6c:	4659      	mov	r1, fp
 8012f6e:	f7ed f983 	bl	8000278 <__aeabi_dsub>
 8012f72:	460b      	mov	r3, r1
 8012f74:	4926      	ldr	r1, [pc, #152]	@ (8013010 <__kernel_cos+0x180>)
 8012f76:	4602      	mov	r2, r0
 8012f78:	2000      	movs	r0, #0
 8012f7a:	f7ed f97d 	bl	8000278 <__aeabi_dsub>
 8012f7e:	ec41 0b10 	vmov	d0, r0, r1
 8012f82:	b003      	add	sp, #12
 8012f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f88:	4b22      	ldr	r3, [pc, #136]	@ (8013014 <__kernel_cos+0x184>)
 8012f8a:	4921      	ldr	r1, [pc, #132]	@ (8013010 <__kernel_cos+0x180>)
 8012f8c:	4598      	cmp	r8, r3
 8012f8e:	bf8c      	ite	hi
 8012f90:	4d21      	ldrhi	r5, [pc, #132]	@ (8013018 <__kernel_cos+0x188>)
 8012f92:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8012f96:	2400      	movs	r4, #0
 8012f98:	4622      	mov	r2, r4
 8012f9a:	462b      	mov	r3, r5
 8012f9c:	2000      	movs	r0, #0
 8012f9e:	f7ed f96b 	bl	8000278 <__aeabi_dsub>
 8012fa2:	4622      	mov	r2, r4
 8012fa4:	4680      	mov	r8, r0
 8012fa6:	4689      	mov	r9, r1
 8012fa8:	462b      	mov	r3, r5
 8012faa:	4650      	mov	r0, sl
 8012fac:	4659      	mov	r1, fp
 8012fae:	f7ed f963 	bl	8000278 <__aeabi_dsub>
 8012fb2:	4632      	mov	r2, r6
 8012fb4:	463b      	mov	r3, r7
 8012fb6:	f7ed f95f 	bl	8000278 <__aeabi_dsub>
 8012fba:	4602      	mov	r2, r0
 8012fbc:	460b      	mov	r3, r1
 8012fbe:	4640      	mov	r0, r8
 8012fc0:	4649      	mov	r1, r9
 8012fc2:	e7da      	b.n	8012f7a <__kernel_cos+0xea>
 8012fc4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8013000 <__kernel_cos+0x170>
 8012fc8:	e7db      	b.n	8012f82 <__kernel_cos+0xf2>
 8012fca:	bf00      	nop
 8012fcc:	f3af 8000 	nop.w
 8012fd0:	be8838d4 	.word	0xbe8838d4
 8012fd4:	bda8fae9 	.word	0xbda8fae9
 8012fd8:	bdb4b1c4 	.word	0xbdb4b1c4
 8012fdc:	3e21ee9e 	.word	0x3e21ee9e
 8012fe0:	809c52ad 	.word	0x809c52ad
 8012fe4:	3e927e4f 	.word	0x3e927e4f
 8012fe8:	19cb1590 	.word	0x19cb1590
 8012fec:	3efa01a0 	.word	0x3efa01a0
 8012ff0:	16c15177 	.word	0x16c15177
 8012ff4:	3f56c16c 	.word	0x3f56c16c
 8012ff8:	5555554c 	.word	0x5555554c
 8012ffc:	3fa55555 	.word	0x3fa55555
 8013000:	00000000 	.word	0x00000000
 8013004:	3ff00000 	.word	0x3ff00000
 8013008:	3fe00000 	.word	0x3fe00000
 801300c:	3fd33332 	.word	0x3fd33332
 8013010:	3ff00000 	.word	0x3ff00000
 8013014:	3fe90000 	.word	0x3fe90000
 8013018:	3fd20000 	.word	0x3fd20000
 801301c:	00000000 	.word	0x00000000

08013020 <__kernel_sin>:
 8013020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013024:	ec55 4b10 	vmov	r4, r5, d0
 8013028:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801302c:	b085      	sub	sp, #20
 801302e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8013032:	ed8d 1b02 	vstr	d1, [sp, #8]
 8013036:	4680      	mov	r8, r0
 8013038:	d205      	bcs.n	8013046 <__kernel_sin+0x26>
 801303a:	4620      	mov	r0, r4
 801303c:	4629      	mov	r1, r5
 801303e:	f7ed fd6d 	bl	8000b1c <__aeabi_d2iz>
 8013042:	2800      	cmp	r0, #0
 8013044:	d052      	beq.n	80130ec <__kernel_sin+0xcc>
 8013046:	4622      	mov	r2, r4
 8013048:	462b      	mov	r3, r5
 801304a:	4620      	mov	r0, r4
 801304c:	4629      	mov	r1, r5
 801304e:	f7ed facb 	bl	80005e8 <__aeabi_dmul>
 8013052:	4682      	mov	sl, r0
 8013054:	468b      	mov	fp, r1
 8013056:	4602      	mov	r2, r0
 8013058:	460b      	mov	r3, r1
 801305a:	4620      	mov	r0, r4
 801305c:	4629      	mov	r1, r5
 801305e:	f7ed fac3 	bl	80005e8 <__aeabi_dmul>
 8013062:	a342      	add	r3, pc, #264	@ (adr r3, 801316c <__kernel_sin+0x14c>)
 8013064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013068:	e9cd 0100 	strd	r0, r1, [sp]
 801306c:	4650      	mov	r0, sl
 801306e:	4659      	mov	r1, fp
 8013070:	f7ed faba 	bl	80005e8 <__aeabi_dmul>
 8013074:	a33f      	add	r3, pc, #252	@ (adr r3, 8013174 <__kernel_sin+0x154>)
 8013076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801307a:	f7ed f8fd 	bl	8000278 <__aeabi_dsub>
 801307e:	4652      	mov	r2, sl
 8013080:	465b      	mov	r3, fp
 8013082:	f7ed fab1 	bl	80005e8 <__aeabi_dmul>
 8013086:	a33d      	add	r3, pc, #244	@ (adr r3, 801317c <__kernel_sin+0x15c>)
 8013088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801308c:	f7ed f8f6 	bl	800027c <__adddf3>
 8013090:	4652      	mov	r2, sl
 8013092:	465b      	mov	r3, fp
 8013094:	f7ed faa8 	bl	80005e8 <__aeabi_dmul>
 8013098:	a33a      	add	r3, pc, #232	@ (adr r3, 8013184 <__kernel_sin+0x164>)
 801309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801309e:	f7ed f8eb 	bl	8000278 <__aeabi_dsub>
 80130a2:	4652      	mov	r2, sl
 80130a4:	465b      	mov	r3, fp
 80130a6:	f7ed fa9f 	bl	80005e8 <__aeabi_dmul>
 80130aa:	a338      	add	r3, pc, #224	@ (adr r3, 801318c <__kernel_sin+0x16c>)
 80130ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130b0:	f7ed f8e4 	bl	800027c <__adddf3>
 80130b4:	4606      	mov	r6, r0
 80130b6:	460f      	mov	r7, r1
 80130b8:	f1b8 0f00 	cmp.w	r8, #0
 80130bc:	d11b      	bne.n	80130f6 <__kernel_sin+0xd6>
 80130be:	4602      	mov	r2, r0
 80130c0:	460b      	mov	r3, r1
 80130c2:	4650      	mov	r0, sl
 80130c4:	4659      	mov	r1, fp
 80130c6:	f7ed fa8f 	bl	80005e8 <__aeabi_dmul>
 80130ca:	a325      	add	r3, pc, #148	@ (adr r3, 8013160 <__kernel_sin+0x140>)
 80130cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130d0:	f7ed f8d2 	bl	8000278 <__aeabi_dsub>
 80130d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80130d8:	f7ed fa86 	bl	80005e8 <__aeabi_dmul>
 80130dc:	4602      	mov	r2, r0
 80130de:	460b      	mov	r3, r1
 80130e0:	4620      	mov	r0, r4
 80130e2:	4629      	mov	r1, r5
 80130e4:	f7ed f8ca 	bl	800027c <__adddf3>
 80130e8:	4604      	mov	r4, r0
 80130ea:	460d      	mov	r5, r1
 80130ec:	ec45 4b10 	vmov	d0, r4, r5
 80130f0:	b005      	add	sp, #20
 80130f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80130fa:	4b1b      	ldr	r3, [pc, #108]	@ (8013168 <__kernel_sin+0x148>)
 80130fc:	2200      	movs	r2, #0
 80130fe:	f7ed fa73 	bl	80005e8 <__aeabi_dmul>
 8013102:	4632      	mov	r2, r6
 8013104:	4680      	mov	r8, r0
 8013106:	4689      	mov	r9, r1
 8013108:	463b      	mov	r3, r7
 801310a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801310e:	f7ed fa6b 	bl	80005e8 <__aeabi_dmul>
 8013112:	4602      	mov	r2, r0
 8013114:	460b      	mov	r3, r1
 8013116:	4640      	mov	r0, r8
 8013118:	4649      	mov	r1, r9
 801311a:	f7ed f8ad 	bl	8000278 <__aeabi_dsub>
 801311e:	4652      	mov	r2, sl
 8013120:	465b      	mov	r3, fp
 8013122:	f7ed fa61 	bl	80005e8 <__aeabi_dmul>
 8013126:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801312a:	f7ed f8a5 	bl	8000278 <__aeabi_dsub>
 801312e:	a30c      	add	r3, pc, #48	@ (adr r3, 8013160 <__kernel_sin+0x140>)
 8013130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013134:	4606      	mov	r6, r0
 8013136:	460f      	mov	r7, r1
 8013138:	e9dd 0100 	ldrd	r0, r1, [sp]
 801313c:	f7ed fa54 	bl	80005e8 <__aeabi_dmul>
 8013140:	4602      	mov	r2, r0
 8013142:	460b      	mov	r3, r1
 8013144:	4630      	mov	r0, r6
 8013146:	4639      	mov	r1, r7
 8013148:	f7ed f898 	bl	800027c <__adddf3>
 801314c:	4602      	mov	r2, r0
 801314e:	460b      	mov	r3, r1
 8013150:	4620      	mov	r0, r4
 8013152:	4629      	mov	r1, r5
 8013154:	f7ed f890 	bl	8000278 <__aeabi_dsub>
 8013158:	e7c6      	b.n	80130e8 <__kernel_sin+0xc8>
 801315a:	bf00      	nop
 801315c:	f3af 8000 	nop.w
 8013160:	55555549 	.word	0x55555549
 8013164:	3fc55555 	.word	0x3fc55555
 8013168:	3fe00000 	.word	0x3fe00000
 801316c:	5acfd57c 	.word	0x5acfd57c
 8013170:	3de5d93a 	.word	0x3de5d93a
 8013174:	8a2b9ceb 	.word	0x8a2b9ceb
 8013178:	3e5ae5e6 	.word	0x3e5ae5e6
 801317c:	57b1fe7d 	.word	0x57b1fe7d
 8013180:	3ec71de3 	.word	0x3ec71de3
 8013184:	19c161d5 	.word	0x19c161d5
 8013188:	3f2a01a0 	.word	0x3f2a01a0
 801318c:	1110f8a6 	.word	0x1110f8a6
 8013190:	3f811111 	.word	0x3f811111
 8013194:	00000000 	.word	0x00000000

08013198 <__ieee754_atan2>:
 8013198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801319c:	ec57 6b11 	vmov	r6, r7, d1
 80131a0:	4273      	negs	r3, r6
 80131a2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8013320 <__ieee754_atan2+0x188>
 80131a6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80131aa:	4333      	orrs	r3, r6
 80131ac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80131b0:	4543      	cmp	r3, r8
 80131b2:	ec51 0b10 	vmov	r0, r1, d0
 80131b6:	4635      	mov	r5, r6
 80131b8:	d809      	bhi.n	80131ce <__ieee754_atan2+0x36>
 80131ba:	4244      	negs	r4, r0
 80131bc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80131c0:	4304      	orrs	r4, r0
 80131c2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80131c6:	4544      	cmp	r4, r8
 80131c8:	468e      	mov	lr, r1
 80131ca:	4681      	mov	r9, r0
 80131cc:	d907      	bls.n	80131de <__ieee754_atan2+0x46>
 80131ce:	4632      	mov	r2, r6
 80131d0:	463b      	mov	r3, r7
 80131d2:	f7ed f853 	bl	800027c <__adddf3>
 80131d6:	ec41 0b10 	vmov	d0, r0, r1
 80131da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131de:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80131e2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80131e6:	4334      	orrs	r4, r6
 80131e8:	d103      	bne.n	80131f2 <__ieee754_atan2+0x5a>
 80131ea:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80131ee:	f000 ba97 	b.w	8013720 <atan>
 80131f2:	17bc      	asrs	r4, r7, #30
 80131f4:	f004 0402 	and.w	r4, r4, #2
 80131f8:	ea53 0909 	orrs.w	r9, r3, r9
 80131fc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013200:	d107      	bne.n	8013212 <__ieee754_atan2+0x7a>
 8013202:	2c02      	cmp	r4, #2
 8013204:	d05f      	beq.n	80132c6 <__ieee754_atan2+0x12e>
 8013206:	2c03      	cmp	r4, #3
 8013208:	d1e5      	bne.n	80131d6 <__ieee754_atan2+0x3e>
 801320a:	a143      	add	r1, pc, #268	@ (adr r1, 8013318 <__ieee754_atan2+0x180>)
 801320c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013210:	e7e1      	b.n	80131d6 <__ieee754_atan2+0x3e>
 8013212:	4315      	orrs	r5, r2
 8013214:	d106      	bne.n	8013224 <__ieee754_atan2+0x8c>
 8013216:	f1be 0f00 	cmp.w	lr, #0
 801321a:	db5f      	blt.n	80132dc <__ieee754_atan2+0x144>
 801321c:	a136      	add	r1, pc, #216	@ (adr r1, 80132f8 <__ieee754_atan2+0x160>)
 801321e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013222:	e7d8      	b.n	80131d6 <__ieee754_atan2+0x3e>
 8013224:	4542      	cmp	r2, r8
 8013226:	d10f      	bne.n	8013248 <__ieee754_atan2+0xb0>
 8013228:	4293      	cmp	r3, r2
 801322a:	f104 34ff 	add.w	r4, r4, #4294967295
 801322e:	d107      	bne.n	8013240 <__ieee754_atan2+0xa8>
 8013230:	2c02      	cmp	r4, #2
 8013232:	d84c      	bhi.n	80132ce <__ieee754_atan2+0x136>
 8013234:	4b36      	ldr	r3, [pc, #216]	@ (8013310 <__ieee754_atan2+0x178>)
 8013236:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801323a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801323e:	e7ca      	b.n	80131d6 <__ieee754_atan2+0x3e>
 8013240:	2c02      	cmp	r4, #2
 8013242:	d848      	bhi.n	80132d6 <__ieee754_atan2+0x13e>
 8013244:	4b33      	ldr	r3, [pc, #204]	@ (8013314 <__ieee754_atan2+0x17c>)
 8013246:	e7f6      	b.n	8013236 <__ieee754_atan2+0x9e>
 8013248:	4543      	cmp	r3, r8
 801324a:	d0e4      	beq.n	8013216 <__ieee754_atan2+0x7e>
 801324c:	1a9b      	subs	r3, r3, r2
 801324e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8013252:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013256:	da1e      	bge.n	8013296 <__ieee754_atan2+0xfe>
 8013258:	2f00      	cmp	r7, #0
 801325a:	da01      	bge.n	8013260 <__ieee754_atan2+0xc8>
 801325c:	323c      	adds	r2, #60	@ 0x3c
 801325e:	db1e      	blt.n	801329e <__ieee754_atan2+0x106>
 8013260:	4632      	mov	r2, r6
 8013262:	463b      	mov	r3, r7
 8013264:	f7ed faea 	bl	800083c <__aeabi_ddiv>
 8013268:	ec41 0b10 	vmov	d0, r0, r1
 801326c:	f000 fbf0 	bl	8013a50 <fabs>
 8013270:	f000 fa56 	bl	8013720 <atan>
 8013274:	ec51 0b10 	vmov	r0, r1, d0
 8013278:	2c01      	cmp	r4, #1
 801327a:	d013      	beq.n	80132a4 <__ieee754_atan2+0x10c>
 801327c:	2c02      	cmp	r4, #2
 801327e:	d015      	beq.n	80132ac <__ieee754_atan2+0x114>
 8013280:	2c00      	cmp	r4, #0
 8013282:	d0a8      	beq.n	80131d6 <__ieee754_atan2+0x3e>
 8013284:	a318      	add	r3, pc, #96	@ (adr r3, 80132e8 <__ieee754_atan2+0x150>)
 8013286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801328a:	f7ec fff5 	bl	8000278 <__aeabi_dsub>
 801328e:	a318      	add	r3, pc, #96	@ (adr r3, 80132f0 <__ieee754_atan2+0x158>)
 8013290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013294:	e014      	b.n	80132c0 <__ieee754_atan2+0x128>
 8013296:	a118      	add	r1, pc, #96	@ (adr r1, 80132f8 <__ieee754_atan2+0x160>)
 8013298:	e9d1 0100 	ldrd	r0, r1, [r1]
 801329c:	e7ec      	b.n	8013278 <__ieee754_atan2+0xe0>
 801329e:	2000      	movs	r0, #0
 80132a0:	2100      	movs	r1, #0
 80132a2:	e7e9      	b.n	8013278 <__ieee754_atan2+0xe0>
 80132a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80132a8:	4619      	mov	r1, r3
 80132aa:	e794      	b.n	80131d6 <__ieee754_atan2+0x3e>
 80132ac:	a30e      	add	r3, pc, #56	@ (adr r3, 80132e8 <__ieee754_atan2+0x150>)
 80132ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132b2:	f7ec ffe1 	bl	8000278 <__aeabi_dsub>
 80132b6:	4602      	mov	r2, r0
 80132b8:	460b      	mov	r3, r1
 80132ba:	a10d      	add	r1, pc, #52	@ (adr r1, 80132f0 <__ieee754_atan2+0x158>)
 80132bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132c0:	f7ec ffda 	bl	8000278 <__aeabi_dsub>
 80132c4:	e787      	b.n	80131d6 <__ieee754_atan2+0x3e>
 80132c6:	a10a      	add	r1, pc, #40	@ (adr r1, 80132f0 <__ieee754_atan2+0x158>)
 80132c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132cc:	e783      	b.n	80131d6 <__ieee754_atan2+0x3e>
 80132ce:	a10c      	add	r1, pc, #48	@ (adr r1, 8013300 <__ieee754_atan2+0x168>)
 80132d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132d4:	e77f      	b.n	80131d6 <__ieee754_atan2+0x3e>
 80132d6:	2000      	movs	r0, #0
 80132d8:	2100      	movs	r1, #0
 80132da:	e77c      	b.n	80131d6 <__ieee754_atan2+0x3e>
 80132dc:	a10a      	add	r1, pc, #40	@ (adr r1, 8013308 <__ieee754_atan2+0x170>)
 80132de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132e2:	e778      	b.n	80131d6 <__ieee754_atan2+0x3e>
 80132e4:	f3af 8000 	nop.w
 80132e8:	33145c07 	.word	0x33145c07
 80132ec:	3ca1a626 	.word	0x3ca1a626
 80132f0:	54442d18 	.word	0x54442d18
 80132f4:	400921fb 	.word	0x400921fb
 80132f8:	54442d18 	.word	0x54442d18
 80132fc:	3ff921fb 	.word	0x3ff921fb
 8013300:	54442d18 	.word	0x54442d18
 8013304:	3fe921fb 	.word	0x3fe921fb
 8013308:	54442d18 	.word	0x54442d18
 801330c:	bff921fb 	.word	0xbff921fb
 8013310:	08017700 	.word	0x08017700
 8013314:	080176e8 	.word	0x080176e8
 8013318:	54442d18 	.word	0x54442d18
 801331c:	c00921fb 	.word	0xc00921fb
 8013320:	7ff00000 	.word	0x7ff00000
 8013324:	00000000 	.word	0x00000000

08013328 <__ieee754_rem_pio2>:
 8013328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801332c:	ec57 6b10 	vmov	r6, r7, d0
 8013330:	4bc5      	ldr	r3, [pc, #788]	@ (8013648 <__ieee754_rem_pio2+0x320>)
 8013332:	b08d      	sub	sp, #52	@ 0x34
 8013334:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8013338:	4598      	cmp	r8, r3
 801333a:	4604      	mov	r4, r0
 801333c:	9704      	str	r7, [sp, #16]
 801333e:	d807      	bhi.n	8013350 <__ieee754_rem_pio2+0x28>
 8013340:	2200      	movs	r2, #0
 8013342:	2300      	movs	r3, #0
 8013344:	ed80 0b00 	vstr	d0, [r0]
 8013348:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801334c:	2500      	movs	r5, #0
 801334e:	e028      	b.n	80133a2 <__ieee754_rem_pio2+0x7a>
 8013350:	4bbe      	ldr	r3, [pc, #760]	@ (801364c <__ieee754_rem_pio2+0x324>)
 8013352:	4598      	cmp	r8, r3
 8013354:	d878      	bhi.n	8013448 <__ieee754_rem_pio2+0x120>
 8013356:	9b04      	ldr	r3, [sp, #16]
 8013358:	4dbd      	ldr	r5, [pc, #756]	@ (8013650 <__ieee754_rem_pio2+0x328>)
 801335a:	2b00      	cmp	r3, #0
 801335c:	4630      	mov	r0, r6
 801335e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8013610 <__ieee754_rem_pio2+0x2e8>)
 8013360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013364:	4639      	mov	r1, r7
 8013366:	dd38      	ble.n	80133da <__ieee754_rem_pio2+0xb2>
 8013368:	f7ec ff86 	bl	8000278 <__aeabi_dsub>
 801336c:	45a8      	cmp	r8, r5
 801336e:	4606      	mov	r6, r0
 8013370:	460f      	mov	r7, r1
 8013372:	d01a      	beq.n	80133aa <__ieee754_rem_pio2+0x82>
 8013374:	a3a8      	add	r3, pc, #672	@ (adr r3, 8013618 <__ieee754_rem_pio2+0x2f0>)
 8013376:	e9d3 2300 	ldrd	r2, r3, [r3]
 801337a:	f7ec ff7d 	bl	8000278 <__aeabi_dsub>
 801337e:	4602      	mov	r2, r0
 8013380:	460b      	mov	r3, r1
 8013382:	4680      	mov	r8, r0
 8013384:	4689      	mov	r9, r1
 8013386:	4630      	mov	r0, r6
 8013388:	4639      	mov	r1, r7
 801338a:	f7ec ff75 	bl	8000278 <__aeabi_dsub>
 801338e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8013618 <__ieee754_rem_pio2+0x2f0>)
 8013390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013394:	f7ec ff70 	bl	8000278 <__aeabi_dsub>
 8013398:	e9c4 8900 	strd	r8, r9, [r4]
 801339c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80133a0:	2501      	movs	r5, #1
 80133a2:	4628      	mov	r0, r5
 80133a4:	b00d      	add	sp, #52	@ 0x34
 80133a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133aa:	a39d      	add	r3, pc, #628	@ (adr r3, 8013620 <__ieee754_rem_pio2+0x2f8>)
 80133ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133b0:	f7ec ff62 	bl	8000278 <__aeabi_dsub>
 80133b4:	a39c      	add	r3, pc, #624	@ (adr r3, 8013628 <__ieee754_rem_pio2+0x300>)
 80133b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ba:	4606      	mov	r6, r0
 80133bc:	460f      	mov	r7, r1
 80133be:	f7ec ff5b 	bl	8000278 <__aeabi_dsub>
 80133c2:	4602      	mov	r2, r0
 80133c4:	460b      	mov	r3, r1
 80133c6:	4680      	mov	r8, r0
 80133c8:	4689      	mov	r9, r1
 80133ca:	4630      	mov	r0, r6
 80133cc:	4639      	mov	r1, r7
 80133ce:	f7ec ff53 	bl	8000278 <__aeabi_dsub>
 80133d2:	a395      	add	r3, pc, #596	@ (adr r3, 8013628 <__ieee754_rem_pio2+0x300>)
 80133d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133d8:	e7dc      	b.n	8013394 <__ieee754_rem_pio2+0x6c>
 80133da:	f7ec ff4f 	bl	800027c <__adddf3>
 80133de:	45a8      	cmp	r8, r5
 80133e0:	4606      	mov	r6, r0
 80133e2:	460f      	mov	r7, r1
 80133e4:	d018      	beq.n	8013418 <__ieee754_rem_pio2+0xf0>
 80133e6:	a38c      	add	r3, pc, #560	@ (adr r3, 8013618 <__ieee754_rem_pio2+0x2f0>)
 80133e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ec:	f7ec ff46 	bl	800027c <__adddf3>
 80133f0:	4602      	mov	r2, r0
 80133f2:	460b      	mov	r3, r1
 80133f4:	4680      	mov	r8, r0
 80133f6:	4689      	mov	r9, r1
 80133f8:	4630      	mov	r0, r6
 80133fa:	4639      	mov	r1, r7
 80133fc:	f7ec ff3c 	bl	8000278 <__aeabi_dsub>
 8013400:	a385      	add	r3, pc, #532	@ (adr r3, 8013618 <__ieee754_rem_pio2+0x2f0>)
 8013402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013406:	f7ec ff39 	bl	800027c <__adddf3>
 801340a:	f04f 35ff 	mov.w	r5, #4294967295
 801340e:	e9c4 8900 	strd	r8, r9, [r4]
 8013412:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013416:	e7c4      	b.n	80133a2 <__ieee754_rem_pio2+0x7a>
 8013418:	a381      	add	r3, pc, #516	@ (adr r3, 8013620 <__ieee754_rem_pio2+0x2f8>)
 801341a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801341e:	f7ec ff2d 	bl	800027c <__adddf3>
 8013422:	a381      	add	r3, pc, #516	@ (adr r3, 8013628 <__ieee754_rem_pio2+0x300>)
 8013424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013428:	4606      	mov	r6, r0
 801342a:	460f      	mov	r7, r1
 801342c:	f7ec ff26 	bl	800027c <__adddf3>
 8013430:	4602      	mov	r2, r0
 8013432:	460b      	mov	r3, r1
 8013434:	4680      	mov	r8, r0
 8013436:	4689      	mov	r9, r1
 8013438:	4630      	mov	r0, r6
 801343a:	4639      	mov	r1, r7
 801343c:	f7ec ff1c 	bl	8000278 <__aeabi_dsub>
 8013440:	a379      	add	r3, pc, #484	@ (adr r3, 8013628 <__ieee754_rem_pio2+0x300>)
 8013442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013446:	e7de      	b.n	8013406 <__ieee754_rem_pio2+0xde>
 8013448:	4b82      	ldr	r3, [pc, #520]	@ (8013654 <__ieee754_rem_pio2+0x32c>)
 801344a:	4598      	cmp	r8, r3
 801344c:	f200 80d1 	bhi.w	80135f2 <__ieee754_rem_pio2+0x2ca>
 8013450:	f000 fafe 	bl	8013a50 <fabs>
 8013454:	ec57 6b10 	vmov	r6, r7, d0
 8013458:	a375      	add	r3, pc, #468	@ (adr r3, 8013630 <__ieee754_rem_pio2+0x308>)
 801345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801345e:	4630      	mov	r0, r6
 8013460:	4639      	mov	r1, r7
 8013462:	f7ed f8c1 	bl	80005e8 <__aeabi_dmul>
 8013466:	4b7c      	ldr	r3, [pc, #496]	@ (8013658 <__ieee754_rem_pio2+0x330>)
 8013468:	2200      	movs	r2, #0
 801346a:	f7ec ff07 	bl	800027c <__adddf3>
 801346e:	f7ed fb55 	bl	8000b1c <__aeabi_d2iz>
 8013472:	4605      	mov	r5, r0
 8013474:	f7ed f84e 	bl	8000514 <__aeabi_i2d>
 8013478:	4602      	mov	r2, r0
 801347a:	460b      	mov	r3, r1
 801347c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013480:	a363      	add	r3, pc, #396	@ (adr r3, 8013610 <__ieee754_rem_pio2+0x2e8>)
 8013482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013486:	f7ed f8af 	bl	80005e8 <__aeabi_dmul>
 801348a:	4602      	mov	r2, r0
 801348c:	460b      	mov	r3, r1
 801348e:	4630      	mov	r0, r6
 8013490:	4639      	mov	r1, r7
 8013492:	f7ec fef1 	bl	8000278 <__aeabi_dsub>
 8013496:	a360      	add	r3, pc, #384	@ (adr r3, 8013618 <__ieee754_rem_pio2+0x2f0>)
 8013498:	e9d3 2300 	ldrd	r2, r3, [r3]
 801349c:	4682      	mov	sl, r0
 801349e:	468b      	mov	fp, r1
 80134a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80134a4:	f7ed f8a0 	bl	80005e8 <__aeabi_dmul>
 80134a8:	2d1f      	cmp	r5, #31
 80134aa:	4606      	mov	r6, r0
 80134ac:	460f      	mov	r7, r1
 80134ae:	dc0c      	bgt.n	80134ca <__ieee754_rem_pio2+0x1a2>
 80134b0:	4b6a      	ldr	r3, [pc, #424]	@ (801365c <__ieee754_rem_pio2+0x334>)
 80134b2:	1e6a      	subs	r2, r5, #1
 80134b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80134b8:	4543      	cmp	r3, r8
 80134ba:	d006      	beq.n	80134ca <__ieee754_rem_pio2+0x1a2>
 80134bc:	4632      	mov	r2, r6
 80134be:	463b      	mov	r3, r7
 80134c0:	4650      	mov	r0, sl
 80134c2:	4659      	mov	r1, fp
 80134c4:	f7ec fed8 	bl	8000278 <__aeabi_dsub>
 80134c8:	e00e      	b.n	80134e8 <__ieee754_rem_pio2+0x1c0>
 80134ca:	463b      	mov	r3, r7
 80134cc:	4632      	mov	r2, r6
 80134ce:	4650      	mov	r0, sl
 80134d0:	4659      	mov	r1, fp
 80134d2:	f7ec fed1 	bl	8000278 <__aeabi_dsub>
 80134d6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80134da:	9305      	str	r3, [sp, #20]
 80134dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80134e0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80134e4:	2b10      	cmp	r3, #16
 80134e6:	dc02      	bgt.n	80134ee <__ieee754_rem_pio2+0x1c6>
 80134e8:	e9c4 0100 	strd	r0, r1, [r4]
 80134ec:	e039      	b.n	8013562 <__ieee754_rem_pio2+0x23a>
 80134ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8013620 <__ieee754_rem_pio2+0x2f8>)
 80134f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80134f8:	f7ed f876 	bl	80005e8 <__aeabi_dmul>
 80134fc:	4606      	mov	r6, r0
 80134fe:	460f      	mov	r7, r1
 8013500:	4602      	mov	r2, r0
 8013502:	460b      	mov	r3, r1
 8013504:	4650      	mov	r0, sl
 8013506:	4659      	mov	r1, fp
 8013508:	f7ec feb6 	bl	8000278 <__aeabi_dsub>
 801350c:	4602      	mov	r2, r0
 801350e:	460b      	mov	r3, r1
 8013510:	4680      	mov	r8, r0
 8013512:	4689      	mov	r9, r1
 8013514:	4650      	mov	r0, sl
 8013516:	4659      	mov	r1, fp
 8013518:	f7ec feae 	bl	8000278 <__aeabi_dsub>
 801351c:	4632      	mov	r2, r6
 801351e:	463b      	mov	r3, r7
 8013520:	f7ec feaa 	bl	8000278 <__aeabi_dsub>
 8013524:	a340      	add	r3, pc, #256	@ (adr r3, 8013628 <__ieee754_rem_pio2+0x300>)
 8013526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352a:	4606      	mov	r6, r0
 801352c:	460f      	mov	r7, r1
 801352e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013532:	f7ed f859 	bl	80005e8 <__aeabi_dmul>
 8013536:	4632      	mov	r2, r6
 8013538:	463b      	mov	r3, r7
 801353a:	f7ec fe9d 	bl	8000278 <__aeabi_dsub>
 801353e:	4602      	mov	r2, r0
 8013540:	460b      	mov	r3, r1
 8013542:	4606      	mov	r6, r0
 8013544:	460f      	mov	r7, r1
 8013546:	4640      	mov	r0, r8
 8013548:	4649      	mov	r1, r9
 801354a:	f7ec fe95 	bl	8000278 <__aeabi_dsub>
 801354e:	9a05      	ldr	r2, [sp, #20]
 8013550:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013554:	1ad3      	subs	r3, r2, r3
 8013556:	2b31      	cmp	r3, #49	@ 0x31
 8013558:	dc20      	bgt.n	801359c <__ieee754_rem_pio2+0x274>
 801355a:	e9c4 0100 	strd	r0, r1, [r4]
 801355e:	46c2      	mov	sl, r8
 8013560:	46cb      	mov	fp, r9
 8013562:	e9d4 8900 	ldrd	r8, r9, [r4]
 8013566:	4650      	mov	r0, sl
 8013568:	4642      	mov	r2, r8
 801356a:	464b      	mov	r3, r9
 801356c:	4659      	mov	r1, fp
 801356e:	f7ec fe83 	bl	8000278 <__aeabi_dsub>
 8013572:	463b      	mov	r3, r7
 8013574:	4632      	mov	r2, r6
 8013576:	f7ec fe7f 	bl	8000278 <__aeabi_dsub>
 801357a:	9b04      	ldr	r3, [sp, #16]
 801357c:	2b00      	cmp	r3, #0
 801357e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013582:	f6bf af0e 	bge.w	80133a2 <__ieee754_rem_pio2+0x7a>
 8013586:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801358a:	6063      	str	r3, [r4, #4]
 801358c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013590:	f8c4 8000 	str.w	r8, [r4]
 8013594:	60a0      	str	r0, [r4, #8]
 8013596:	60e3      	str	r3, [r4, #12]
 8013598:	426d      	negs	r5, r5
 801359a:	e702      	b.n	80133a2 <__ieee754_rem_pio2+0x7a>
 801359c:	a326      	add	r3, pc, #152	@ (adr r3, 8013638 <__ieee754_rem_pio2+0x310>)
 801359e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80135a6:	f7ed f81f 	bl	80005e8 <__aeabi_dmul>
 80135aa:	4606      	mov	r6, r0
 80135ac:	460f      	mov	r7, r1
 80135ae:	4602      	mov	r2, r0
 80135b0:	460b      	mov	r3, r1
 80135b2:	4640      	mov	r0, r8
 80135b4:	4649      	mov	r1, r9
 80135b6:	f7ec fe5f 	bl	8000278 <__aeabi_dsub>
 80135ba:	4602      	mov	r2, r0
 80135bc:	460b      	mov	r3, r1
 80135be:	4682      	mov	sl, r0
 80135c0:	468b      	mov	fp, r1
 80135c2:	4640      	mov	r0, r8
 80135c4:	4649      	mov	r1, r9
 80135c6:	f7ec fe57 	bl	8000278 <__aeabi_dsub>
 80135ca:	4632      	mov	r2, r6
 80135cc:	463b      	mov	r3, r7
 80135ce:	f7ec fe53 	bl	8000278 <__aeabi_dsub>
 80135d2:	a31b      	add	r3, pc, #108	@ (adr r3, 8013640 <__ieee754_rem_pio2+0x318>)
 80135d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d8:	4606      	mov	r6, r0
 80135da:	460f      	mov	r7, r1
 80135dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80135e0:	f7ed f802 	bl	80005e8 <__aeabi_dmul>
 80135e4:	4632      	mov	r2, r6
 80135e6:	463b      	mov	r3, r7
 80135e8:	f7ec fe46 	bl	8000278 <__aeabi_dsub>
 80135ec:	4606      	mov	r6, r0
 80135ee:	460f      	mov	r7, r1
 80135f0:	e764      	b.n	80134bc <__ieee754_rem_pio2+0x194>
 80135f2:	4b1b      	ldr	r3, [pc, #108]	@ (8013660 <__ieee754_rem_pio2+0x338>)
 80135f4:	4598      	cmp	r8, r3
 80135f6:	d935      	bls.n	8013664 <__ieee754_rem_pio2+0x33c>
 80135f8:	4632      	mov	r2, r6
 80135fa:	463b      	mov	r3, r7
 80135fc:	4630      	mov	r0, r6
 80135fe:	4639      	mov	r1, r7
 8013600:	f7ec fe3a 	bl	8000278 <__aeabi_dsub>
 8013604:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013608:	e9c4 0100 	strd	r0, r1, [r4]
 801360c:	e69e      	b.n	801334c <__ieee754_rem_pio2+0x24>
 801360e:	bf00      	nop
 8013610:	54400000 	.word	0x54400000
 8013614:	3ff921fb 	.word	0x3ff921fb
 8013618:	1a626331 	.word	0x1a626331
 801361c:	3dd0b461 	.word	0x3dd0b461
 8013620:	1a600000 	.word	0x1a600000
 8013624:	3dd0b461 	.word	0x3dd0b461
 8013628:	2e037073 	.word	0x2e037073
 801362c:	3ba3198a 	.word	0x3ba3198a
 8013630:	6dc9c883 	.word	0x6dc9c883
 8013634:	3fe45f30 	.word	0x3fe45f30
 8013638:	2e000000 	.word	0x2e000000
 801363c:	3ba3198a 	.word	0x3ba3198a
 8013640:	252049c1 	.word	0x252049c1
 8013644:	397b839a 	.word	0x397b839a
 8013648:	3fe921fb 	.word	0x3fe921fb
 801364c:	4002d97b 	.word	0x4002d97b
 8013650:	3ff921fb 	.word	0x3ff921fb
 8013654:	413921fb 	.word	0x413921fb
 8013658:	3fe00000 	.word	0x3fe00000
 801365c:	08017718 	.word	0x08017718
 8013660:	7fefffff 	.word	0x7fefffff
 8013664:	ea4f 5528 	mov.w	r5, r8, asr #20
 8013668:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801366c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8013670:	4630      	mov	r0, r6
 8013672:	460f      	mov	r7, r1
 8013674:	f7ed fa52 	bl	8000b1c <__aeabi_d2iz>
 8013678:	f7ec ff4c 	bl	8000514 <__aeabi_i2d>
 801367c:	4602      	mov	r2, r0
 801367e:	460b      	mov	r3, r1
 8013680:	4630      	mov	r0, r6
 8013682:	4639      	mov	r1, r7
 8013684:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013688:	f7ec fdf6 	bl	8000278 <__aeabi_dsub>
 801368c:	4b22      	ldr	r3, [pc, #136]	@ (8013718 <__ieee754_rem_pio2+0x3f0>)
 801368e:	2200      	movs	r2, #0
 8013690:	f7ec ffaa 	bl	80005e8 <__aeabi_dmul>
 8013694:	460f      	mov	r7, r1
 8013696:	4606      	mov	r6, r0
 8013698:	f7ed fa40 	bl	8000b1c <__aeabi_d2iz>
 801369c:	f7ec ff3a 	bl	8000514 <__aeabi_i2d>
 80136a0:	4602      	mov	r2, r0
 80136a2:	460b      	mov	r3, r1
 80136a4:	4630      	mov	r0, r6
 80136a6:	4639      	mov	r1, r7
 80136a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80136ac:	f7ec fde4 	bl	8000278 <__aeabi_dsub>
 80136b0:	4b19      	ldr	r3, [pc, #100]	@ (8013718 <__ieee754_rem_pio2+0x3f0>)
 80136b2:	2200      	movs	r2, #0
 80136b4:	f7ec ff98 	bl	80005e8 <__aeabi_dmul>
 80136b8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80136bc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80136c0:	f04f 0803 	mov.w	r8, #3
 80136c4:	2600      	movs	r6, #0
 80136c6:	2700      	movs	r7, #0
 80136c8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80136cc:	4632      	mov	r2, r6
 80136ce:	463b      	mov	r3, r7
 80136d0:	46c2      	mov	sl, r8
 80136d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80136d6:	f7ed f9ef 	bl	8000ab8 <__aeabi_dcmpeq>
 80136da:	2800      	cmp	r0, #0
 80136dc:	d1f4      	bne.n	80136c8 <__ieee754_rem_pio2+0x3a0>
 80136de:	4b0f      	ldr	r3, [pc, #60]	@ (801371c <__ieee754_rem_pio2+0x3f4>)
 80136e0:	9301      	str	r3, [sp, #4]
 80136e2:	2302      	movs	r3, #2
 80136e4:	9300      	str	r3, [sp, #0]
 80136e6:	462a      	mov	r2, r5
 80136e8:	4653      	mov	r3, sl
 80136ea:	4621      	mov	r1, r4
 80136ec:	a806      	add	r0, sp, #24
 80136ee:	f000 fc0f 	bl	8013f10 <__kernel_rem_pio2>
 80136f2:	9b04      	ldr	r3, [sp, #16]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	4605      	mov	r5, r0
 80136f8:	f6bf ae53 	bge.w	80133a2 <__ieee754_rem_pio2+0x7a>
 80136fc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8013700:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013704:	e9c4 2300 	strd	r2, r3, [r4]
 8013708:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801370c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013710:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8013714:	e740      	b.n	8013598 <__ieee754_rem_pio2+0x270>
 8013716:	bf00      	nop
 8013718:	41700000 	.word	0x41700000
 801371c:	08017798 	.word	0x08017798

08013720 <atan>:
 8013720:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013724:	ec55 4b10 	vmov	r4, r5, d0
 8013728:	4bbf      	ldr	r3, [pc, #764]	@ (8013a28 <atan+0x308>)
 801372a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801372e:	429e      	cmp	r6, r3
 8013730:	46ab      	mov	fp, r5
 8013732:	d918      	bls.n	8013766 <atan+0x46>
 8013734:	4bbd      	ldr	r3, [pc, #756]	@ (8013a2c <atan+0x30c>)
 8013736:	429e      	cmp	r6, r3
 8013738:	d801      	bhi.n	801373e <atan+0x1e>
 801373a:	d109      	bne.n	8013750 <atan+0x30>
 801373c:	b144      	cbz	r4, 8013750 <atan+0x30>
 801373e:	4622      	mov	r2, r4
 8013740:	462b      	mov	r3, r5
 8013742:	4620      	mov	r0, r4
 8013744:	4629      	mov	r1, r5
 8013746:	f7ec fd99 	bl	800027c <__adddf3>
 801374a:	4604      	mov	r4, r0
 801374c:	460d      	mov	r5, r1
 801374e:	e006      	b.n	801375e <atan+0x3e>
 8013750:	f1bb 0f00 	cmp.w	fp, #0
 8013754:	f340 812b 	ble.w	80139ae <atan+0x28e>
 8013758:	a597      	add	r5, pc, #604	@ (adr r5, 80139b8 <atan+0x298>)
 801375a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801375e:	ec45 4b10 	vmov	d0, r4, r5
 8013762:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013766:	4bb2      	ldr	r3, [pc, #712]	@ (8013a30 <atan+0x310>)
 8013768:	429e      	cmp	r6, r3
 801376a:	d813      	bhi.n	8013794 <atan+0x74>
 801376c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8013770:	429e      	cmp	r6, r3
 8013772:	d80c      	bhi.n	801378e <atan+0x6e>
 8013774:	a392      	add	r3, pc, #584	@ (adr r3, 80139c0 <atan+0x2a0>)
 8013776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801377a:	4620      	mov	r0, r4
 801377c:	4629      	mov	r1, r5
 801377e:	f7ec fd7d 	bl	800027c <__adddf3>
 8013782:	4bac      	ldr	r3, [pc, #688]	@ (8013a34 <atan+0x314>)
 8013784:	2200      	movs	r2, #0
 8013786:	f7ed f9bf 	bl	8000b08 <__aeabi_dcmpgt>
 801378a:	2800      	cmp	r0, #0
 801378c:	d1e7      	bne.n	801375e <atan+0x3e>
 801378e:	f04f 3aff 	mov.w	sl, #4294967295
 8013792:	e029      	b.n	80137e8 <atan+0xc8>
 8013794:	f000 f95c 	bl	8013a50 <fabs>
 8013798:	4ba7      	ldr	r3, [pc, #668]	@ (8013a38 <atan+0x318>)
 801379a:	429e      	cmp	r6, r3
 801379c:	ec55 4b10 	vmov	r4, r5, d0
 80137a0:	f200 80bc 	bhi.w	801391c <atan+0x1fc>
 80137a4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 80137a8:	429e      	cmp	r6, r3
 80137aa:	f200 809e 	bhi.w	80138ea <atan+0x1ca>
 80137ae:	4622      	mov	r2, r4
 80137b0:	462b      	mov	r3, r5
 80137b2:	4620      	mov	r0, r4
 80137b4:	4629      	mov	r1, r5
 80137b6:	f7ec fd61 	bl	800027c <__adddf3>
 80137ba:	4b9e      	ldr	r3, [pc, #632]	@ (8013a34 <atan+0x314>)
 80137bc:	2200      	movs	r2, #0
 80137be:	f7ec fd5b 	bl	8000278 <__aeabi_dsub>
 80137c2:	2200      	movs	r2, #0
 80137c4:	4606      	mov	r6, r0
 80137c6:	460f      	mov	r7, r1
 80137c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80137cc:	4620      	mov	r0, r4
 80137ce:	4629      	mov	r1, r5
 80137d0:	f7ec fd54 	bl	800027c <__adddf3>
 80137d4:	4602      	mov	r2, r0
 80137d6:	460b      	mov	r3, r1
 80137d8:	4630      	mov	r0, r6
 80137da:	4639      	mov	r1, r7
 80137dc:	f7ed f82e 	bl	800083c <__aeabi_ddiv>
 80137e0:	f04f 0a00 	mov.w	sl, #0
 80137e4:	4604      	mov	r4, r0
 80137e6:	460d      	mov	r5, r1
 80137e8:	4622      	mov	r2, r4
 80137ea:	462b      	mov	r3, r5
 80137ec:	4620      	mov	r0, r4
 80137ee:	4629      	mov	r1, r5
 80137f0:	f7ec fefa 	bl	80005e8 <__aeabi_dmul>
 80137f4:	4602      	mov	r2, r0
 80137f6:	460b      	mov	r3, r1
 80137f8:	4680      	mov	r8, r0
 80137fa:	4689      	mov	r9, r1
 80137fc:	f7ec fef4 	bl	80005e8 <__aeabi_dmul>
 8013800:	a371      	add	r3, pc, #452	@ (adr r3, 80139c8 <atan+0x2a8>)
 8013802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013806:	4606      	mov	r6, r0
 8013808:	460f      	mov	r7, r1
 801380a:	f7ec feed 	bl	80005e8 <__aeabi_dmul>
 801380e:	a370      	add	r3, pc, #448	@ (adr r3, 80139d0 <atan+0x2b0>)
 8013810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013814:	f7ec fd32 	bl	800027c <__adddf3>
 8013818:	4632      	mov	r2, r6
 801381a:	463b      	mov	r3, r7
 801381c:	f7ec fee4 	bl	80005e8 <__aeabi_dmul>
 8013820:	a36d      	add	r3, pc, #436	@ (adr r3, 80139d8 <atan+0x2b8>)
 8013822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013826:	f7ec fd29 	bl	800027c <__adddf3>
 801382a:	4632      	mov	r2, r6
 801382c:	463b      	mov	r3, r7
 801382e:	f7ec fedb 	bl	80005e8 <__aeabi_dmul>
 8013832:	a36b      	add	r3, pc, #428	@ (adr r3, 80139e0 <atan+0x2c0>)
 8013834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013838:	f7ec fd20 	bl	800027c <__adddf3>
 801383c:	4632      	mov	r2, r6
 801383e:	463b      	mov	r3, r7
 8013840:	f7ec fed2 	bl	80005e8 <__aeabi_dmul>
 8013844:	a368      	add	r3, pc, #416	@ (adr r3, 80139e8 <atan+0x2c8>)
 8013846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801384a:	f7ec fd17 	bl	800027c <__adddf3>
 801384e:	4632      	mov	r2, r6
 8013850:	463b      	mov	r3, r7
 8013852:	f7ec fec9 	bl	80005e8 <__aeabi_dmul>
 8013856:	a366      	add	r3, pc, #408	@ (adr r3, 80139f0 <atan+0x2d0>)
 8013858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801385c:	f7ec fd0e 	bl	800027c <__adddf3>
 8013860:	4642      	mov	r2, r8
 8013862:	464b      	mov	r3, r9
 8013864:	f7ec fec0 	bl	80005e8 <__aeabi_dmul>
 8013868:	a363      	add	r3, pc, #396	@ (adr r3, 80139f8 <atan+0x2d8>)
 801386a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801386e:	4680      	mov	r8, r0
 8013870:	4689      	mov	r9, r1
 8013872:	4630      	mov	r0, r6
 8013874:	4639      	mov	r1, r7
 8013876:	f7ec feb7 	bl	80005e8 <__aeabi_dmul>
 801387a:	a361      	add	r3, pc, #388	@ (adr r3, 8013a00 <atan+0x2e0>)
 801387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013880:	f7ec fcfa 	bl	8000278 <__aeabi_dsub>
 8013884:	4632      	mov	r2, r6
 8013886:	463b      	mov	r3, r7
 8013888:	f7ec feae 	bl	80005e8 <__aeabi_dmul>
 801388c:	a35e      	add	r3, pc, #376	@ (adr r3, 8013a08 <atan+0x2e8>)
 801388e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013892:	f7ec fcf1 	bl	8000278 <__aeabi_dsub>
 8013896:	4632      	mov	r2, r6
 8013898:	463b      	mov	r3, r7
 801389a:	f7ec fea5 	bl	80005e8 <__aeabi_dmul>
 801389e:	a35c      	add	r3, pc, #368	@ (adr r3, 8013a10 <atan+0x2f0>)
 80138a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a4:	f7ec fce8 	bl	8000278 <__aeabi_dsub>
 80138a8:	4632      	mov	r2, r6
 80138aa:	463b      	mov	r3, r7
 80138ac:	f7ec fe9c 	bl	80005e8 <__aeabi_dmul>
 80138b0:	a359      	add	r3, pc, #356	@ (adr r3, 8013a18 <atan+0x2f8>)
 80138b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138b6:	f7ec fcdf 	bl	8000278 <__aeabi_dsub>
 80138ba:	4632      	mov	r2, r6
 80138bc:	463b      	mov	r3, r7
 80138be:	f7ec fe93 	bl	80005e8 <__aeabi_dmul>
 80138c2:	4602      	mov	r2, r0
 80138c4:	460b      	mov	r3, r1
 80138c6:	4640      	mov	r0, r8
 80138c8:	4649      	mov	r1, r9
 80138ca:	f7ec fcd7 	bl	800027c <__adddf3>
 80138ce:	4622      	mov	r2, r4
 80138d0:	462b      	mov	r3, r5
 80138d2:	f7ec fe89 	bl	80005e8 <__aeabi_dmul>
 80138d6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80138da:	4602      	mov	r2, r0
 80138dc:	460b      	mov	r3, r1
 80138de:	d148      	bne.n	8013972 <atan+0x252>
 80138e0:	4620      	mov	r0, r4
 80138e2:	4629      	mov	r1, r5
 80138e4:	f7ec fcc8 	bl	8000278 <__aeabi_dsub>
 80138e8:	e72f      	b.n	801374a <atan+0x2a>
 80138ea:	4b52      	ldr	r3, [pc, #328]	@ (8013a34 <atan+0x314>)
 80138ec:	2200      	movs	r2, #0
 80138ee:	4620      	mov	r0, r4
 80138f0:	4629      	mov	r1, r5
 80138f2:	f7ec fcc1 	bl	8000278 <__aeabi_dsub>
 80138f6:	4b4f      	ldr	r3, [pc, #316]	@ (8013a34 <atan+0x314>)
 80138f8:	4606      	mov	r6, r0
 80138fa:	460f      	mov	r7, r1
 80138fc:	2200      	movs	r2, #0
 80138fe:	4620      	mov	r0, r4
 8013900:	4629      	mov	r1, r5
 8013902:	f7ec fcbb 	bl	800027c <__adddf3>
 8013906:	4602      	mov	r2, r0
 8013908:	460b      	mov	r3, r1
 801390a:	4630      	mov	r0, r6
 801390c:	4639      	mov	r1, r7
 801390e:	f7ec ff95 	bl	800083c <__aeabi_ddiv>
 8013912:	f04f 0a01 	mov.w	sl, #1
 8013916:	4604      	mov	r4, r0
 8013918:	460d      	mov	r5, r1
 801391a:	e765      	b.n	80137e8 <atan+0xc8>
 801391c:	4b47      	ldr	r3, [pc, #284]	@ (8013a3c <atan+0x31c>)
 801391e:	429e      	cmp	r6, r3
 8013920:	d21c      	bcs.n	801395c <atan+0x23c>
 8013922:	4b47      	ldr	r3, [pc, #284]	@ (8013a40 <atan+0x320>)
 8013924:	2200      	movs	r2, #0
 8013926:	4620      	mov	r0, r4
 8013928:	4629      	mov	r1, r5
 801392a:	f7ec fca5 	bl	8000278 <__aeabi_dsub>
 801392e:	4b44      	ldr	r3, [pc, #272]	@ (8013a40 <atan+0x320>)
 8013930:	4606      	mov	r6, r0
 8013932:	460f      	mov	r7, r1
 8013934:	2200      	movs	r2, #0
 8013936:	4620      	mov	r0, r4
 8013938:	4629      	mov	r1, r5
 801393a:	f7ec fe55 	bl	80005e8 <__aeabi_dmul>
 801393e:	4b3d      	ldr	r3, [pc, #244]	@ (8013a34 <atan+0x314>)
 8013940:	2200      	movs	r2, #0
 8013942:	f7ec fc9b 	bl	800027c <__adddf3>
 8013946:	4602      	mov	r2, r0
 8013948:	460b      	mov	r3, r1
 801394a:	4630      	mov	r0, r6
 801394c:	4639      	mov	r1, r7
 801394e:	f7ec ff75 	bl	800083c <__aeabi_ddiv>
 8013952:	f04f 0a02 	mov.w	sl, #2
 8013956:	4604      	mov	r4, r0
 8013958:	460d      	mov	r5, r1
 801395a:	e745      	b.n	80137e8 <atan+0xc8>
 801395c:	4622      	mov	r2, r4
 801395e:	462b      	mov	r3, r5
 8013960:	4938      	ldr	r1, [pc, #224]	@ (8013a44 <atan+0x324>)
 8013962:	2000      	movs	r0, #0
 8013964:	f7ec ff6a 	bl	800083c <__aeabi_ddiv>
 8013968:	f04f 0a03 	mov.w	sl, #3
 801396c:	4604      	mov	r4, r0
 801396e:	460d      	mov	r5, r1
 8013970:	e73a      	b.n	80137e8 <atan+0xc8>
 8013972:	4b35      	ldr	r3, [pc, #212]	@ (8013a48 <atan+0x328>)
 8013974:	4e35      	ldr	r6, [pc, #212]	@ (8013a4c <atan+0x32c>)
 8013976:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801397a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801397e:	f7ec fc7b 	bl	8000278 <__aeabi_dsub>
 8013982:	4622      	mov	r2, r4
 8013984:	462b      	mov	r3, r5
 8013986:	f7ec fc77 	bl	8000278 <__aeabi_dsub>
 801398a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801398e:	4602      	mov	r2, r0
 8013990:	460b      	mov	r3, r1
 8013992:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013996:	f7ec fc6f 	bl	8000278 <__aeabi_dsub>
 801399a:	f1bb 0f00 	cmp.w	fp, #0
 801399e:	4604      	mov	r4, r0
 80139a0:	460d      	mov	r5, r1
 80139a2:	f6bf aedc 	bge.w	801375e <atan+0x3e>
 80139a6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80139aa:	461d      	mov	r5, r3
 80139ac:	e6d7      	b.n	801375e <atan+0x3e>
 80139ae:	a51c      	add	r5, pc, #112	@ (adr r5, 8013a20 <atan+0x300>)
 80139b0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80139b4:	e6d3      	b.n	801375e <atan+0x3e>
 80139b6:	bf00      	nop
 80139b8:	54442d18 	.word	0x54442d18
 80139bc:	3ff921fb 	.word	0x3ff921fb
 80139c0:	8800759c 	.word	0x8800759c
 80139c4:	7e37e43c 	.word	0x7e37e43c
 80139c8:	e322da11 	.word	0xe322da11
 80139cc:	3f90ad3a 	.word	0x3f90ad3a
 80139d0:	24760deb 	.word	0x24760deb
 80139d4:	3fa97b4b 	.word	0x3fa97b4b
 80139d8:	a0d03d51 	.word	0xa0d03d51
 80139dc:	3fb10d66 	.word	0x3fb10d66
 80139e0:	c54c206e 	.word	0xc54c206e
 80139e4:	3fb745cd 	.word	0x3fb745cd
 80139e8:	920083ff 	.word	0x920083ff
 80139ec:	3fc24924 	.word	0x3fc24924
 80139f0:	5555550d 	.word	0x5555550d
 80139f4:	3fd55555 	.word	0x3fd55555
 80139f8:	2c6a6c2f 	.word	0x2c6a6c2f
 80139fc:	bfa2b444 	.word	0xbfa2b444
 8013a00:	52defd9a 	.word	0x52defd9a
 8013a04:	3fadde2d 	.word	0x3fadde2d
 8013a08:	af749a6d 	.word	0xaf749a6d
 8013a0c:	3fb3b0f2 	.word	0x3fb3b0f2
 8013a10:	fe231671 	.word	0xfe231671
 8013a14:	3fbc71c6 	.word	0x3fbc71c6
 8013a18:	9998ebc4 	.word	0x9998ebc4
 8013a1c:	3fc99999 	.word	0x3fc99999
 8013a20:	54442d18 	.word	0x54442d18
 8013a24:	bff921fb 	.word	0xbff921fb
 8013a28:	440fffff 	.word	0x440fffff
 8013a2c:	7ff00000 	.word	0x7ff00000
 8013a30:	3fdbffff 	.word	0x3fdbffff
 8013a34:	3ff00000 	.word	0x3ff00000
 8013a38:	3ff2ffff 	.word	0x3ff2ffff
 8013a3c:	40038000 	.word	0x40038000
 8013a40:	3ff80000 	.word	0x3ff80000
 8013a44:	bff00000 	.word	0xbff00000
 8013a48:	080178a0 	.word	0x080178a0
 8013a4c:	080178c0 	.word	0x080178c0

08013a50 <fabs>:
 8013a50:	ec51 0b10 	vmov	r0, r1, d0
 8013a54:	4602      	mov	r2, r0
 8013a56:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013a5a:	ec43 2b10 	vmov	d0, r2, r3
 8013a5e:	4770      	bx	lr

08013a60 <__ieee754_asinf>:
 8013a60:	b538      	push	{r3, r4, r5, lr}
 8013a62:	ee10 5a10 	vmov	r5, s0
 8013a66:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013a6a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8013a6e:	ed2d 8b04 	vpush	{d8-d9}
 8013a72:	d10c      	bne.n	8013a8e <__ieee754_asinf+0x2e>
 8013a74:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013be8 <__ieee754_asinf+0x188>
 8013a78:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8013bec <__ieee754_asinf+0x18c>
 8013a7c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013a80:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013a84:	eeb0 0a67 	vmov.f32	s0, s15
 8013a88:	ecbd 8b04 	vpop	{d8-d9}
 8013a8c:	bd38      	pop	{r3, r4, r5, pc}
 8013a8e:	d904      	bls.n	8013a9a <__ieee754_asinf+0x3a>
 8013a90:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013a94:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013a98:	e7f6      	b.n	8013a88 <__ieee754_asinf+0x28>
 8013a9a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8013a9e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8013aa2:	d20b      	bcs.n	8013abc <__ieee754_asinf+0x5c>
 8013aa4:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8013aa8:	d252      	bcs.n	8013b50 <__ieee754_asinf+0xf0>
 8013aaa:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8013bf0 <__ieee754_asinf+0x190>
 8013aae:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013ab2:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013aba:	dce5      	bgt.n	8013a88 <__ieee754_asinf+0x28>
 8013abc:	f7ff f9cc 	bl	8012e58 <fabsf>
 8013ac0:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8013ac4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013ac8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013acc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013bf4 <__ieee754_asinf+0x194>
 8013ad0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8013bf8 <__ieee754_asinf+0x198>
 8013ad4:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8013bfc <__ieee754_asinf+0x19c>
 8013ad8:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013adc:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8013c00 <__ieee754_asinf+0x1a0>
 8013ae0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013ae4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8013c04 <__ieee754_asinf+0x1a4>
 8013ae8:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013aec:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8013c08 <__ieee754_asinf+0x1a8>
 8013af0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013af4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8013c0c <__ieee754_asinf+0x1ac>
 8013af8:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013afc:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8013c10 <__ieee754_asinf+0x1b0>
 8013b00:	eee8 7a07 	vfma.f32	s15, s16, s14
 8013b04:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8013c14 <__ieee754_asinf+0x1b4>
 8013b08:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013b0c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8013c18 <__ieee754_asinf+0x1b8>
 8013b10:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013b14:	eeb0 0a48 	vmov.f32	s0, s16
 8013b18:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013b1c:	f7ff f9b4 	bl	8012e88 <__ieee754_sqrtf>
 8013b20:	4b3e      	ldr	r3, [pc, #248]	@ (8013c1c <__ieee754_asinf+0x1bc>)
 8013b22:	ee29 9a08 	vmul.f32	s18, s18, s16
 8013b26:	429c      	cmp	r4, r3
 8013b28:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013b2c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8013b30:	d93d      	bls.n	8013bae <__ieee754_asinf+0x14e>
 8013b32:	eea0 0a06 	vfma.f32	s0, s0, s12
 8013b36:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8013c20 <__ieee754_asinf+0x1c0>
 8013b3a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013b3e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013bec <__ieee754_asinf+0x18c>
 8013b42:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013b46:	2d00      	cmp	r5, #0
 8013b48:	bfd8      	it	le
 8013b4a:	eeb1 0a40 	vnegle.f32	s0, s0
 8013b4e:	e79b      	b.n	8013a88 <__ieee754_asinf+0x28>
 8013b50:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013b54:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8013bf8 <__ieee754_asinf+0x198>
 8013b58:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8013bf4 <__ieee754_asinf+0x194>
 8013b5c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8013c0c <__ieee754_asinf+0x1ac>
 8013b60:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013b64:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8013c00 <__ieee754_asinf+0x1a0>
 8013b68:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013b6c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8013c04 <__ieee754_asinf+0x1a4>
 8013b70:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013b74:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8013c08 <__ieee754_asinf+0x1a8>
 8013b78:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013b7c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8013bfc <__ieee754_asinf+0x19c>
 8013b80:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013b84:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8013c10 <__ieee754_asinf+0x1b0>
 8013b88:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013b8c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8013c14 <__ieee754_asinf+0x1b4>
 8013b90:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013b94:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8013c18 <__ieee754_asinf+0x1b8>
 8013b98:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013ba0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013ba4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013ba8:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013bac:	e76c      	b.n	8013a88 <__ieee754_asinf+0x28>
 8013bae:	ee10 3a10 	vmov	r3, s0
 8013bb2:	f36f 030b 	bfc	r3, #0, #12
 8013bb6:	ee07 3a10 	vmov	s14, r3
 8013bba:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013bbe:	ee70 5a00 	vadd.f32	s11, s0, s0
 8013bc2:	ee30 0a07 	vadd.f32	s0, s0, s14
 8013bc6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013be8 <__ieee754_asinf+0x188>
 8013bca:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8013bce:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8013c24 <__ieee754_asinf+0x1c4>
 8013bd2:	eee5 7a66 	vfms.f32	s15, s10, s13
 8013bd6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8013bda:	eeb0 6a40 	vmov.f32	s12, s0
 8013bde:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013be2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013be6:	e7ac      	b.n	8013b42 <__ieee754_asinf+0xe2>
 8013be8:	b33bbd2e 	.word	0xb33bbd2e
 8013bec:	3fc90fdb 	.word	0x3fc90fdb
 8013bf0:	7149f2ca 	.word	0x7149f2ca
 8013bf4:	3a4f7f04 	.word	0x3a4f7f04
 8013bf8:	3811ef08 	.word	0x3811ef08
 8013bfc:	3e2aaaab 	.word	0x3e2aaaab
 8013c00:	bd241146 	.word	0xbd241146
 8013c04:	3e4e0aa8 	.word	0x3e4e0aa8
 8013c08:	bea6b090 	.word	0xbea6b090
 8013c0c:	3d9dc62e 	.word	0x3d9dc62e
 8013c10:	bf303361 	.word	0xbf303361
 8013c14:	4001572d 	.word	0x4001572d
 8013c18:	c019d139 	.word	0xc019d139
 8013c1c:	3f799999 	.word	0x3f799999
 8013c20:	333bbd2e 	.word	0x333bbd2e
 8013c24:	3f490fdb 	.word	0x3f490fdb

08013c28 <__ieee754_atan2f>:
 8013c28:	ee10 2a90 	vmov	r2, s1
 8013c2c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013c30:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013c34:	b510      	push	{r4, lr}
 8013c36:	eef0 7a40 	vmov.f32	s15, s0
 8013c3a:	d806      	bhi.n	8013c4a <__ieee754_atan2f+0x22>
 8013c3c:	ee10 0a10 	vmov	r0, s0
 8013c40:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8013c44:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013c48:	d904      	bls.n	8013c54 <__ieee754_atan2f+0x2c>
 8013c4a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8013c52:	bd10      	pop	{r4, pc}
 8013c54:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8013c58:	d103      	bne.n	8013c62 <__ieee754_atan2f+0x3a>
 8013c5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c5e:	f000 b883 	b.w	8013d68 <atanf>
 8013c62:	1794      	asrs	r4, r2, #30
 8013c64:	f004 0402 	and.w	r4, r4, #2
 8013c68:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013c6c:	b943      	cbnz	r3, 8013c80 <__ieee754_atan2f+0x58>
 8013c6e:	2c02      	cmp	r4, #2
 8013c70:	d05e      	beq.n	8013d30 <__ieee754_atan2f+0x108>
 8013c72:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013d44 <__ieee754_atan2f+0x11c>
 8013c76:	2c03      	cmp	r4, #3
 8013c78:	bf08      	it	eq
 8013c7a:	eef0 7a47 	vmoveq.f32	s15, s14
 8013c7e:	e7e6      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013c80:	b941      	cbnz	r1, 8013c94 <__ieee754_atan2f+0x6c>
 8013c82:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8013d48 <__ieee754_atan2f+0x120>
 8013c86:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013d4c <__ieee754_atan2f+0x124>
 8013c8a:	2800      	cmp	r0, #0
 8013c8c:	bfa8      	it	ge
 8013c8e:	eef0 7a47 	vmovge.f32	s15, s14
 8013c92:	e7dc      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013c94:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013c98:	d110      	bne.n	8013cbc <__ieee754_atan2f+0x94>
 8013c9a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013c9e:	f104 34ff 	add.w	r4, r4, #4294967295
 8013ca2:	d107      	bne.n	8013cb4 <__ieee754_atan2f+0x8c>
 8013ca4:	2c02      	cmp	r4, #2
 8013ca6:	d846      	bhi.n	8013d36 <__ieee754_atan2f+0x10e>
 8013ca8:	4b29      	ldr	r3, [pc, #164]	@ (8013d50 <__ieee754_atan2f+0x128>)
 8013caa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013cae:	edd3 7a00 	vldr	s15, [r3]
 8013cb2:	e7cc      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013cb4:	2c02      	cmp	r4, #2
 8013cb6:	d841      	bhi.n	8013d3c <__ieee754_atan2f+0x114>
 8013cb8:	4b26      	ldr	r3, [pc, #152]	@ (8013d54 <__ieee754_atan2f+0x12c>)
 8013cba:	e7f6      	b.n	8013caa <__ieee754_atan2f+0x82>
 8013cbc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013cc0:	d0df      	beq.n	8013c82 <__ieee754_atan2f+0x5a>
 8013cc2:	1a5b      	subs	r3, r3, r1
 8013cc4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013cc8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013ccc:	da1a      	bge.n	8013d04 <__ieee754_atan2f+0xdc>
 8013cce:	2a00      	cmp	r2, #0
 8013cd0:	da01      	bge.n	8013cd6 <__ieee754_atan2f+0xae>
 8013cd2:	313c      	adds	r1, #60	@ 0x3c
 8013cd4:	db19      	blt.n	8013d0a <__ieee754_atan2f+0xe2>
 8013cd6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013cda:	f7ff f8bd 	bl	8012e58 <fabsf>
 8013cde:	f000 f843 	bl	8013d68 <atanf>
 8013ce2:	eef0 7a40 	vmov.f32	s15, s0
 8013ce6:	2c01      	cmp	r4, #1
 8013ce8:	d012      	beq.n	8013d10 <__ieee754_atan2f+0xe8>
 8013cea:	2c02      	cmp	r4, #2
 8013cec:	d017      	beq.n	8013d1e <__ieee754_atan2f+0xf6>
 8013cee:	2c00      	cmp	r4, #0
 8013cf0:	d0ad      	beq.n	8013c4e <__ieee754_atan2f+0x26>
 8013cf2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8013d58 <__ieee754_atan2f+0x130>
 8013cf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013cfa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8013d5c <__ieee754_atan2f+0x134>
 8013cfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013d02:	e7a4      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013d04:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8013d4c <__ieee754_atan2f+0x124>
 8013d08:	e7ed      	b.n	8013ce6 <__ieee754_atan2f+0xbe>
 8013d0a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013d60 <__ieee754_atan2f+0x138>
 8013d0e:	e7ea      	b.n	8013ce6 <__ieee754_atan2f+0xbe>
 8013d10:	ee17 3a90 	vmov	r3, s15
 8013d14:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013d18:	ee07 3a90 	vmov	s15, r3
 8013d1c:	e797      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013d1e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8013d58 <__ieee754_atan2f+0x130>
 8013d22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013d26:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8013d5c <__ieee754_atan2f+0x134>
 8013d2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013d2e:	e78e      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013d30:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8013d5c <__ieee754_atan2f+0x134>
 8013d34:	e78b      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013d36:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8013d64 <__ieee754_atan2f+0x13c>
 8013d3a:	e788      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013d3c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013d60 <__ieee754_atan2f+0x138>
 8013d40:	e785      	b.n	8013c4e <__ieee754_atan2f+0x26>
 8013d42:	bf00      	nop
 8013d44:	c0490fdb 	.word	0xc0490fdb
 8013d48:	bfc90fdb 	.word	0xbfc90fdb
 8013d4c:	3fc90fdb 	.word	0x3fc90fdb
 8013d50:	080178ec 	.word	0x080178ec
 8013d54:	080178e0 	.word	0x080178e0
 8013d58:	33bbbd2e 	.word	0x33bbbd2e
 8013d5c:	40490fdb 	.word	0x40490fdb
 8013d60:	00000000 	.word	0x00000000
 8013d64:	3f490fdb 	.word	0x3f490fdb

08013d68 <atanf>:
 8013d68:	b538      	push	{r3, r4, r5, lr}
 8013d6a:	ee10 5a10 	vmov	r5, s0
 8013d6e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013d72:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8013d76:	eef0 7a40 	vmov.f32	s15, s0
 8013d7a:	d310      	bcc.n	8013d9e <atanf+0x36>
 8013d7c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8013d80:	d904      	bls.n	8013d8c <atanf+0x24>
 8013d82:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013d86:	eeb0 0a67 	vmov.f32	s0, s15
 8013d8a:	bd38      	pop	{r3, r4, r5, pc}
 8013d8c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013ec4 <atanf+0x15c>
 8013d90:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013ec8 <atanf+0x160>
 8013d94:	2d00      	cmp	r5, #0
 8013d96:	bfc8      	it	gt
 8013d98:	eef0 7a47 	vmovgt.f32	s15, s14
 8013d9c:	e7f3      	b.n	8013d86 <atanf+0x1e>
 8013d9e:	4b4b      	ldr	r3, [pc, #300]	@ (8013ecc <atanf+0x164>)
 8013da0:	429c      	cmp	r4, r3
 8013da2:	d810      	bhi.n	8013dc6 <atanf+0x5e>
 8013da4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8013da8:	d20a      	bcs.n	8013dc0 <atanf+0x58>
 8013daa:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013ed0 <atanf+0x168>
 8013dae:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013db6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013dbe:	dce2      	bgt.n	8013d86 <atanf+0x1e>
 8013dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8013dc4:	e013      	b.n	8013dee <atanf+0x86>
 8013dc6:	f7ff f847 	bl	8012e58 <fabsf>
 8013dca:	4b42      	ldr	r3, [pc, #264]	@ (8013ed4 <atanf+0x16c>)
 8013dcc:	429c      	cmp	r4, r3
 8013dce:	d84f      	bhi.n	8013e70 <atanf+0x108>
 8013dd0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013dd4:	429c      	cmp	r4, r3
 8013dd6:	d841      	bhi.n	8013e5c <atanf+0xf4>
 8013dd8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8013ddc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013de0:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013de4:	2300      	movs	r3, #0
 8013de6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013dea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013dee:	1c5a      	adds	r2, r3, #1
 8013df0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013df4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013ed8 <atanf+0x170>
 8013df8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8013edc <atanf+0x174>
 8013dfc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8013ee0 <atanf+0x178>
 8013e00:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013e04:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013e08:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8013ee4 <atanf+0x17c>
 8013e0c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013e10:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8013ee8 <atanf+0x180>
 8013e14:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013e18:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013eec <atanf+0x184>
 8013e1c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013e20:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8013ef0 <atanf+0x188>
 8013e24:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013e28:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8013ef4 <atanf+0x18c>
 8013e2c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013e30:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013ef8 <atanf+0x190>
 8013e34:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013e38:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8013efc <atanf+0x194>
 8013e3c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013e40:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8013f00 <atanf+0x198>
 8013e44:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013e48:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013e4c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013e50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013e54:	d121      	bne.n	8013e9a <atanf+0x132>
 8013e56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013e5a:	e794      	b.n	8013d86 <atanf+0x1e>
 8013e5c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013e60:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013e64:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013e68:	2301      	movs	r3, #1
 8013e6a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013e6e:	e7be      	b.n	8013dee <atanf+0x86>
 8013e70:	4b24      	ldr	r3, [pc, #144]	@ (8013f04 <atanf+0x19c>)
 8013e72:	429c      	cmp	r4, r3
 8013e74:	d80b      	bhi.n	8013e8e <atanf+0x126>
 8013e76:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013e7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013e7e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013e82:	2302      	movs	r3, #2
 8013e84:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013e88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013e8c:	e7af      	b.n	8013dee <atanf+0x86>
 8013e8e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013e92:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013e96:	2303      	movs	r3, #3
 8013e98:	e7a9      	b.n	8013dee <atanf+0x86>
 8013e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8013f08 <atanf+0x1a0>)
 8013e9c:	491b      	ldr	r1, [pc, #108]	@ (8013f0c <atanf+0x1a4>)
 8013e9e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013ea2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013ea6:	edd3 6a00 	vldr	s13, [r3]
 8013eaa:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013eae:	2d00      	cmp	r5, #0
 8013eb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013eb4:	edd2 7a00 	vldr	s15, [r2]
 8013eb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013ebc:	bfb8      	it	lt
 8013ebe:	eef1 7a67 	vneglt.f32	s15, s15
 8013ec2:	e760      	b.n	8013d86 <atanf+0x1e>
 8013ec4:	bfc90fdb 	.word	0xbfc90fdb
 8013ec8:	3fc90fdb 	.word	0x3fc90fdb
 8013ecc:	3edfffff 	.word	0x3edfffff
 8013ed0:	7149f2ca 	.word	0x7149f2ca
 8013ed4:	3f97ffff 	.word	0x3f97ffff
 8013ed8:	3c8569d7 	.word	0x3c8569d7
 8013edc:	3d4bda59 	.word	0x3d4bda59
 8013ee0:	bd6ef16b 	.word	0xbd6ef16b
 8013ee4:	3d886b35 	.word	0x3d886b35
 8013ee8:	3dba2e6e 	.word	0x3dba2e6e
 8013eec:	3e124925 	.word	0x3e124925
 8013ef0:	3eaaaaab 	.word	0x3eaaaaab
 8013ef4:	bd15a221 	.word	0xbd15a221
 8013ef8:	bd9d8795 	.word	0xbd9d8795
 8013efc:	bde38e38 	.word	0xbde38e38
 8013f00:	be4ccccd 	.word	0xbe4ccccd
 8013f04:	401bffff 	.word	0x401bffff
 8013f08:	08017908 	.word	0x08017908
 8013f0c:	080178f8 	.word	0x080178f8

08013f10 <__kernel_rem_pio2>:
 8013f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f14:	ed2d 8b02 	vpush	{d8}
 8013f18:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8013f1c:	f112 0f14 	cmn.w	r2, #20
 8013f20:	9306      	str	r3, [sp, #24]
 8013f22:	9104      	str	r1, [sp, #16]
 8013f24:	4bc2      	ldr	r3, [pc, #776]	@ (8014230 <__kernel_rem_pio2+0x320>)
 8013f26:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8013f28:	9008      	str	r0, [sp, #32]
 8013f2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013f2e:	9300      	str	r3, [sp, #0]
 8013f30:	9b06      	ldr	r3, [sp, #24]
 8013f32:	f103 33ff 	add.w	r3, r3, #4294967295
 8013f36:	bfa8      	it	ge
 8013f38:	1ed4      	subge	r4, r2, #3
 8013f3a:	9305      	str	r3, [sp, #20]
 8013f3c:	bfb2      	itee	lt
 8013f3e:	2400      	movlt	r4, #0
 8013f40:	2318      	movge	r3, #24
 8013f42:	fb94 f4f3 	sdivge	r4, r4, r3
 8013f46:	f06f 0317 	mvn.w	r3, #23
 8013f4a:	fb04 3303 	mla	r3, r4, r3, r3
 8013f4e:	eb03 0b02 	add.w	fp, r3, r2
 8013f52:	9b00      	ldr	r3, [sp, #0]
 8013f54:	9a05      	ldr	r2, [sp, #20]
 8013f56:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8014220 <__kernel_rem_pio2+0x310>
 8013f5a:	eb03 0802 	add.w	r8, r3, r2
 8013f5e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8013f60:	1aa7      	subs	r7, r4, r2
 8013f62:	ae20      	add	r6, sp, #128	@ 0x80
 8013f64:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013f68:	2500      	movs	r5, #0
 8013f6a:	4545      	cmp	r5, r8
 8013f6c:	dd12      	ble.n	8013f94 <__kernel_rem_pio2+0x84>
 8013f6e:	9b06      	ldr	r3, [sp, #24]
 8013f70:	aa20      	add	r2, sp, #128	@ 0x80
 8013f72:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8013f76:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8013f7a:	2700      	movs	r7, #0
 8013f7c:	9b00      	ldr	r3, [sp, #0]
 8013f7e:	429f      	cmp	r7, r3
 8013f80:	dc2e      	bgt.n	8013fe0 <__kernel_rem_pio2+0xd0>
 8013f82:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8014220 <__kernel_rem_pio2+0x310>
 8013f86:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013f8a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013f8e:	46a8      	mov	r8, r5
 8013f90:	2600      	movs	r6, #0
 8013f92:	e01b      	b.n	8013fcc <__kernel_rem_pio2+0xbc>
 8013f94:	42ef      	cmn	r7, r5
 8013f96:	d407      	bmi.n	8013fa8 <__kernel_rem_pio2+0x98>
 8013f98:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013f9c:	f7ec faba 	bl	8000514 <__aeabi_i2d>
 8013fa0:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013fa4:	3501      	adds	r5, #1
 8013fa6:	e7e0      	b.n	8013f6a <__kernel_rem_pio2+0x5a>
 8013fa8:	ec51 0b18 	vmov	r0, r1, d8
 8013fac:	e7f8      	b.n	8013fa0 <__kernel_rem_pio2+0x90>
 8013fae:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8013fb2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013fb6:	f7ec fb17 	bl	80005e8 <__aeabi_dmul>
 8013fba:	4602      	mov	r2, r0
 8013fbc:	460b      	mov	r3, r1
 8013fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013fc2:	f7ec f95b 	bl	800027c <__adddf3>
 8013fc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013fca:	3601      	adds	r6, #1
 8013fcc:	9b05      	ldr	r3, [sp, #20]
 8013fce:	429e      	cmp	r6, r3
 8013fd0:	dded      	ble.n	8013fae <__kernel_rem_pio2+0x9e>
 8013fd2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013fd6:	3701      	adds	r7, #1
 8013fd8:	ecaa 7b02 	vstmia	sl!, {d7}
 8013fdc:	3508      	adds	r5, #8
 8013fde:	e7cd      	b.n	8013f7c <__kernel_rem_pio2+0x6c>
 8013fe0:	9b00      	ldr	r3, [sp, #0]
 8013fe2:	f8dd 8000 	ldr.w	r8, [sp]
 8013fe6:	aa0c      	add	r2, sp, #48	@ 0x30
 8013fe8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013fec:	930a      	str	r3, [sp, #40]	@ 0x28
 8013fee:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8013ff0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ff6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8013ffa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013ffc:	ab98      	add	r3, sp, #608	@ 0x260
 8013ffe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014002:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8014006:	ed8d 7b02 	vstr	d7, [sp, #8]
 801400a:	ac0c      	add	r4, sp, #48	@ 0x30
 801400c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801400e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8014012:	46a1      	mov	r9, r4
 8014014:	46c2      	mov	sl, r8
 8014016:	f1ba 0f00 	cmp.w	sl, #0
 801401a:	dc77      	bgt.n	801410c <__kernel_rem_pio2+0x1fc>
 801401c:	4658      	mov	r0, fp
 801401e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8014022:	f000 fac5 	bl	80145b0 <scalbn>
 8014026:	ec57 6b10 	vmov	r6, r7, d0
 801402a:	2200      	movs	r2, #0
 801402c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8014030:	4630      	mov	r0, r6
 8014032:	4639      	mov	r1, r7
 8014034:	f7ec fad8 	bl	80005e8 <__aeabi_dmul>
 8014038:	ec41 0b10 	vmov	d0, r0, r1
 801403c:	f000 fb34 	bl	80146a8 <floor>
 8014040:	4b7c      	ldr	r3, [pc, #496]	@ (8014234 <__kernel_rem_pio2+0x324>)
 8014042:	ec51 0b10 	vmov	r0, r1, d0
 8014046:	2200      	movs	r2, #0
 8014048:	f7ec face 	bl	80005e8 <__aeabi_dmul>
 801404c:	4602      	mov	r2, r0
 801404e:	460b      	mov	r3, r1
 8014050:	4630      	mov	r0, r6
 8014052:	4639      	mov	r1, r7
 8014054:	f7ec f910 	bl	8000278 <__aeabi_dsub>
 8014058:	460f      	mov	r7, r1
 801405a:	4606      	mov	r6, r0
 801405c:	f7ec fd5e 	bl	8000b1c <__aeabi_d2iz>
 8014060:	9002      	str	r0, [sp, #8]
 8014062:	f7ec fa57 	bl	8000514 <__aeabi_i2d>
 8014066:	4602      	mov	r2, r0
 8014068:	460b      	mov	r3, r1
 801406a:	4630      	mov	r0, r6
 801406c:	4639      	mov	r1, r7
 801406e:	f7ec f903 	bl	8000278 <__aeabi_dsub>
 8014072:	f1bb 0f00 	cmp.w	fp, #0
 8014076:	4606      	mov	r6, r0
 8014078:	460f      	mov	r7, r1
 801407a:	dd6c      	ble.n	8014156 <__kernel_rem_pio2+0x246>
 801407c:	f108 31ff 	add.w	r1, r8, #4294967295
 8014080:	ab0c      	add	r3, sp, #48	@ 0x30
 8014082:	9d02      	ldr	r5, [sp, #8]
 8014084:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014088:	f1cb 0018 	rsb	r0, fp, #24
 801408c:	fa43 f200 	asr.w	r2, r3, r0
 8014090:	4415      	add	r5, r2
 8014092:	4082      	lsls	r2, r0
 8014094:	1a9b      	subs	r3, r3, r2
 8014096:	aa0c      	add	r2, sp, #48	@ 0x30
 8014098:	9502      	str	r5, [sp, #8]
 801409a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801409e:	f1cb 0217 	rsb	r2, fp, #23
 80140a2:	fa43 f902 	asr.w	r9, r3, r2
 80140a6:	f1b9 0f00 	cmp.w	r9, #0
 80140aa:	dd64      	ble.n	8014176 <__kernel_rem_pio2+0x266>
 80140ac:	9b02      	ldr	r3, [sp, #8]
 80140ae:	2200      	movs	r2, #0
 80140b0:	3301      	adds	r3, #1
 80140b2:	9302      	str	r3, [sp, #8]
 80140b4:	4615      	mov	r5, r2
 80140b6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80140ba:	4590      	cmp	r8, r2
 80140bc:	f300 80a1 	bgt.w	8014202 <__kernel_rem_pio2+0x2f2>
 80140c0:	f1bb 0f00 	cmp.w	fp, #0
 80140c4:	dd07      	ble.n	80140d6 <__kernel_rem_pio2+0x1c6>
 80140c6:	f1bb 0f01 	cmp.w	fp, #1
 80140ca:	f000 80c1 	beq.w	8014250 <__kernel_rem_pio2+0x340>
 80140ce:	f1bb 0f02 	cmp.w	fp, #2
 80140d2:	f000 80c8 	beq.w	8014266 <__kernel_rem_pio2+0x356>
 80140d6:	f1b9 0f02 	cmp.w	r9, #2
 80140da:	d14c      	bne.n	8014176 <__kernel_rem_pio2+0x266>
 80140dc:	4632      	mov	r2, r6
 80140de:	463b      	mov	r3, r7
 80140e0:	4955      	ldr	r1, [pc, #340]	@ (8014238 <__kernel_rem_pio2+0x328>)
 80140e2:	2000      	movs	r0, #0
 80140e4:	f7ec f8c8 	bl	8000278 <__aeabi_dsub>
 80140e8:	4606      	mov	r6, r0
 80140ea:	460f      	mov	r7, r1
 80140ec:	2d00      	cmp	r5, #0
 80140ee:	d042      	beq.n	8014176 <__kernel_rem_pio2+0x266>
 80140f0:	4658      	mov	r0, fp
 80140f2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8014228 <__kernel_rem_pio2+0x318>
 80140f6:	f000 fa5b 	bl	80145b0 <scalbn>
 80140fa:	4630      	mov	r0, r6
 80140fc:	4639      	mov	r1, r7
 80140fe:	ec53 2b10 	vmov	r2, r3, d0
 8014102:	f7ec f8b9 	bl	8000278 <__aeabi_dsub>
 8014106:	4606      	mov	r6, r0
 8014108:	460f      	mov	r7, r1
 801410a:	e034      	b.n	8014176 <__kernel_rem_pio2+0x266>
 801410c:	4b4b      	ldr	r3, [pc, #300]	@ (801423c <__kernel_rem_pio2+0x32c>)
 801410e:	2200      	movs	r2, #0
 8014110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014114:	f7ec fa68 	bl	80005e8 <__aeabi_dmul>
 8014118:	f7ec fd00 	bl	8000b1c <__aeabi_d2iz>
 801411c:	f7ec f9fa 	bl	8000514 <__aeabi_i2d>
 8014120:	4b47      	ldr	r3, [pc, #284]	@ (8014240 <__kernel_rem_pio2+0x330>)
 8014122:	2200      	movs	r2, #0
 8014124:	4606      	mov	r6, r0
 8014126:	460f      	mov	r7, r1
 8014128:	f7ec fa5e 	bl	80005e8 <__aeabi_dmul>
 801412c:	4602      	mov	r2, r0
 801412e:	460b      	mov	r3, r1
 8014130:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014134:	f7ec f8a0 	bl	8000278 <__aeabi_dsub>
 8014138:	f7ec fcf0 	bl	8000b1c <__aeabi_d2iz>
 801413c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8014140:	f849 0b04 	str.w	r0, [r9], #4
 8014144:	4639      	mov	r1, r7
 8014146:	4630      	mov	r0, r6
 8014148:	f7ec f898 	bl	800027c <__adddf3>
 801414c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014150:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014154:	e75f      	b.n	8014016 <__kernel_rem_pio2+0x106>
 8014156:	d107      	bne.n	8014168 <__kernel_rem_pio2+0x258>
 8014158:	f108 33ff 	add.w	r3, r8, #4294967295
 801415c:	aa0c      	add	r2, sp, #48	@ 0x30
 801415e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014162:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8014166:	e79e      	b.n	80140a6 <__kernel_rem_pio2+0x196>
 8014168:	4b36      	ldr	r3, [pc, #216]	@ (8014244 <__kernel_rem_pio2+0x334>)
 801416a:	2200      	movs	r2, #0
 801416c:	f7ec fcc2 	bl	8000af4 <__aeabi_dcmpge>
 8014170:	2800      	cmp	r0, #0
 8014172:	d143      	bne.n	80141fc <__kernel_rem_pio2+0x2ec>
 8014174:	4681      	mov	r9, r0
 8014176:	2200      	movs	r2, #0
 8014178:	2300      	movs	r3, #0
 801417a:	4630      	mov	r0, r6
 801417c:	4639      	mov	r1, r7
 801417e:	f7ec fc9b 	bl	8000ab8 <__aeabi_dcmpeq>
 8014182:	2800      	cmp	r0, #0
 8014184:	f000 80c1 	beq.w	801430a <__kernel_rem_pio2+0x3fa>
 8014188:	f108 33ff 	add.w	r3, r8, #4294967295
 801418c:	2200      	movs	r2, #0
 801418e:	9900      	ldr	r1, [sp, #0]
 8014190:	428b      	cmp	r3, r1
 8014192:	da70      	bge.n	8014276 <__kernel_rem_pio2+0x366>
 8014194:	2a00      	cmp	r2, #0
 8014196:	f000 808b 	beq.w	80142b0 <__kernel_rem_pio2+0x3a0>
 801419a:	f108 38ff 	add.w	r8, r8, #4294967295
 801419e:	ab0c      	add	r3, sp, #48	@ 0x30
 80141a0:	f1ab 0b18 	sub.w	fp, fp, #24
 80141a4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d0f6      	beq.n	801419a <__kernel_rem_pio2+0x28a>
 80141ac:	4658      	mov	r0, fp
 80141ae:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8014228 <__kernel_rem_pio2+0x318>
 80141b2:	f000 f9fd 	bl	80145b0 <scalbn>
 80141b6:	f108 0301 	add.w	r3, r8, #1
 80141ba:	00da      	lsls	r2, r3, #3
 80141bc:	9205      	str	r2, [sp, #20]
 80141be:	ec55 4b10 	vmov	r4, r5, d0
 80141c2:	aa70      	add	r2, sp, #448	@ 0x1c0
 80141c4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801423c <__kernel_rem_pio2+0x32c>
 80141c8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80141cc:	4646      	mov	r6, r8
 80141ce:	f04f 0a00 	mov.w	sl, #0
 80141d2:	2e00      	cmp	r6, #0
 80141d4:	f280 80d1 	bge.w	801437a <__kernel_rem_pio2+0x46a>
 80141d8:	4644      	mov	r4, r8
 80141da:	2c00      	cmp	r4, #0
 80141dc:	f2c0 80ff 	blt.w	80143de <__kernel_rem_pio2+0x4ce>
 80141e0:	4b19      	ldr	r3, [pc, #100]	@ (8014248 <__kernel_rem_pio2+0x338>)
 80141e2:	461f      	mov	r7, r3
 80141e4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80141e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80141ea:	9306      	str	r3, [sp, #24]
 80141ec:	f04f 0a00 	mov.w	sl, #0
 80141f0:	f04f 0b00 	mov.w	fp, #0
 80141f4:	2600      	movs	r6, #0
 80141f6:	eba8 0504 	sub.w	r5, r8, r4
 80141fa:	e0e4      	b.n	80143c6 <__kernel_rem_pio2+0x4b6>
 80141fc:	f04f 0902 	mov.w	r9, #2
 8014200:	e754      	b.n	80140ac <__kernel_rem_pio2+0x19c>
 8014202:	f854 3b04 	ldr.w	r3, [r4], #4
 8014206:	bb0d      	cbnz	r5, 801424c <__kernel_rem_pio2+0x33c>
 8014208:	b123      	cbz	r3, 8014214 <__kernel_rem_pio2+0x304>
 801420a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801420e:	f844 3c04 	str.w	r3, [r4, #-4]
 8014212:	2301      	movs	r3, #1
 8014214:	3201      	adds	r2, #1
 8014216:	461d      	mov	r5, r3
 8014218:	e74f      	b.n	80140ba <__kernel_rem_pio2+0x1aa>
 801421a:	bf00      	nop
 801421c:	f3af 8000 	nop.w
	...
 801422c:	3ff00000 	.word	0x3ff00000
 8014230:	08017958 	.word	0x08017958
 8014234:	40200000 	.word	0x40200000
 8014238:	3ff00000 	.word	0x3ff00000
 801423c:	3e700000 	.word	0x3e700000
 8014240:	41700000 	.word	0x41700000
 8014244:	3fe00000 	.word	0x3fe00000
 8014248:	08017918 	.word	0x08017918
 801424c:	1acb      	subs	r3, r1, r3
 801424e:	e7de      	b.n	801420e <__kernel_rem_pio2+0x2fe>
 8014250:	f108 32ff 	add.w	r2, r8, #4294967295
 8014254:	ab0c      	add	r3, sp, #48	@ 0x30
 8014256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801425a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801425e:	a90c      	add	r1, sp, #48	@ 0x30
 8014260:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8014264:	e737      	b.n	80140d6 <__kernel_rem_pio2+0x1c6>
 8014266:	f108 32ff 	add.w	r2, r8, #4294967295
 801426a:	ab0c      	add	r3, sp, #48	@ 0x30
 801426c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014270:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8014274:	e7f3      	b.n	801425e <__kernel_rem_pio2+0x34e>
 8014276:	a90c      	add	r1, sp, #48	@ 0x30
 8014278:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801427c:	3b01      	subs	r3, #1
 801427e:	430a      	orrs	r2, r1
 8014280:	e785      	b.n	801418e <__kernel_rem_pio2+0x27e>
 8014282:	3401      	adds	r4, #1
 8014284:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8014288:	2a00      	cmp	r2, #0
 801428a:	d0fa      	beq.n	8014282 <__kernel_rem_pio2+0x372>
 801428c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801428e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014292:	eb0d 0503 	add.w	r5, sp, r3
 8014296:	9b06      	ldr	r3, [sp, #24]
 8014298:	aa20      	add	r2, sp, #128	@ 0x80
 801429a:	4443      	add	r3, r8
 801429c:	f108 0701 	add.w	r7, r8, #1
 80142a0:	3d98      	subs	r5, #152	@ 0x98
 80142a2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80142a6:	4444      	add	r4, r8
 80142a8:	42bc      	cmp	r4, r7
 80142aa:	da04      	bge.n	80142b6 <__kernel_rem_pio2+0x3a6>
 80142ac:	46a0      	mov	r8, r4
 80142ae:	e6a2      	b.n	8013ff6 <__kernel_rem_pio2+0xe6>
 80142b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80142b2:	2401      	movs	r4, #1
 80142b4:	e7e6      	b.n	8014284 <__kernel_rem_pio2+0x374>
 80142b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142b8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80142bc:	f7ec f92a 	bl	8000514 <__aeabi_i2d>
 80142c0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8014580 <__kernel_rem_pio2+0x670>
 80142c4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80142c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80142cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80142d0:	46b2      	mov	sl, r6
 80142d2:	f04f 0800 	mov.w	r8, #0
 80142d6:	9b05      	ldr	r3, [sp, #20]
 80142d8:	4598      	cmp	r8, r3
 80142da:	dd05      	ble.n	80142e8 <__kernel_rem_pio2+0x3d8>
 80142dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80142e0:	3701      	adds	r7, #1
 80142e2:	eca5 7b02 	vstmia	r5!, {d7}
 80142e6:	e7df      	b.n	80142a8 <__kernel_rem_pio2+0x398>
 80142e8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80142ec:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80142f0:	f7ec f97a 	bl	80005e8 <__aeabi_dmul>
 80142f4:	4602      	mov	r2, r0
 80142f6:	460b      	mov	r3, r1
 80142f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80142fc:	f7eb ffbe 	bl	800027c <__adddf3>
 8014300:	f108 0801 	add.w	r8, r8, #1
 8014304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014308:	e7e5      	b.n	80142d6 <__kernel_rem_pio2+0x3c6>
 801430a:	f1cb 0000 	rsb	r0, fp, #0
 801430e:	ec47 6b10 	vmov	d0, r6, r7
 8014312:	f000 f94d 	bl	80145b0 <scalbn>
 8014316:	ec55 4b10 	vmov	r4, r5, d0
 801431a:	4b9b      	ldr	r3, [pc, #620]	@ (8014588 <__kernel_rem_pio2+0x678>)
 801431c:	2200      	movs	r2, #0
 801431e:	4620      	mov	r0, r4
 8014320:	4629      	mov	r1, r5
 8014322:	f7ec fbe7 	bl	8000af4 <__aeabi_dcmpge>
 8014326:	b300      	cbz	r0, 801436a <__kernel_rem_pio2+0x45a>
 8014328:	4b98      	ldr	r3, [pc, #608]	@ (801458c <__kernel_rem_pio2+0x67c>)
 801432a:	2200      	movs	r2, #0
 801432c:	4620      	mov	r0, r4
 801432e:	4629      	mov	r1, r5
 8014330:	f7ec f95a 	bl	80005e8 <__aeabi_dmul>
 8014334:	f7ec fbf2 	bl	8000b1c <__aeabi_d2iz>
 8014338:	4606      	mov	r6, r0
 801433a:	f7ec f8eb 	bl	8000514 <__aeabi_i2d>
 801433e:	4b92      	ldr	r3, [pc, #584]	@ (8014588 <__kernel_rem_pio2+0x678>)
 8014340:	2200      	movs	r2, #0
 8014342:	f7ec f951 	bl	80005e8 <__aeabi_dmul>
 8014346:	460b      	mov	r3, r1
 8014348:	4602      	mov	r2, r0
 801434a:	4629      	mov	r1, r5
 801434c:	4620      	mov	r0, r4
 801434e:	f7eb ff93 	bl	8000278 <__aeabi_dsub>
 8014352:	f7ec fbe3 	bl	8000b1c <__aeabi_d2iz>
 8014356:	ab0c      	add	r3, sp, #48	@ 0x30
 8014358:	f10b 0b18 	add.w	fp, fp, #24
 801435c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014360:	f108 0801 	add.w	r8, r8, #1
 8014364:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8014368:	e720      	b.n	80141ac <__kernel_rem_pio2+0x29c>
 801436a:	4620      	mov	r0, r4
 801436c:	4629      	mov	r1, r5
 801436e:	f7ec fbd5 	bl	8000b1c <__aeabi_d2iz>
 8014372:	ab0c      	add	r3, sp, #48	@ 0x30
 8014374:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014378:	e718      	b.n	80141ac <__kernel_rem_pio2+0x29c>
 801437a:	ab0c      	add	r3, sp, #48	@ 0x30
 801437c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014380:	f7ec f8c8 	bl	8000514 <__aeabi_i2d>
 8014384:	4622      	mov	r2, r4
 8014386:	462b      	mov	r3, r5
 8014388:	f7ec f92e 	bl	80005e8 <__aeabi_dmul>
 801438c:	4652      	mov	r2, sl
 801438e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8014392:	465b      	mov	r3, fp
 8014394:	4620      	mov	r0, r4
 8014396:	4629      	mov	r1, r5
 8014398:	f7ec f926 	bl	80005e8 <__aeabi_dmul>
 801439c:	3e01      	subs	r6, #1
 801439e:	4604      	mov	r4, r0
 80143a0:	460d      	mov	r5, r1
 80143a2:	e716      	b.n	80141d2 <__kernel_rem_pio2+0x2c2>
 80143a4:	9906      	ldr	r1, [sp, #24]
 80143a6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80143aa:	9106      	str	r1, [sp, #24]
 80143ac:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80143b0:	f7ec f91a 	bl	80005e8 <__aeabi_dmul>
 80143b4:	4602      	mov	r2, r0
 80143b6:	460b      	mov	r3, r1
 80143b8:	4650      	mov	r0, sl
 80143ba:	4659      	mov	r1, fp
 80143bc:	f7eb ff5e 	bl	800027c <__adddf3>
 80143c0:	3601      	adds	r6, #1
 80143c2:	4682      	mov	sl, r0
 80143c4:	468b      	mov	fp, r1
 80143c6:	9b00      	ldr	r3, [sp, #0]
 80143c8:	429e      	cmp	r6, r3
 80143ca:	dc01      	bgt.n	80143d0 <__kernel_rem_pio2+0x4c0>
 80143cc:	42ae      	cmp	r6, r5
 80143ce:	dde9      	ble.n	80143a4 <__kernel_rem_pio2+0x494>
 80143d0:	ab48      	add	r3, sp, #288	@ 0x120
 80143d2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80143d6:	e9c5 ab00 	strd	sl, fp, [r5]
 80143da:	3c01      	subs	r4, #1
 80143dc:	e6fd      	b.n	80141da <__kernel_rem_pio2+0x2ca>
 80143de:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80143e0:	2b02      	cmp	r3, #2
 80143e2:	dc0b      	bgt.n	80143fc <__kernel_rem_pio2+0x4ec>
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	dc35      	bgt.n	8014454 <__kernel_rem_pio2+0x544>
 80143e8:	d059      	beq.n	801449e <__kernel_rem_pio2+0x58e>
 80143ea:	9b02      	ldr	r3, [sp, #8]
 80143ec:	f003 0007 	and.w	r0, r3, #7
 80143f0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80143f4:	ecbd 8b02 	vpop	{d8}
 80143f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143fc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80143fe:	2b03      	cmp	r3, #3
 8014400:	d1f3      	bne.n	80143ea <__kernel_rem_pio2+0x4da>
 8014402:	9b05      	ldr	r3, [sp, #20]
 8014404:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014408:	eb0d 0403 	add.w	r4, sp, r3
 801440c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8014410:	4625      	mov	r5, r4
 8014412:	46c2      	mov	sl, r8
 8014414:	f1ba 0f00 	cmp.w	sl, #0
 8014418:	dc69      	bgt.n	80144ee <__kernel_rem_pio2+0x5de>
 801441a:	4645      	mov	r5, r8
 801441c:	2d01      	cmp	r5, #1
 801441e:	f300 8087 	bgt.w	8014530 <__kernel_rem_pio2+0x620>
 8014422:	9c05      	ldr	r4, [sp, #20]
 8014424:	ab48      	add	r3, sp, #288	@ 0x120
 8014426:	441c      	add	r4, r3
 8014428:	2000      	movs	r0, #0
 801442a:	2100      	movs	r1, #0
 801442c:	f1b8 0f01 	cmp.w	r8, #1
 8014430:	f300 809c 	bgt.w	801456c <__kernel_rem_pio2+0x65c>
 8014434:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8014438:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801443c:	f1b9 0f00 	cmp.w	r9, #0
 8014440:	f040 80a6 	bne.w	8014590 <__kernel_rem_pio2+0x680>
 8014444:	9b04      	ldr	r3, [sp, #16]
 8014446:	e9c3 5600 	strd	r5, r6, [r3]
 801444a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801444e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8014452:	e7ca      	b.n	80143ea <__kernel_rem_pio2+0x4da>
 8014454:	9d05      	ldr	r5, [sp, #20]
 8014456:	ab48      	add	r3, sp, #288	@ 0x120
 8014458:	441d      	add	r5, r3
 801445a:	4644      	mov	r4, r8
 801445c:	2000      	movs	r0, #0
 801445e:	2100      	movs	r1, #0
 8014460:	2c00      	cmp	r4, #0
 8014462:	da35      	bge.n	80144d0 <__kernel_rem_pio2+0x5c0>
 8014464:	f1b9 0f00 	cmp.w	r9, #0
 8014468:	d038      	beq.n	80144dc <__kernel_rem_pio2+0x5cc>
 801446a:	4602      	mov	r2, r0
 801446c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014470:	9c04      	ldr	r4, [sp, #16]
 8014472:	e9c4 2300 	strd	r2, r3, [r4]
 8014476:	4602      	mov	r2, r0
 8014478:	460b      	mov	r3, r1
 801447a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801447e:	f7eb fefb 	bl	8000278 <__aeabi_dsub>
 8014482:	ad4a      	add	r5, sp, #296	@ 0x128
 8014484:	2401      	movs	r4, #1
 8014486:	45a0      	cmp	r8, r4
 8014488:	da2b      	bge.n	80144e2 <__kernel_rem_pio2+0x5d2>
 801448a:	f1b9 0f00 	cmp.w	r9, #0
 801448e:	d002      	beq.n	8014496 <__kernel_rem_pio2+0x586>
 8014490:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014494:	4619      	mov	r1, r3
 8014496:	9b04      	ldr	r3, [sp, #16]
 8014498:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801449c:	e7a5      	b.n	80143ea <__kernel_rem_pio2+0x4da>
 801449e:	9c05      	ldr	r4, [sp, #20]
 80144a0:	ab48      	add	r3, sp, #288	@ 0x120
 80144a2:	441c      	add	r4, r3
 80144a4:	2000      	movs	r0, #0
 80144a6:	2100      	movs	r1, #0
 80144a8:	f1b8 0f00 	cmp.w	r8, #0
 80144ac:	da09      	bge.n	80144c2 <__kernel_rem_pio2+0x5b2>
 80144ae:	f1b9 0f00 	cmp.w	r9, #0
 80144b2:	d002      	beq.n	80144ba <__kernel_rem_pio2+0x5aa>
 80144b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80144b8:	4619      	mov	r1, r3
 80144ba:	9b04      	ldr	r3, [sp, #16]
 80144bc:	e9c3 0100 	strd	r0, r1, [r3]
 80144c0:	e793      	b.n	80143ea <__kernel_rem_pio2+0x4da>
 80144c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80144c6:	f7eb fed9 	bl	800027c <__adddf3>
 80144ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80144ce:	e7eb      	b.n	80144a8 <__kernel_rem_pio2+0x598>
 80144d0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80144d4:	f7eb fed2 	bl	800027c <__adddf3>
 80144d8:	3c01      	subs	r4, #1
 80144da:	e7c1      	b.n	8014460 <__kernel_rem_pio2+0x550>
 80144dc:	4602      	mov	r2, r0
 80144de:	460b      	mov	r3, r1
 80144e0:	e7c6      	b.n	8014470 <__kernel_rem_pio2+0x560>
 80144e2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80144e6:	f7eb fec9 	bl	800027c <__adddf3>
 80144ea:	3401      	adds	r4, #1
 80144ec:	e7cb      	b.n	8014486 <__kernel_rem_pio2+0x576>
 80144ee:	ed35 7b02 	vldmdb	r5!, {d7}
 80144f2:	ed8d 7b00 	vstr	d7, [sp]
 80144f6:	ed95 7b02 	vldr	d7, [r5, #8]
 80144fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80144fe:	ec53 2b17 	vmov	r2, r3, d7
 8014502:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014506:	f7eb feb9 	bl	800027c <__adddf3>
 801450a:	4602      	mov	r2, r0
 801450c:	460b      	mov	r3, r1
 801450e:	4606      	mov	r6, r0
 8014510:	460f      	mov	r7, r1
 8014512:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014516:	f7eb feaf 	bl	8000278 <__aeabi_dsub>
 801451a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801451e:	f7eb fead 	bl	800027c <__adddf3>
 8014522:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014526:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801452a:	e9c5 6700 	strd	r6, r7, [r5]
 801452e:	e771      	b.n	8014414 <__kernel_rem_pio2+0x504>
 8014530:	ed34 7b02 	vldmdb	r4!, {d7}
 8014534:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8014538:	ec51 0b17 	vmov	r0, r1, d7
 801453c:	4652      	mov	r2, sl
 801453e:	465b      	mov	r3, fp
 8014540:	ed8d 7b00 	vstr	d7, [sp]
 8014544:	f7eb fe9a 	bl	800027c <__adddf3>
 8014548:	4602      	mov	r2, r0
 801454a:	460b      	mov	r3, r1
 801454c:	4606      	mov	r6, r0
 801454e:	460f      	mov	r7, r1
 8014550:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014554:	f7eb fe90 	bl	8000278 <__aeabi_dsub>
 8014558:	4652      	mov	r2, sl
 801455a:	465b      	mov	r3, fp
 801455c:	f7eb fe8e 	bl	800027c <__adddf3>
 8014560:	3d01      	subs	r5, #1
 8014562:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014566:	e9c4 6700 	strd	r6, r7, [r4]
 801456a:	e757      	b.n	801441c <__kernel_rem_pio2+0x50c>
 801456c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014570:	f7eb fe84 	bl	800027c <__adddf3>
 8014574:	f108 38ff 	add.w	r8, r8, #4294967295
 8014578:	e758      	b.n	801442c <__kernel_rem_pio2+0x51c>
 801457a:	bf00      	nop
 801457c:	f3af 8000 	nop.w
	...
 8014588:	41700000 	.word	0x41700000
 801458c:	3e700000 	.word	0x3e700000
 8014590:	9b04      	ldr	r3, [sp, #16]
 8014592:	9a04      	ldr	r2, [sp, #16]
 8014594:	601d      	str	r5, [r3, #0]
 8014596:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801459a:	605c      	str	r4, [r3, #4]
 801459c:	609f      	str	r7, [r3, #8]
 801459e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80145a2:	60d3      	str	r3, [r2, #12]
 80145a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80145a8:	6110      	str	r0, [r2, #16]
 80145aa:	6153      	str	r3, [r2, #20]
 80145ac:	e71d      	b.n	80143ea <__kernel_rem_pio2+0x4da>
 80145ae:	bf00      	nop

080145b0 <scalbn>:
 80145b0:	b570      	push	{r4, r5, r6, lr}
 80145b2:	ec55 4b10 	vmov	r4, r5, d0
 80145b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80145ba:	4606      	mov	r6, r0
 80145bc:	462b      	mov	r3, r5
 80145be:	b991      	cbnz	r1, 80145e6 <scalbn+0x36>
 80145c0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80145c4:	4323      	orrs	r3, r4
 80145c6:	d03b      	beq.n	8014640 <scalbn+0x90>
 80145c8:	4b33      	ldr	r3, [pc, #204]	@ (8014698 <scalbn+0xe8>)
 80145ca:	4620      	mov	r0, r4
 80145cc:	4629      	mov	r1, r5
 80145ce:	2200      	movs	r2, #0
 80145d0:	f7ec f80a 	bl	80005e8 <__aeabi_dmul>
 80145d4:	4b31      	ldr	r3, [pc, #196]	@ (801469c <scalbn+0xec>)
 80145d6:	429e      	cmp	r6, r3
 80145d8:	4604      	mov	r4, r0
 80145da:	460d      	mov	r5, r1
 80145dc:	da0f      	bge.n	80145fe <scalbn+0x4e>
 80145de:	a326      	add	r3, pc, #152	@ (adr r3, 8014678 <scalbn+0xc8>)
 80145e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145e4:	e01e      	b.n	8014624 <scalbn+0x74>
 80145e6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80145ea:	4291      	cmp	r1, r2
 80145ec:	d10b      	bne.n	8014606 <scalbn+0x56>
 80145ee:	4622      	mov	r2, r4
 80145f0:	4620      	mov	r0, r4
 80145f2:	4629      	mov	r1, r5
 80145f4:	f7eb fe42 	bl	800027c <__adddf3>
 80145f8:	4604      	mov	r4, r0
 80145fa:	460d      	mov	r5, r1
 80145fc:	e020      	b.n	8014640 <scalbn+0x90>
 80145fe:	460b      	mov	r3, r1
 8014600:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8014604:	3936      	subs	r1, #54	@ 0x36
 8014606:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801460a:	4296      	cmp	r6, r2
 801460c:	dd0d      	ble.n	801462a <scalbn+0x7a>
 801460e:	2d00      	cmp	r5, #0
 8014610:	a11b      	add	r1, pc, #108	@ (adr r1, 8014680 <scalbn+0xd0>)
 8014612:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014616:	da02      	bge.n	801461e <scalbn+0x6e>
 8014618:	a11b      	add	r1, pc, #108	@ (adr r1, 8014688 <scalbn+0xd8>)
 801461a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801461e:	a318      	add	r3, pc, #96	@ (adr r3, 8014680 <scalbn+0xd0>)
 8014620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014624:	f7eb ffe0 	bl	80005e8 <__aeabi_dmul>
 8014628:	e7e6      	b.n	80145f8 <scalbn+0x48>
 801462a:	1872      	adds	r2, r6, r1
 801462c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8014630:	428a      	cmp	r2, r1
 8014632:	dcec      	bgt.n	801460e <scalbn+0x5e>
 8014634:	2a00      	cmp	r2, #0
 8014636:	dd06      	ble.n	8014646 <scalbn+0x96>
 8014638:	f36f 531e 	bfc	r3, #20, #11
 801463c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014640:	ec45 4b10 	vmov	d0, r4, r5
 8014644:	bd70      	pop	{r4, r5, r6, pc}
 8014646:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801464a:	da08      	bge.n	801465e <scalbn+0xae>
 801464c:	2d00      	cmp	r5, #0
 801464e:	a10a      	add	r1, pc, #40	@ (adr r1, 8014678 <scalbn+0xc8>)
 8014650:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014654:	dac3      	bge.n	80145de <scalbn+0x2e>
 8014656:	a10e      	add	r1, pc, #56	@ (adr r1, 8014690 <scalbn+0xe0>)
 8014658:	e9d1 0100 	ldrd	r0, r1, [r1]
 801465c:	e7bf      	b.n	80145de <scalbn+0x2e>
 801465e:	3236      	adds	r2, #54	@ 0x36
 8014660:	f36f 531e 	bfc	r3, #20, #11
 8014664:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014668:	4620      	mov	r0, r4
 801466a:	4b0d      	ldr	r3, [pc, #52]	@ (80146a0 <scalbn+0xf0>)
 801466c:	4629      	mov	r1, r5
 801466e:	2200      	movs	r2, #0
 8014670:	e7d8      	b.n	8014624 <scalbn+0x74>
 8014672:	bf00      	nop
 8014674:	f3af 8000 	nop.w
 8014678:	c2f8f359 	.word	0xc2f8f359
 801467c:	01a56e1f 	.word	0x01a56e1f
 8014680:	8800759c 	.word	0x8800759c
 8014684:	7e37e43c 	.word	0x7e37e43c
 8014688:	8800759c 	.word	0x8800759c
 801468c:	fe37e43c 	.word	0xfe37e43c
 8014690:	c2f8f359 	.word	0xc2f8f359
 8014694:	81a56e1f 	.word	0x81a56e1f
 8014698:	43500000 	.word	0x43500000
 801469c:	ffff3cb0 	.word	0xffff3cb0
 80146a0:	3c900000 	.word	0x3c900000
 80146a4:	00000000 	.word	0x00000000

080146a8 <floor>:
 80146a8:	ec51 0b10 	vmov	r0, r1, d0
 80146ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80146b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146b4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80146b8:	2e13      	cmp	r6, #19
 80146ba:	460c      	mov	r4, r1
 80146bc:	4605      	mov	r5, r0
 80146be:	4680      	mov	r8, r0
 80146c0:	dc34      	bgt.n	801472c <floor+0x84>
 80146c2:	2e00      	cmp	r6, #0
 80146c4:	da17      	bge.n	80146f6 <floor+0x4e>
 80146c6:	a332      	add	r3, pc, #200	@ (adr r3, 8014790 <floor+0xe8>)
 80146c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146cc:	f7eb fdd6 	bl	800027c <__adddf3>
 80146d0:	2200      	movs	r2, #0
 80146d2:	2300      	movs	r3, #0
 80146d4:	f7ec fa18 	bl	8000b08 <__aeabi_dcmpgt>
 80146d8:	b150      	cbz	r0, 80146f0 <floor+0x48>
 80146da:	2c00      	cmp	r4, #0
 80146dc:	da55      	bge.n	801478a <floor+0xe2>
 80146de:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80146e2:	432c      	orrs	r4, r5
 80146e4:	2500      	movs	r5, #0
 80146e6:	42ac      	cmp	r4, r5
 80146e8:	4c2b      	ldr	r4, [pc, #172]	@ (8014798 <floor+0xf0>)
 80146ea:	bf08      	it	eq
 80146ec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80146f0:	4621      	mov	r1, r4
 80146f2:	4628      	mov	r0, r5
 80146f4:	e023      	b.n	801473e <floor+0x96>
 80146f6:	4f29      	ldr	r7, [pc, #164]	@ (801479c <floor+0xf4>)
 80146f8:	4137      	asrs	r7, r6
 80146fa:	ea01 0307 	and.w	r3, r1, r7
 80146fe:	4303      	orrs	r3, r0
 8014700:	d01d      	beq.n	801473e <floor+0x96>
 8014702:	a323      	add	r3, pc, #140	@ (adr r3, 8014790 <floor+0xe8>)
 8014704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014708:	f7eb fdb8 	bl	800027c <__adddf3>
 801470c:	2200      	movs	r2, #0
 801470e:	2300      	movs	r3, #0
 8014710:	f7ec f9fa 	bl	8000b08 <__aeabi_dcmpgt>
 8014714:	2800      	cmp	r0, #0
 8014716:	d0eb      	beq.n	80146f0 <floor+0x48>
 8014718:	2c00      	cmp	r4, #0
 801471a:	bfbe      	ittt	lt
 801471c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014720:	4133      	asrlt	r3, r6
 8014722:	18e4      	addlt	r4, r4, r3
 8014724:	ea24 0407 	bic.w	r4, r4, r7
 8014728:	2500      	movs	r5, #0
 801472a:	e7e1      	b.n	80146f0 <floor+0x48>
 801472c:	2e33      	cmp	r6, #51	@ 0x33
 801472e:	dd0a      	ble.n	8014746 <floor+0x9e>
 8014730:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014734:	d103      	bne.n	801473e <floor+0x96>
 8014736:	4602      	mov	r2, r0
 8014738:	460b      	mov	r3, r1
 801473a:	f7eb fd9f 	bl	800027c <__adddf3>
 801473e:	ec41 0b10 	vmov	d0, r0, r1
 8014742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014746:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801474a:	f04f 37ff 	mov.w	r7, #4294967295
 801474e:	40df      	lsrs	r7, r3
 8014750:	4207      	tst	r7, r0
 8014752:	d0f4      	beq.n	801473e <floor+0x96>
 8014754:	a30e      	add	r3, pc, #56	@ (adr r3, 8014790 <floor+0xe8>)
 8014756:	e9d3 2300 	ldrd	r2, r3, [r3]
 801475a:	f7eb fd8f 	bl	800027c <__adddf3>
 801475e:	2200      	movs	r2, #0
 8014760:	2300      	movs	r3, #0
 8014762:	f7ec f9d1 	bl	8000b08 <__aeabi_dcmpgt>
 8014766:	2800      	cmp	r0, #0
 8014768:	d0c2      	beq.n	80146f0 <floor+0x48>
 801476a:	2c00      	cmp	r4, #0
 801476c:	da0a      	bge.n	8014784 <floor+0xdc>
 801476e:	2e14      	cmp	r6, #20
 8014770:	d101      	bne.n	8014776 <floor+0xce>
 8014772:	3401      	adds	r4, #1
 8014774:	e006      	b.n	8014784 <floor+0xdc>
 8014776:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801477a:	2301      	movs	r3, #1
 801477c:	40b3      	lsls	r3, r6
 801477e:	441d      	add	r5, r3
 8014780:	4545      	cmp	r5, r8
 8014782:	d3f6      	bcc.n	8014772 <floor+0xca>
 8014784:	ea25 0507 	bic.w	r5, r5, r7
 8014788:	e7b2      	b.n	80146f0 <floor+0x48>
 801478a:	2500      	movs	r5, #0
 801478c:	462c      	mov	r4, r5
 801478e:	e7af      	b.n	80146f0 <floor+0x48>
 8014790:	8800759c 	.word	0x8800759c
 8014794:	7e37e43c 	.word	0x7e37e43c
 8014798:	bff00000 	.word	0xbff00000
 801479c:	000fffff 	.word	0x000fffff

080147a0 <malloc>:
 80147a0:	4b02      	ldr	r3, [pc, #8]	@ (80147ac <malloc+0xc>)
 80147a2:	4601      	mov	r1, r0
 80147a4:	6818      	ldr	r0, [r3, #0]
 80147a6:	f000 b82d 	b.w	8014804 <_malloc_r>
 80147aa:	bf00      	nop
 80147ac:	200001a8 	.word	0x200001a8

080147b0 <free>:
 80147b0:	4b02      	ldr	r3, [pc, #8]	@ (80147bc <free+0xc>)
 80147b2:	4601      	mov	r1, r0
 80147b4:	6818      	ldr	r0, [r3, #0]
 80147b6:	f001 b8d7 	b.w	8015968 <_free_r>
 80147ba:	bf00      	nop
 80147bc:	200001a8 	.word	0x200001a8

080147c0 <sbrk_aligned>:
 80147c0:	b570      	push	{r4, r5, r6, lr}
 80147c2:	4e0f      	ldr	r6, [pc, #60]	@ (8014800 <sbrk_aligned+0x40>)
 80147c4:	460c      	mov	r4, r1
 80147c6:	6831      	ldr	r1, [r6, #0]
 80147c8:	4605      	mov	r5, r0
 80147ca:	b911      	cbnz	r1, 80147d2 <sbrk_aligned+0x12>
 80147cc:	f001 f866 	bl	801589c <_sbrk_r>
 80147d0:	6030      	str	r0, [r6, #0]
 80147d2:	4621      	mov	r1, r4
 80147d4:	4628      	mov	r0, r5
 80147d6:	f001 f861 	bl	801589c <_sbrk_r>
 80147da:	1c43      	adds	r3, r0, #1
 80147dc:	d103      	bne.n	80147e6 <sbrk_aligned+0x26>
 80147de:	f04f 34ff 	mov.w	r4, #4294967295
 80147e2:	4620      	mov	r0, r4
 80147e4:	bd70      	pop	{r4, r5, r6, pc}
 80147e6:	1cc4      	adds	r4, r0, #3
 80147e8:	f024 0403 	bic.w	r4, r4, #3
 80147ec:	42a0      	cmp	r0, r4
 80147ee:	d0f8      	beq.n	80147e2 <sbrk_aligned+0x22>
 80147f0:	1a21      	subs	r1, r4, r0
 80147f2:	4628      	mov	r0, r5
 80147f4:	f001 f852 	bl	801589c <_sbrk_r>
 80147f8:	3001      	adds	r0, #1
 80147fa:	d1f2      	bne.n	80147e2 <sbrk_aligned+0x22>
 80147fc:	e7ef      	b.n	80147de <sbrk_aligned+0x1e>
 80147fe:	bf00      	nop
 8014800:	20006a34 	.word	0x20006a34

08014804 <_malloc_r>:
 8014804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014808:	1ccd      	adds	r5, r1, #3
 801480a:	f025 0503 	bic.w	r5, r5, #3
 801480e:	3508      	adds	r5, #8
 8014810:	2d0c      	cmp	r5, #12
 8014812:	bf38      	it	cc
 8014814:	250c      	movcc	r5, #12
 8014816:	2d00      	cmp	r5, #0
 8014818:	4606      	mov	r6, r0
 801481a:	db01      	blt.n	8014820 <_malloc_r+0x1c>
 801481c:	42a9      	cmp	r1, r5
 801481e:	d904      	bls.n	801482a <_malloc_r+0x26>
 8014820:	230c      	movs	r3, #12
 8014822:	6033      	str	r3, [r6, #0]
 8014824:	2000      	movs	r0, #0
 8014826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801482a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014900 <_malloc_r+0xfc>
 801482e:	f000 f869 	bl	8014904 <__malloc_lock>
 8014832:	f8d8 3000 	ldr.w	r3, [r8]
 8014836:	461c      	mov	r4, r3
 8014838:	bb44      	cbnz	r4, 801488c <_malloc_r+0x88>
 801483a:	4629      	mov	r1, r5
 801483c:	4630      	mov	r0, r6
 801483e:	f7ff ffbf 	bl	80147c0 <sbrk_aligned>
 8014842:	1c43      	adds	r3, r0, #1
 8014844:	4604      	mov	r4, r0
 8014846:	d158      	bne.n	80148fa <_malloc_r+0xf6>
 8014848:	f8d8 4000 	ldr.w	r4, [r8]
 801484c:	4627      	mov	r7, r4
 801484e:	2f00      	cmp	r7, #0
 8014850:	d143      	bne.n	80148da <_malloc_r+0xd6>
 8014852:	2c00      	cmp	r4, #0
 8014854:	d04b      	beq.n	80148ee <_malloc_r+0xea>
 8014856:	6823      	ldr	r3, [r4, #0]
 8014858:	4639      	mov	r1, r7
 801485a:	4630      	mov	r0, r6
 801485c:	eb04 0903 	add.w	r9, r4, r3
 8014860:	f001 f81c 	bl	801589c <_sbrk_r>
 8014864:	4581      	cmp	r9, r0
 8014866:	d142      	bne.n	80148ee <_malloc_r+0xea>
 8014868:	6821      	ldr	r1, [r4, #0]
 801486a:	1a6d      	subs	r5, r5, r1
 801486c:	4629      	mov	r1, r5
 801486e:	4630      	mov	r0, r6
 8014870:	f7ff ffa6 	bl	80147c0 <sbrk_aligned>
 8014874:	3001      	adds	r0, #1
 8014876:	d03a      	beq.n	80148ee <_malloc_r+0xea>
 8014878:	6823      	ldr	r3, [r4, #0]
 801487a:	442b      	add	r3, r5
 801487c:	6023      	str	r3, [r4, #0]
 801487e:	f8d8 3000 	ldr.w	r3, [r8]
 8014882:	685a      	ldr	r2, [r3, #4]
 8014884:	bb62      	cbnz	r2, 80148e0 <_malloc_r+0xdc>
 8014886:	f8c8 7000 	str.w	r7, [r8]
 801488a:	e00f      	b.n	80148ac <_malloc_r+0xa8>
 801488c:	6822      	ldr	r2, [r4, #0]
 801488e:	1b52      	subs	r2, r2, r5
 8014890:	d420      	bmi.n	80148d4 <_malloc_r+0xd0>
 8014892:	2a0b      	cmp	r2, #11
 8014894:	d917      	bls.n	80148c6 <_malloc_r+0xc2>
 8014896:	1961      	adds	r1, r4, r5
 8014898:	42a3      	cmp	r3, r4
 801489a:	6025      	str	r5, [r4, #0]
 801489c:	bf18      	it	ne
 801489e:	6059      	strne	r1, [r3, #4]
 80148a0:	6863      	ldr	r3, [r4, #4]
 80148a2:	bf08      	it	eq
 80148a4:	f8c8 1000 	streq.w	r1, [r8]
 80148a8:	5162      	str	r2, [r4, r5]
 80148aa:	604b      	str	r3, [r1, #4]
 80148ac:	4630      	mov	r0, r6
 80148ae:	f000 f82f 	bl	8014910 <__malloc_unlock>
 80148b2:	f104 000b 	add.w	r0, r4, #11
 80148b6:	1d23      	adds	r3, r4, #4
 80148b8:	f020 0007 	bic.w	r0, r0, #7
 80148bc:	1ac2      	subs	r2, r0, r3
 80148be:	bf1c      	itt	ne
 80148c0:	1a1b      	subne	r3, r3, r0
 80148c2:	50a3      	strne	r3, [r4, r2]
 80148c4:	e7af      	b.n	8014826 <_malloc_r+0x22>
 80148c6:	6862      	ldr	r2, [r4, #4]
 80148c8:	42a3      	cmp	r3, r4
 80148ca:	bf0c      	ite	eq
 80148cc:	f8c8 2000 	streq.w	r2, [r8]
 80148d0:	605a      	strne	r2, [r3, #4]
 80148d2:	e7eb      	b.n	80148ac <_malloc_r+0xa8>
 80148d4:	4623      	mov	r3, r4
 80148d6:	6864      	ldr	r4, [r4, #4]
 80148d8:	e7ae      	b.n	8014838 <_malloc_r+0x34>
 80148da:	463c      	mov	r4, r7
 80148dc:	687f      	ldr	r7, [r7, #4]
 80148de:	e7b6      	b.n	801484e <_malloc_r+0x4a>
 80148e0:	461a      	mov	r2, r3
 80148e2:	685b      	ldr	r3, [r3, #4]
 80148e4:	42a3      	cmp	r3, r4
 80148e6:	d1fb      	bne.n	80148e0 <_malloc_r+0xdc>
 80148e8:	2300      	movs	r3, #0
 80148ea:	6053      	str	r3, [r2, #4]
 80148ec:	e7de      	b.n	80148ac <_malloc_r+0xa8>
 80148ee:	230c      	movs	r3, #12
 80148f0:	6033      	str	r3, [r6, #0]
 80148f2:	4630      	mov	r0, r6
 80148f4:	f000 f80c 	bl	8014910 <__malloc_unlock>
 80148f8:	e794      	b.n	8014824 <_malloc_r+0x20>
 80148fa:	6005      	str	r5, [r0, #0]
 80148fc:	e7d6      	b.n	80148ac <_malloc_r+0xa8>
 80148fe:	bf00      	nop
 8014900:	20006a38 	.word	0x20006a38

08014904 <__malloc_lock>:
 8014904:	4801      	ldr	r0, [pc, #4]	@ (801490c <__malloc_lock+0x8>)
 8014906:	f001 b816 	b.w	8015936 <__retarget_lock_acquire_recursive>
 801490a:	bf00      	nop
 801490c:	20006b7c 	.word	0x20006b7c

08014910 <__malloc_unlock>:
 8014910:	4801      	ldr	r0, [pc, #4]	@ (8014918 <__malloc_unlock+0x8>)
 8014912:	f001 b811 	b.w	8015938 <__retarget_lock_release_recursive>
 8014916:	bf00      	nop
 8014918:	20006b7c 	.word	0x20006b7c

0801491c <sulp>:
 801491c:	b570      	push	{r4, r5, r6, lr}
 801491e:	4604      	mov	r4, r0
 8014920:	460d      	mov	r5, r1
 8014922:	ec45 4b10 	vmov	d0, r4, r5
 8014926:	4616      	mov	r6, r2
 8014928:	f001 ff20 	bl	801676c <__ulp>
 801492c:	ec51 0b10 	vmov	r0, r1, d0
 8014930:	b17e      	cbz	r6, 8014952 <sulp+0x36>
 8014932:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014936:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801493a:	2b00      	cmp	r3, #0
 801493c:	dd09      	ble.n	8014952 <sulp+0x36>
 801493e:	051b      	lsls	r3, r3, #20
 8014940:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8014944:	2400      	movs	r4, #0
 8014946:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801494a:	4622      	mov	r2, r4
 801494c:	462b      	mov	r3, r5
 801494e:	f7eb fe4b 	bl	80005e8 <__aeabi_dmul>
 8014952:	ec41 0b10 	vmov	d0, r0, r1
 8014956:	bd70      	pop	{r4, r5, r6, pc}

08014958 <_strtod_l>:
 8014958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801495c:	b09f      	sub	sp, #124	@ 0x7c
 801495e:	460c      	mov	r4, r1
 8014960:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014962:	2200      	movs	r2, #0
 8014964:	921a      	str	r2, [sp, #104]	@ 0x68
 8014966:	9005      	str	r0, [sp, #20]
 8014968:	f04f 0a00 	mov.w	sl, #0
 801496c:	f04f 0b00 	mov.w	fp, #0
 8014970:	460a      	mov	r2, r1
 8014972:	9219      	str	r2, [sp, #100]	@ 0x64
 8014974:	7811      	ldrb	r1, [r2, #0]
 8014976:	292b      	cmp	r1, #43	@ 0x2b
 8014978:	d04a      	beq.n	8014a10 <_strtod_l+0xb8>
 801497a:	d838      	bhi.n	80149ee <_strtod_l+0x96>
 801497c:	290d      	cmp	r1, #13
 801497e:	d832      	bhi.n	80149e6 <_strtod_l+0x8e>
 8014980:	2908      	cmp	r1, #8
 8014982:	d832      	bhi.n	80149ea <_strtod_l+0x92>
 8014984:	2900      	cmp	r1, #0
 8014986:	d03b      	beq.n	8014a00 <_strtod_l+0xa8>
 8014988:	2200      	movs	r2, #0
 801498a:	920e      	str	r2, [sp, #56]	@ 0x38
 801498c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801498e:	782a      	ldrb	r2, [r5, #0]
 8014990:	2a30      	cmp	r2, #48	@ 0x30
 8014992:	f040 80b2 	bne.w	8014afa <_strtod_l+0x1a2>
 8014996:	786a      	ldrb	r2, [r5, #1]
 8014998:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801499c:	2a58      	cmp	r2, #88	@ 0x58
 801499e:	d16e      	bne.n	8014a7e <_strtod_l+0x126>
 80149a0:	9302      	str	r3, [sp, #8]
 80149a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149a4:	9301      	str	r3, [sp, #4]
 80149a6:	ab1a      	add	r3, sp, #104	@ 0x68
 80149a8:	9300      	str	r3, [sp, #0]
 80149aa:	4a8f      	ldr	r2, [pc, #572]	@ (8014be8 <_strtod_l+0x290>)
 80149ac:	9805      	ldr	r0, [sp, #20]
 80149ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80149b0:	a919      	add	r1, sp, #100	@ 0x64
 80149b2:	f001 f88b 	bl	8015acc <__gethex>
 80149b6:	f010 060f 	ands.w	r6, r0, #15
 80149ba:	4604      	mov	r4, r0
 80149bc:	d005      	beq.n	80149ca <_strtod_l+0x72>
 80149be:	2e06      	cmp	r6, #6
 80149c0:	d128      	bne.n	8014a14 <_strtod_l+0xbc>
 80149c2:	3501      	adds	r5, #1
 80149c4:	2300      	movs	r3, #0
 80149c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80149c8:	930e      	str	r3, [sp, #56]	@ 0x38
 80149ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	f040 858e 	bne.w	80154ee <_strtod_l+0xb96>
 80149d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149d4:	b1cb      	cbz	r3, 8014a0a <_strtod_l+0xb2>
 80149d6:	4652      	mov	r2, sl
 80149d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80149dc:	ec43 2b10 	vmov	d0, r2, r3
 80149e0:	b01f      	add	sp, #124	@ 0x7c
 80149e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149e6:	2920      	cmp	r1, #32
 80149e8:	d1ce      	bne.n	8014988 <_strtod_l+0x30>
 80149ea:	3201      	adds	r2, #1
 80149ec:	e7c1      	b.n	8014972 <_strtod_l+0x1a>
 80149ee:	292d      	cmp	r1, #45	@ 0x2d
 80149f0:	d1ca      	bne.n	8014988 <_strtod_l+0x30>
 80149f2:	2101      	movs	r1, #1
 80149f4:	910e      	str	r1, [sp, #56]	@ 0x38
 80149f6:	1c51      	adds	r1, r2, #1
 80149f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80149fa:	7852      	ldrb	r2, [r2, #1]
 80149fc:	2a00      	cmp	r2, #0
 80149fe:	d1c5      	bne.n	801498c <_strtod_l+0x34>
 8014a00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014a02:	9419      	str	r4, [sp, #100]	@ 0x64
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	f040 8570 	bne.w	80154ea <_strtod_l+0xb92>
 8014a0a:	4652      	mov	r2, sl
 8014a0c:	465b      	mov	r3, fp
 8014a0e:	e7e5      	b.n	80149dc <_strtod_l+0x84>
 8014a10:	2100      	movs	r1, #0
 8014a12:	e7ef      	b.n	80149f4 <_strtod_l+0x9c>
 8014a14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014a16:	b13a      	cbz	r2, 8014a28 <_strtod_l+0xd0>
 8014a18:	2135      	movs	r1, #53	@ 0x35
 8014a1a:	a81c      	add	r0, sp, #112	@ 0x70
 8014a1c:	f001 ffa0 	bl	8016960 <__copybits>
 8014a20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a22:	9805      	ldr	r0, [sp, #20]
 8014a24:	f001 fb76 	bl	8016114 <_Bfree>
 8014a28:	3e01      	subs	r6, #1
 8014a2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8014a2c:	2e04      	cmp	r6, #4
 8014a2e:	d806      	bhi.n	8014a3e <_strtod_l+0xe6>
 8014a30:	e8df f006 	tbb	[pc, r6]
 8014a34:	201d0314 	.word	0x201d0314
 8014a38:	14          	.byte	0x14
 8014a39:	00          	.byte	0x00
 8014a3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8014a3e:	05e1      	lsls	r1, r4, #23
 8014a40:	bf48      	it	mi
 8014a42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014a46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014a4a:	0d1b      	lsrs	r3, r3, #20
 8014a4c:	051b      	lsls	r3, r3, #20
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	d1bb      	bne.n	80149ca <_strtod_l+0x72>
 8014a52:	f000 ff45 	bl	80158e0 <__errno>
 8014a56:	2322      	movs	r3, #34	@ 0x22
 8014a58:	6003      	str	r3, [r0, #0]
 8014a5a:	e7b6      	b.n	80149ca <_strtod_l+0x72>
 8014a5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8014a60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014a64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014a68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014a6c:	e7e7      	b.n	8014a3e <_strtod_l+0xe6>
 8014a6e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014bf0 <_strtod_l+0x298>
 8014a72:	e7e4      	b.n	8014a3e <_strtod_l+0xe6>
 8014a74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014a78:	f04f 3aff 	mov.w	sl, #4294967295
 8014a7c:	e7df      	b.n	8014a3e <_strtod_l+0xe6>
 8014a7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014a80:	1c5a      	adds	r2, r3, #1
 8014a82:	9219      	str	r2, [sp, #100]	@ 0x64
 8014a84:	785b      	ldrb	r3, [r3, #1]
 8014a86:	2b30      	cmp	r3, #48	@ 0x30
 8014a88:	d0f9      	beq.n	8014a7e <_strtod_l+0x126>
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d09d      	beq.n	80149ca <_strtod_l+0x72>
 8014a8e:	2301      	movs	r3, #1
 8014a90:	2700      	movs	r7, #0
 8014a92:	9308      	str	r3, [sp, #32]
 8014a94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014a96:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a98:	970b      	str	r7, [sp, #44]	@ 0x2c
 8014a9a:	46b9      	mov	r9, r7
 8014a9c:	220a      	movs	r2, #10
 8014a9e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8014aa0:	7805      	ldrb	r5, [r0, #0]
 8014aa2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8014aa6:	b2d9      	uxtb	r1, r3
 8014aa8:	2909      	cmp	r1, #9
 8014aaa:	d928      	bls.n	8014afe <_strtod_l+0x1a6>
 8014aac:	494f      	ldr	r1, [pc, #316]	@ (8014bec <_strtod_l+0x294>)
 8014aae:	2201      	movs	r2, #1
 8014ab0:	f000 fe4f 	bl	8015752 <strncmp>
 8014ab4:	2800      	cmp	r0, #0
 8014ab6:	d032      	beq.n	8014b1e <_strtod_l+0x1c6>
 8014ab8:	2000      	movs	r0, #0
 8014aba:	462a      	mov	r2, r5
 8014abc:	900a      	str	r0, [sp, #40]	@ 0x28
 8014abe:	464d      	mov	r5, r9
 8014ac0:	4603      	mov	r3, r0
 8014ac2:	2a65      	cmp	r2, #101	@ 0x65
 8014ac4:	d001      	beq.n	8014aca <_strtod_l+0x172>
 8014ac6:	2a45      	cmp	r2, #69	@ 0x45
 8014ac8:	d114      	bne.n	8014af4 <_strtod_l+0x19c>
 8014aca:	b91d      	cbnz	r5, 8014ad4 <_strtod_l+0x17c>
 8014acc:	9a08      	ldr	r2, [sp, #32]
 8014ace:	4302      	orrs	r2, r0
 8014ad0:	d096      	beq.n	8014a00 <_strtod_l+0xa8>
 8014ad2:	2500      	movs	r5, #0
 8014ad4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8014ad6:	1c62      	adds	r2, r4, #1
 8014ad8:	9219      	str	r2, [sp, #100]	@ 0x64
 8014ada:	7862      	ldrb	r2, [r4, #1]
 8014adc:	2a2b      	cmp	r2, #43	@ 0x2b
 8014ade:	d07a      	beq.n	8014bd6 <_strtod_l+0x27e>
 8014ae0:	2a2d      	cmp	r2, #45	@ 0x2d
 8014ae2:	d07e      	beq.n	8014be2 <_strtod_l+0x28a>
 8014ae4:	f04f 0c00 	mov.w	ip, #0
 8014ae8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8014aec:	2909      	cmp	r1, #9
 8014aee:	f240 8085 	bls.w	8014bfc <_strtod_l+0x2a4>
 8014af2:	9419      	str	r4, [sp, #100]	@ 0x64
 8014af4:	f04f 0800 	mov.w	r8, #0
 8014af8:	e0a5      	b.n	8014c46 <_strtod_l+0x2ee>
 8014afa:	2300      	movs	r3, #0
 8014afc:	e7c8      	b.n	8014a90 <_strtod_l+0x138>
 8014afe:	f1b9 0f08 	cmp.w	r9, #8
 8014b02:	bfd8      	it	le
 8014b04:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8014b06:	f100 0001 	add.w	r0, r0, #1
 8014b0a:	bfda      	itte	le
 8014b0c:	fb02 3301 	mlale	r3, r2, r1, r3
 8014b10:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8014b12:	fb02 3707 	mlagt	r7, r2, r7, r3
 8014b16:	f109 0901 	add.w	r9, r9, #1
 8014b1a:	9019      	str	r0, [sp, #100]	@ 0x64
 8014b1c:	e7bf      	b.n	8014a9e <_strtod_l+0x146>
 8014b1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014b20:	1c5a      	adds	r2, r3, #1
 8014b22:	9219      	str	r2, [sp, #100]	@ 0x64
 8014b24:	785a      	ldrb	r2, [r3, #1]
 8014b26:	f1b9 0f00 	cmp.w	r9, #0
 8014b2a:	d03b      	beq.n	8014ba4 <_strtod_l+0x24c>
 8014b2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8014b2e:	464d      	mov	r5, r9
 8014b30:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8014b34:	2b09      	cmp	r3, #9
 8014b36:	d912      	bls.n	8014b5e <_strtod_l+0x206>
 8014b38:	2301      	movs	r3, #1
 8014b3a:	e7c2      	b.n	8014ac2 <_strtod_l+0x16a>
 8014b3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014b3e:	1c5a      	adds	r2, r3, #1
 8014b40:	9219      	str	r2, [sp, #100]	@ 0x64
 8014b42:	785a      	ldrb	r2, [r3, #1]
 8014b44:	3001      	adds	r0, #1
 8014b46:	2a30      	cmp	r2, #48	@ 0x30
 8014b48:	d0f8      	beq.n	8014b3c <_strtod_l+0x1e4>
 8014b4a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014b4e:	2b08      	cmp	r3, #8
 8014b50:	f200 84d2 	bhi.w	80154f8 <_strtod_l+0xba0>
 8014b54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014b56:	900a      	str	r0, [sp, #40]	@ 0x28
 8014b58:	2000      	movs	r0, #0
 8014b5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8014b5c:	4605      	mov	r5, r0
 8014b5e:	3a30      	subs	r2, #48	@ 0x30
 8014b60:	f100 0301 	add.w	r3, r0, #1
 8014b64:	d018      	beq.n	8014b98 <_strtod_l+0x240>
 8014b66:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014b68:	4419      	add	r1, r3
 8014b6a:	910a      	str	r1, [sp, #40]	@ 0x28
 8014b6c:	462e      	mov	r6, r5
 8014b6e:	f04f 0e0a 	mov.w	lr, #10
 8014b72:	1c71      	adds	r1, r6, #1
 8014b74:	eba1 0c05 	sub.w	ip, r1, r5
 8014b78:	4563      	cmp	r3, ip
 8014b7a:	dc15      	bgt.n	8014ba8 <_strtod_l+0x250>
 8014b7c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8014b80:	182b      	adds	r3, r5, r0
 8014b82:	2b08      	cmp	r3, #8
 8014b84:	f105 0501 	add.w	r5, r5, #1
 8014b88:	4405      	add	r5, r0
 8014b8a:	dc1a      	bgt.n	8014bc2 <_strtod_l+0x26a>
 8014b8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014b8e:	230a      	movs	r3, #10
 8014b90:	fb03 2301 	mla	r3, r3, r1, r2
 8014b94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014b96:	2300      	movs	r3, #0
 8014b98:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014b9a:	1c51      	adds	r1, r2, #1
 8014b9c:	9119      	str	r1, [sp, #100]	@ 0x64
 8014b9e:	7852      	ldrb	r2, [r2, #1]
 8014ba0:	4618      	mov	r0, r3
 8014ba2:	e7c5      	b.n	8014b30 <_strtod_l+0x1d8>
 8014ba4:	4648      	mov	r0, r9
 8014ba6:	e7ce      	b.n	8014b46 <_strtod_l+0x1ee>
 8014ba8:	2e08      	cmp	r6, #8
 8014baa:	dc05      	bgt.n	8014bb8 <_strtod_l+0x260>
 8014bac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8014bae:	fb0e f606 	mul.w	r6, lr, r6
 8014bb2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8014bb4:	460e      	mov	r6, r1
 8014bb6:	e7dc      	b.n	8014b72 <_strtod_l+0x21a>
 8014bb8:	2910      	cmp	r1, #16
 8014bba:	bfd8      	it	le
 8014bbc:	fb0e f707 	mulle.w	r7, lr, r7
 8014bc0:	e7f8      	b.n	8014bb4 <_strtod_l+0x25c>
 8014bc2:	2b0f      	cmp	r3, #15
 8014bc4:	bfdc      	itt	le
 8014bc6:	230a      	movle	r3, #10
 8014bc8:	fb03 2707 	mlale	r7, r3, r7, r2
 8014bcc:	e7e3      	b.n	8014b96 <_strtod_l+0x23e>
 8014bce:	2300      	movs	r3, #0
 8014bd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8014bd2:	2301      	movs	r3, #1
 8014bd4:	e77a      	b.n	8014acc <_strtod_l+0x174>
 8014bd6:	f04f 0c00 	mov.w	ip, #0
 8014bda:	1ca2      	adds	r2, r4, #2
 8014bdc:	9219      	str	r2, [sp, #100]	@ 0x64
 8014bde:	78a2      	ldrb	r2, [r4, #2]
 8014be0:	e782      	b.n	8014ae8 <_strtod_l+0x190>
 8014be2:	f04f 0c01 	mov.w	ip, #1
 8014be6:	e7f8      	b.n	8014bda <_strtod_l+0x282>
 8014be8:	0801797c 	.word	0x0801797c
 8014bec:	0801757c 	.word	0x0801757c
 8014bf0:	7ff00000 	.word	0x7ff00000
 8014bf4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014bf6:	1c51      	adds	r1, r2, #1
 8014bf8:	9119      	str	r1, [sp, #100]	@ 0x64
 8014bfa:	7852      	ldrb	r2, [r2, #1]
 8014bfc:	2a30      	cmp	r2, #48	@ 0x30
 8014bfe:	d0f9      	beq.n	8014bf4 <_strtod_l+0x29c>
 8014c00:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8014c04:	2908      	cmp	r1, #8
 8014c06:	f63f af75 	bhi.w	8014af4 <_strtod_l+0x19c>
 8014c0a:	3a30      	subs	r2, #48	@ 0x30
 8014c0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8014c0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014c10:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014c12:	f04f 080a 	mov.w	r8, #10
 8014c16:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014c18:	1c56      	adds	r6, r2, #1
 8014c1a:	9619      	str	r6, [sp, #100]	@ 0x64
 8014c1c:	7852      	ldrb	r2, [r2, #1]
 8014c1e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8014c22:	f1be 0f09 	cmp.w	lr, #9
 8014c26:	d939      	bls.n	8014c9c <_strtod_l+0x344>
 8014c28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8014c2a:	1a76      	subs	r6, r6, r1
 8014c2c:	2e08      	cmp	r6, #8
 8014c2e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8014c32:	dc03      	bgt.n	8014c3c <_strtod_l+0x2e4>
 8014c34:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014c36:	4588      	cmp	r8, r1
 8014c38:	bfa8      	it	ge
 8014c3a:	4688      	movge	r8, r1
 8014c3c:	f1bc 0f00 	cmp.w	ip, #0
 8014c40:	d001      	beq.n	8014c46 <_strtod_l+0x2ee>
 8014c42:	f1c8 0800 	rsb	r8, r8, #0
 8014c46:	2d00      	cmp	r5, #0
 8014c48:	d14e      	bne.n	8014ce8 <_strtod_l+0x390>
 8014c4a:	9908      	ldr	r1, [sp, #32]
 8014c4c:	4308      	orrs	r0, r1
 8014c4e:	f47f aebc 	bne.w	80149ca <_strtod_l+0x72>
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	f47f aed4 	bne.w	8014a00 <_strtod_l+0xa8>
 8014c58:	2a69      	cmp	r2, #105	@ 0x69
 8014c5a:	d028      	beq.n	8014cae <_strtod_l+0x356>
 8014c5c:	dc25      	bgt.n	8014caa <_strtod_l+0x352>
 8014c5e:	2a49      	cmp	r2, #73	@ 0x49
 8014c60:	d025      	beq.n	8014cae <_strtod_l+0x356>
 8014c62:	2a4e      	cmp	r2, #78	@ 0x4e
 8014c64:	f47f aecc 	bne.w	8014a00 <_strtod_l+0xa8>
 8014c68:	499a      	ldr	r1, [pc, #616]	@ (8014ed4 <_strtod_l+0x57c>)
 8014c6a:	a819      	add	r0, sp, #100	@ 0x64
 8014c6c:	f001 f950 	bl	8015f10 <__match>
 8014c70:	2800      	cmp	r0, #0
 8014c72:	f43f aec5 	beq.w	8014a00 <_strtod_l+0xa8>
 8014c76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014c78:	781b      	ldrb	r3, [r3, #0]
 8014c7a:	2b28      	cmp	r3, #40	@ 0x28
 8014c7c:	d12e      	bne.n	8014cdc <_strtod_l+0x384>
 8014c7e:	4996      	ldr	r1, [pc, #600]	@ (8014ed8 <_strtod_l+0x580>)
 8014c80:	aa1c      	add	r2, sp, #112	@ 0x70
 8014c82:	a819      	add	r0, sp, #100	@ 0x64
 8014c84:	f001 f958 	bl	8015f38 <__hexnan>
 8014c88:	2805      	cmp	r0, #5
 8014c8a:	d127      	bne.n	8014cdc <_strtod_l+0x384>
 8014c8c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014c8e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8014c92:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014c96:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014c9a:	e696      	b.n	80149ca <_strtod_l+0x72>
 8014c9c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014c9e:	fb08 2101 	mla	r1, r8, r1, r2
 8014ca2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8014ca6:	9209      	str	r2, [sp, #36]	@ 0x24
 8014ca8:	e7b5      	b.n	8014c16 <_strtod_l+0x2be>
 8014caa:	2a6e      	cmp	r2, #110	@ 0x6e
 8014cac:	e7da      	b.n	8014c64 <_strtod_l+0x30c>
 8014cae:	498b      	ldr	r1, [pc, #556]	@ (8014edc <_strtod_l+0x584>)
 8014cb0:	a819      	add	r0, sp, #100	@ 0x64
 8014cb2:	f001 f92d 	bl	8015f10 <__match>
 8014cb6:	2800      	cmp	r0, #0
 8014cb8:	f43f aea2 	beq.w	8014a00 <_strtod_l+0xa8>
 8014cbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014cbe:	4988      	ldr	r1, [pc, #544]	@ (8014ee0 <_strtod_l+0x588>)
 8014cc0:	3b01      	subs	r3, #1
 8014cc2:	a819      	add	r0, sp, #100	@ 0x64
 8014cc4:	9319      	str	r3, [sp, #100]	@ 0x64
 8014cc6:	f001 f923 	bl	8015f10 <__match>
 8014cca:	b910      	cbnz	r0, 8014cd2 <_strtod_l+0x37a>
 8014ccc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014cce:	3301      	adds	r3, #1
 8014cd0:	9319      	str	r3, [sp, #100]	@ 0x64
 8014cd2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8014ef0 <_strtod_l+0x598>
 8014cd6:	f04f 0a00 	mov.w	sl, #0
 8014cda:	e676      	b.n	80149ca <_strtod_l+0x72>
 8014cdc:	4881      	ldr	r0, [pc, #516]	@ (8014ee4 <_strtod_l+0x58c>)
 8014cde:	f000 fe3b 	bl	8015958 <nan>
 8014ce2:	ec5b ab10 	vmov	sl, fp, d0
 8014ce6:	e670      	b.n	80149ca <_strtod_l+0x72>
 8014ce8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cea:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8014cec:	eba8 0303 	sub.w	r3, r8, r3
 8014cf0:	f1b9 0f00 	cmp.w	r9, #0
 8014cf4:	bf08      	it	eq
 8014cf6:	46a9      	moveq	r9, r5
 8014cf8:	2d10      	cmp	r5, #16
 8014cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8014cfc:	462c      	mov	r4, r5
 8014cfe:	bfa8      	it	ge
 8014d00:	2410      	movge	r4, #16
 8014d02:	f7eb fbf7 	bl	80004f4 <__aeabi_ui2d>
 8014d06:	2d09      	cmp	r5, #9
 8014d08:	4682      	mov	sl, r0
 8014d0a:	468b      	mov	fp, r1
 8014d0c:	dc13      	bgt.n	8014d36 <_strtod_l+0x3de>
 8014d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	f43f ae5a 	beq.w	80149ca <_strtod_l+0x72>
 8014d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d18:	dd78      	ble.n	8014e0c <_strtod_l+0x4b4>
 8014d1a:	2b16      	cmp	r3, #22
 8014d1c:	dc5f      	bgt.n	8014dde <_strtod_l+0x486>
 8014d1e:	4972      	ldr	r1, [pc, #456]	@ (8014ee8 <_strtod_l+0x590>)
 8014d20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014d24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d28:	4652      	mov	r2, sl
 8014d2a:	465b      	mov	r3, fp
 8014d2c:	f7eb fc5c 	bl	80005e8 <__aeabi_dmul>
 8014d30:	4682      	mov	sl, r0
 8014d32:	468b      	mov	fp, r1
 8014d34:	e649      	b.n	80149ca <_strtod_l+0x72>
 8014d36:	4b6c      	ldr	r3, [pc, #432]	@ (8014ee8 <_strtod_l+0x590>)
 8014d38:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014d3c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8014d40:	f7eb fc52 	bl	80005e8 <__aeabi_dmul>
 8014d44:	4682      	mov	sl, r0
 8014d46:	4638      	mov	r0, r7
 8014d48:	468b      	mov	fp, r1
 8014d4a:	f7eb fbd3 	bl	80004f4 <__aeabi_ui2d>
 8014d4e:	4602      	mov	r2, r0
 8014d50:	460b      	mov	r3, r1
 8014d52:	4650      	mov	r0, sl
 8014d54:	4659      	mov	r1, fp
 8014d56:	f7eb fa91 	bl	800027c <__adddf3>
 8014d5a:	2d0f      	cmp	r5, #15
 8014d5c:	4682      	mov	sl, r0
 8014d5e:	468b      	mov	fp, r1
 8014d60:	ddd5      	ble.n	8014d0e <_strtod_l+0x3b6>
 8014d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d64:	1b2c      	subs	r4, r5, r4
 8014d66:	441c      	add	r4, r3
 8014d68:	2c00      	cmp	r4, #0
 8014d6a:	f340 8093 	ble.w	8014e94 <_strtod_l+0x53c>
 8014d6e:	f014 030f 	ands.w	r3, r4, #15
 8014d72:	d00a      	beq.n	8014d8a <_strtod_l+0x432>
 8014d74:	495c      	ldr	r1, [pc, #368]	@ (8014ee8 <_strtod_l+0x590>)
 8014d76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014d7a:	4652      	mov	r2, sl
 8014d7c:	465b      	mov	r3, fp
 8014d7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d82:	f7eb fc31 	bl	80005e8 <__aeabi_dmul>
 8014d86:	4682      	mov	sl, r0
 8014d88:	468b      	mov	fp, r1
 8014d8a:	f034 040f 	bics.w	r4, r4, #15
 8014d8e:	d073      	beq.n	8014e78 <_strtod_l+0x520>
 8014d90:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8014d94:	dd49      	ble.n	8014e2a <_strtod_l+0x4d2>
 8014d96:	2400      	movs	r4, #0
 8014d98:	46a0      	mov	r8, r4
 8014d9a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014d9c:	46a1      	mov	r9, r4
 8014d9e:	9a05      	ldr	r2, [sp, #20]
 8014da0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8014ef0 <_strtod_l+0x598>
 8014da4:	2322      	movs	r3, #34	@ 0x22
 8014da6:	6013      	str	r3, [r2, #0]
 8014da8:	f04f 0a00 	mov.w	sl, #0
 8014dac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	f43f ae0b 	beq.w	80149ca <_strtod_l+0x72>
 8014db4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014db6:	9805      	ldr	r0, [sp, #20]
 8014db8:	f001 f9ac 	bl	8016114 <_Bfree>
 8014dbc:	9805      	ldr	r0, [sp, #20]
 8014dbe:	4649      	mov	r1, r9
 8014dc0:	f001 f9a8 	bl	8016114 <_Bfree>
 8014dc4:	9805      	ldr	r0, [sp, #20]
 8014dc6:	4641      	mov	r1, r8
 8014dc8:	f001 f9a4 	bl	8016114 <_Bfree>
 8014dcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014dce:	9805      	ldr	r0, [sp, #20]
 8014dd0:	f001 f9a0 	bl	8016114 <_Bfree>
 8014dd4:	9805      	ldr	r0, [sp, #20]
 8014dd6:	4621      	mov	r1, r4
 8014dd8:	f001 f99c 	bl	8016114 <_Bfree>
 8014ddc:	e5f5      	b.n	80149ca <_strtod_l+0x72>
 8014dde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014de0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8014de4:	4293      	cmp	r3, r2
 8014de6:	dbbc      	blt.n	8014d62 <_strtod_l+0x40a>
 8014de8:	4c3f      	ldr	r4, [pc, #252]	@ (8014ee8 <_strtod_l+0x590>)
 8014dea:	f1c5 050f 	rsb	r5, r5, #15
 8014dee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014df2:	4652      	mov	r2, sl
 8014df4:	465b      	mov	r3, fp
 8014df6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014dfa:	f7eb fbf5 	bl	80005e8 <__aeabi_dmul>
 8014dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e00:	1b5d      	subs	r5, r3, r5
 8014e02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014e06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8014e0a:	e78f      	b.n	8014d2c <_strtod_l+0x3d4>
 8014e0c:	3316      	adds	r3, #22
 8014e0e:	dba8      	blt.n	8014d62 <_strtod_l+0x40a>
 8014e10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e12:	eba3 0808 	sub.w	r8, r3, r8
 8014e16:	4b34      	ldr	r3, [pc, #208]	@ (8014ee8 <_strtod_l+0x590>)
 8014e18:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8014e1c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8014e20:	4650      	mov	r0, sl
 8014e22:	4659      	mov	r1, fp
 8014e24:	f7eb fd0a 	bl	800083c <__aeabi_ddiv>
 8014e28:	e782      	b.n	8014d30 <_strtod_l+0x3d8>
 8014e2a:	2300      	movs	r3, #0
 8014e2c:	4f2f      	ldr	r7, [pc, #188]	@ (8014eec <_strtod_l+0x594>)
 8014e2e:	1124      	asrs	r4, r4, #4
 8014e30:	4650      	mov	r0, sl
 8014e32:	4659      	mov	r1, fp
 8014e34:	461e      	mov	r6, r3
 8014e36:	2c01      	cmp	r4, #1
 8014e38:	dc21      	bgt.n	8014e7e <_strtod_l+0x526>
 8014e3a:	b10b      	cbz	r3, 8014e40 <_strtod_l+0x4e8>
 8014e3c:	4682      	mov	sl, r0
 8014e3e:	468b      	mov	fp, r1
 8014e40:	492a      	ldr	r1, [pc, #168]	@ (8014eec <_strtod_l+0x594>)
 8014e42:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014e46:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8014e4a:	4652      	mov	r2, sl
 8014e4c:	465b      	mov	r3, fp
 8014e4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e52:	f7eb fbc9 	bl	80005e8 <__aeabi_dmul>
 8014e56:	4b26      	ldr	r3, [pc, #152]	@ (8014ef0 <_strtod_l+0x598>)
 8014e58:	460a      	mov	r2, r1
 8014e5a:	400b      	ands	r3, r1
 8014e5c:	4925      	ldr	r1, [pc, #148]	@ (8014ef4 <_strtod_l+0x59c>)
 8014e5e:	428b      	cmp	r3, r1
 8014e60:	4682      	mov	sl, r0
 8014e62:	d898      	bhi.n	8014d96 <_strtod_l+0x43e>
 8014e64:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014e68:	428b      	cmp	r3, r1
 8014e6a:	bf86      	itte	hi
 8014e6c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8014ef8 <_strtod_l+0x5a0>
 8014e70:	f04f 3aff 	movhi.w	sl, #4294967295
 8014e74:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8014e78:	2300      	movs	r3, #0
 8014e7a:	9308      	str	r3, [sp, #32]
 8014e7c:	e076      	b.n	8014f6c <_strtod_l+0x614>
 8014e7e:	07e2      	lsls	r2, r4, #31
 8014e80:	d504      	bpl.n	8014e8c <_strtod_l+0x534>
 8014e82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014e86:	f7eb fbaf 	bl	80005e8 <__aeabi_dmul>
 8014e8a:	2301      	movs	r3, #1
 8014e8c:	3601      	adds	r6, #1
 8014e8e:	1064      	asrs	r4, r4, #1
 8014e90:	3708      	adds	r7, #8
 8014e92:	e7d0      	b.n	8014e36 <_strtod_l+0x4de>
 8014e94:	d0f0      	beq.n	8014e78 <_strtod_l+0x520>
 8014e96:	4264      	negs	r4, r4
 8014e98:	f014 020f 	ands.w	r2, r4, #15
 8014e9c:	d00a      	beq.n	8014eb4 <_strtod_l+0x55c>
 8014e9e:	4b12      	ldr	r3, [pc, #72]	@ (8014ee8 <_strtod_l+0x590>)
 8014ea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014ea4:	4650      	mov	r0, sl
 8014ea6:	4659      	mov	r1, fp
 8014ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eac:	f7eb fcc6 	bl	800083c <__aeabi_ddiv>
 8014eb0:	4682      	mov	sl, r0
 8014eb2:	468b      	mov	fp, r1
 8014eb4:	1124      	asrs	r4, r4, #4
 8014eb6:	d0df      	beq.n	8014e78 <_strtod_l+0x520>
 8014eb8:	2c1f      	cmp	r4, #31
 8014eba:	dd1f      	ble.n	8014efc <_strtod_l+0x5a4>
 8014ebc:	2400      	movs	r4, #0
 8014ebe:	46a0      	mov	r8, r4
 8014ec0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014ec2:	46a1      	mov	r9, r4
 8014ec4:	9a05      	ldr	r2, [sp, #20]
 8014ec6:	2322      	movs	r3, #34	@ 0x22
 8014ec8:	f04f 0a00 	mov.w	sl, #0
 8014ecc:	f04f 0b00 	mov.w	fp, #0
 8014ed0:	6013      	str	r3, [r2, #0]
 8014ed2:	e76b      	b.n	8014dac <_strtod_l+0x454>
 8014ed4:	08017587 	.word	0x08017587
 8014ed8:	08017968 	.word	0x08017968
 8014edc:	0801757e 	.word	0x0801757e
 8014ee0:	08017581 	.word	0x08017581
 8014ee4:	080176ae 	.word	0x080176ae
 8014ee8:	080179f0 	.word	0x080179f0
 8014eec:	080179c8 	.word	0x080179c8
 8014ef0:	7ff00000 	.word	0x7ff00000
 8014ef4:	7ca00000 	.word	0x7ca00000
 8014ef8:	7fefffff 	.word	0x7fefffff
 8014efc:	f014 0310 	ands.w	r3, r4, #16
 8014f00:	bf18      	it	ne
 8014f02:	236a      	movne	r3, #106	@ 0x6a
 8014f04:	4ea9      	ldr	r6, [pc, #676]	@ (80151ac <_strtod_l+0x854>)
 8014f06:	9308      	str	r3, [sp, #32]
 8014f08:	4650      	mov	r0, sl
 8014f0a:	4659      	mov	r1, fp
 8014f0c:	2300      	movs	r3, #0
 8014f0e:	07e7      	lsls	r7, r4, #31
 8014f10:	d504      	bpl.n	8014f1c <_strtod_l+0x5c4>
 8014f12:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014f16:	f7eb fb67 	bl	80005e8 <__aeabi_dmul>
 8014f1a:	2301      	movs	r3, #1
 8014f1c:	1064      	asrs	r4, r4, #1
 8014f1e:	f106 0608 	add.w	r6, r6, #8
 8014f22:	d1f4      	bne.n	8014f0e <_strtod_l+0x5b6>
 8014f24:	b10b      	cbz	r3, 8014f2a <_strtod_l+0x5d2>
 8014f26:	4682      	mov	sl, r0
 8014f28:	468b      	mov	fp, r1
 8014f2a:	9b08      	ldr	r3, [sp, #32]
 8014f2c:	b1b3      	cbz	r3, 8014f5c <_strtod_l+0x604>
 8014f2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014f32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	4659      	mov	r1, fp
 8014f3a:	dd0f      	ble.n	8014f5c <_strtod_l+0x604>
 8014f3c:	2b1f      	cmp	r3, #31
 8014f3e:	dd56      	ble.n	8014fee <_strtod_l+0x696>
 8014f40:	2b34      	cmp	r3, #52	@ 0x34
 8014f42:	bfde      	ittt	le
 8014f44:	f04f 33ff 	movle.w	r3, #4294967295
 8014f48:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8014f4c:	4093      	lslle	r3, r2
 8014f4e:	f04f 0a00 	mov.w	sl, #0
 8014f52:	bfcc      	ite	gt
 8014f54:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014f58:	ea03 0b01 	andle.w	fp, r3, r1
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	2300      	movs	r3, #0
 8014f60:	4650      	mov	r0, sl
 8014f62:	4659      	mov	r1, fp
 8014f64:	f7eb fda8 	bl	8000ab8 <__aeabi_dcmpeq>
 8014f68:	2800      	cmp	r0, #0
 8014f6a:	d1a7      	bne.n	8014ebc <_strtod_l+0x564>
 8014f6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014f6e:	9300      	str	r3, [sp, #0]
 8014f70:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014f72:	9805      	ldr	r0, [sp, #20]
 8014f74:	462b      	mov	r3, r5
 8014f76:	464a      	mov	r2, r9
 8014f78:	f001 f934 	bl	80161e4 <__s2b>
 8014f7c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8014f7e:	2800      	cmp	r0, #0
 8014f80:	f43f af09 	beq.w	8014d96 <_strtod_l+0x43e>
 8014f84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014f86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f88:	2a00      	cmp	r2, #0
 8014f8a:	eba3 0308 	sub.w	r3, r3, r8
 8014f8e:	bfa8      	it	ge
 8014f90:	2300      	movge	r3, #0
 8014f92:	9312      	str	r3, [sp, #72]	@ 0x48
 8014f94:	2400      	movs	r4, #0
 8014f96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014f9a:	9316      	str	r3, [sp, #88]	@ 0x58
 8014f9c:	46a0      	mov	r8, r4
 8014f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014fa0:	9805      	ldr	r0, [sp, #20]
 8014fa2:	6859      	ldr	r1, [r3, #4]
 8014fa4:	f001 f876 	bl	8016094 <_Balloc>
 8014fa8:	4681      	mov	r9, r0
 8014faa:	2800      	cmp	r0, #0
 8014fac:	f43f aef7 	beq.w	8014d9e <_strtod_l+0x446>
 8014fb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014fb2:	691a      	ldr	r2, [r3, #16]
 8014fb4:	3202      	adds	r2, #2
 8014fb6:	f103 010c 	add.w	r1, r3, #12
 8014fba:	0092      	lsls	r2, r2, #2
 8014fbc:	300c      	adds	r0, #12
 8014fbe:	f000 fcbc 	bl	801593a <memcpy>
 8014fc2:	ec4b ab10 	vmov	d0, sl, fp
 8014fc6:	9805      	ldr	r0, [sp, #20]
 8014fc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8014fca:	a91b      	add	r1, sp, #108	@ 0x6c
 8014fcc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014fd0:	f001 fc3c 	bl	801684c <__d2b>
 8014fd4:	901a      	str	r0, [sp, #104]	@ 0x68
 8014fd6:	2800      	cmp	r0, #0
 8014fd8:	f43f aee1 	beq.w	8014d9e <_strtod_l+0x446>
 8014fdc:	9805      	ldr	r0, [sp, #20]
 8014fde:	2101      	movs	r1, #1
 8014fe0:	f001 f996 	bl	8016310 <__i2b>
 8014fe4:	4680      	mov	r8, r0
 8014fe6:	b948      	cbnz	r0, 8014ffc <_strtod_l+0x6a4>
 8014fe8:	f04f 0800 	mov.w	r8, #0
 8014fec:	e6d7      	b.n	8014d9e <_strtod_l+0x446>
 8014fee:	f04f 32ff 	mov.w	r2, #4294967295
 8014ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8014ff6:	ea03 0a0a 	and.w	sl, r3, sl
 8014ffa:	e7af      	b.n	8014f5c <_strtod_l+0x604>
 8014ffc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8014ffe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8015000:	2d00      	cmp	r5, #0
 8015002:	bfab      	itete	ge
 8015004:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8015006:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8015008:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801500a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801500c:	bfac      	ite	ge
 801500e:	18ef      	addge	r7, r5, r3
 8015010:	1b5e      	sublt	r6, r3, r5
 8015012:	9b08      	ldr	r3, [sp, #32]
 8015014:	1aed      	subs	r5, r5, r3
 8015016:	4415      	add	r5, r2
 8015018:	4b65      	ldr	r3, [pc, #404]	@ (80151b0 <_strtod_l+0x858>)
 801501a:	3d01      	subs	r5, #1
 801501c:	429d      	cmp	r5, r3
 801501e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8015022:	da50      	bge.n	80150c6 <_strtod_l+0x76e>
 8015024:	1b5b      	subs	r3, r3, r5
 8015026:	2b1f      	cmp	r3, #31
 8015028:	eba2 0203 	sub.w	r2, r2, r3
 801502c:	f04f 0101 	mov.w	r1, #1
 8015030:	dc3d      	bgt.n	80150ae <_strtod_l+0x756>
 8015032:	fa01 f303 	lsl.w	r3, r1, r3
 8015036:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015038:	2300      	movs	r3, #0
 801503a:	9310      	str	r3, [sp, #64]	@ 0x40
 801503c:	18bd      	adds	r5, r7, r2
 801503e:	9b08      	ldr	r3, [sp, #32]
 8015040:	42af      	cmp	r7, r5
 8015042:	4416      	add	r6, r2
 8015044:	441e      	add	r6, r3
 8015046:	463b      	mov	r3, r7
 8015048:	bfa8      	it	ge
 801504a:	462b      	movge	r3, r5
 801504c:	42b3      	cmp	r3, r6
 801504e:	bfa8      	it	ge
 8015050:	4633      	movge	r3, r6
 8015052:	2b00      	cmp	r3, #0
 8015054:	bfc2      	ittt	gt
 8015056:	1aed      	subgt	r5, r5, r3
 8015058:	1af6      	subgt	r6, r6, r3
 801505a:	1aff      	subgt	r7, r7, r3
 801505c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801505e:	2b00      	cmp	r3, #0
 8015060:	dd16      	ble.n	8015090 <_strtod_l+0x738>
 8015062:	4641      	mov	r1, r8
 8015064:	9805      	ldr	r0, [sp, #20]
 8015066:	461a      	mov	r2, r3
 8015068:	f001 fa0a 	bl	8016480 <__pow5mult>
 801506c:	4680      	mov	r8, r0
 801506e:	2800      	cmp	r0, #0
 8015070:	d0ba      	beq.n	8014fe8 <_strtod_l+0x690>
 8015072:	4601      	mov	r1, r0
 8015074:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015076:	9805      	ldr	r0, [sp, #20]
 8015078:	f001 f960 	bl	801633c <__multiply>
 801507c:	900a      	str	r0, [sp, #40]	@ 0x28
 801507e:	2800      	cmp	r0, #0
 8015080:	f43f ae8d 	beq.w	8014d9e <_strtod_l+0x446>
 8015084:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015086:	9805      	ldr	r0, [sp, #20]
 8015088:	f001 f844 	bl	8016114 <_Bfree>
 801508c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801508e:	931a      	str	r3, [sp, #104]	@ 0x68
 8015090:	2d00      	cmp	r5, #0
 8015092:	dc1d      	bgt.n	80150d0 <_strtod_l+0x778>
 8015094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015096:	2b00      	cmp	r3, #0
 8015098:	dd23      	ble.n	80150e2 <_strtod_l+0x78a>
 801509a:	4649      	mov	r1, r9
 801509c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801509e:	9805      	ldr	r0, [sp, #20]
 80150a0:	f001 f9ee 	bl	8016480 <__pow5mult>
 80150a4:	4681      	mov	r9, r0
 80150a6:	b9e0      	cbnz	r0, 80150e2 <_strtod_l+0x78a>
 80150a8:	f04f 0900 	mov.w	r9, #0
 80150ac:	e677      	b.n	8014d9e <_strtod_l+0x446>
 80150ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80150b2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80150b6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80150ba:	35e2      	adds	r5, #226	@ 0xe2
 80150bc:	fa01 f305 	lsl.w	r3, r1, r5
 80150c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80150c2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80150c4:	e7ba      	b.n	801503c <_strtod_l+0x6e4>
 80150c6:	2300      	movs	r3, #0
 80150c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80150ca:	2301      	movs	r3, #1
 80150cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80150ce:	e7b5      	b.n	801503c <_strtod_l+0x6e4>
 80150d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80150d2:	9805      	ldr	r0, [sp, #20]
 80150d4:	462a      	mov	r2, r5
 80150d6:	f001 fa2d 	bl	8016534 <__lshift>
 80150da:	901a      	str	r0, [sp, #104]	@ 0x68
 80150dc:	2800      	cmp	r0, #0
 80150de:	d1d9      	bne.n	8015094 <_strtod_l+0x73c>
 80150e0:	e65d      	b.n	8014d9e <_strtod_l+0x446>
 80150e2:	2e00      	cmp	r6, #0
 80150e4:	dd07      	ble.n	80150f6 <_strtod_l+0x79e>
 80150e6:	4649      	mov	r1, r9
 80150e8:	9805      	ldr	r0, [sp, #20]
 80150ea:	4632      	mov	r2, r6
 80150ec:	f001 fa22 	bl	8016534 <__lshift>
 80150f0:	4681      	mov	r9, r0
 80150f2:	2800      	cmp	r0, #0
 80150f4:	d0d8      	beq.n	80150a8 <_strtod_l+0x750>
 80150f6:	2f00      	cmp	r7, #0
 80150f8:	dd08      	ble.n	801510c <_strtod_l+0x7b4>
 80150fa:	4641      	mov	r1, r8
 80150fc:	9805      	ldr	r0, [sp, #20]
 80150fe:	463a      	mov	r2, r7
 8015100:	f001 fa18 	bl	8016534 <__lshift>
 8015104:	4680      	mov	r8, r0
 8015106:	2800      	cmp	r0, #0
 8015108:	f43f ae49 	beq.w	8014d9e <_strtod_l+0x446>
 801510c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801510e:	9805      	ldr	r0, [sp, #20]
 8015110:	464a      	mov	r2, r9
 8015112:	f001 fa97 	bl	8016644 <__mdiff>
 8015116:	4604      	mov	r4, r0
 8015118:	2800      	cmp	r0, #0
 801511a:	f43f ae40 	beq.w	8014d9e <_strtod_l+0x446>
 801511e:	68c3      	ldr	r3, [r0, #12]
 8015120:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015122:	2300      	movs	r3, #0
 8015124:	60c3      	str	r3, [r0, #12]
 8015126:	4641      	mov	r1, r8
 8015128:	f001 fa70 	bl	801660c <__mcmp>
 801512c:	2800      	cmp	r0, #0
 801512e:	da45      	bge.n	80151bc <_strtod_l+0x864>
 8015130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015132:	ea53 030a 	orrs.w	r3, r3, sl
 8015136:	d16b      	bne.n	8015210 <_strtod_l+0x8b8>
 8015138:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801513c:	2b00      	cmp	r3, #0
 801513e:	d167      	bne.n	8015210 <_strtod_l+0x8b8>
 8015140:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015144:	0d1b      	lsrs	r3, r3, #20
 8015146:	051b      	lsls	r3, r3, #20
 8015148:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801514c:	d960      	bls.n	8015210 <_strtod_l+0x8b8>
 801514e:	6963      	ldr	r3, [r4, #20]
 8015150:	b913      	cbnz	r3, 8015158 <_strtod_l+0x800>
 8015152:	6923      	ldr	r3, [r4, #16]
 8015154:	2b01      	cmp	r3, #1
 8015156:	dd5b      	ble.n	8015210 <_strtod_l+0x8b8>
 8015158:	4621      	mov	r1, r4
 801515a:	2201      	movs	r2, #1
 801515c:	9805      	ldr	r0, [sp, #20]
 801515e:	f001 f9e9 	bl	8016534 <__lshift>
 8015162:	4641      	mov	r1, r8
 8015164:	4604      	mov	r4, r0
 8015166:	f001 fa51 	bl	801660c <__mcmp>
 801516a:	2800      	cmp	r0, #0
 801516c:	dd50      	ble.n	8015210 <_strtod_l+0x8b8>
 801516e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015172:	9a08      	ldr	r2, [sp, #32]
 8015174:	0d1b      	lsrs	r3, r3, #20
 8015176:	051b      	lsls	r3, r3, #20
 8015178:	2a00      	cmp	r2, #0
 801517a:	d06a      	beq.n	8015252 <_strtod_l+0x8fa>
 801517c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015180:	d867      	bhi.n	8015252 <_strtod_l+0x8fa>
 8015182:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8015186:	f67f ae9d 	bls.w	8014ec4 <_strtod_l+0x56c>
 801518a:	4b0a      	ldr	r3, [pc, #40]	@ (80151b4 <_strtod_l+0x85c>)
 801518c:	4650      	mov	r0, sl
 801518e:	4659      	mov	r1, fp
 8015190:	2200      	movs	r2, #0
 8015192:	f7eb fa29 	bl	80005e8 <__aeabi_dmul>
 8015196:	4b08      	ldr	r3, [pc, #32]	@ (80151b8 <_strtod_l+0x860>)
 8015198:	400b      	ands	r3, r1
 801519a:	4682      	mov	sl, r0
 801519c:	468b      	mov	fp, r1
 801519e:	2b00      	cmp	r3, #0
 80151a0:	f47f ae08 	bne.w	8014db4 <_strtod_l+0x45c>
 80151a4:	9a05      	ldr	r2, [sp, #20]
 80151a6:	2322      	movs	r3, #34	@ 0x22
 80151a8:	6013      	str	r3, [r2, #0]
 80151aa:	e603      	b.n	8014db4 <_strtod_l+0x45c>
 80151ac:	08017990 	.word	0x08017990
 80151b0:	fffffc02 	.word	0xfffffc02
 80151b4:	39500000 	.word	0x39500000
 80151b8:	7ff00000 	.word	0x7ff00000
 80151bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80151c0:	d165      	bne.n	801528e <_strtod_l+0x936>
 80151c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80151c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80151c8:	b35a      	cbz	r2, 8015222 <_strtod_l+0x8ca>
 80151ca:	4a9f      	ldr	r2, [pc, #636]	@ (8015448 <_strtod_l+0xaf0>)
 80151cc:	4293      	cmp	r3, r2
 80151ce:	d12b      	bne.n	8015228 <_strtod_l+0x8d0>
 80151d0:	9b08      	ldr	r3, [sp, #32]
 80151d2:	4651      	mov	r1, sl
 80151d4:	b303      	cbz	r3, 8015218 <_strtod_l+0x8c0>
 80151d6:	4b9d      	ldr	r3, [pc, #628]	@ (801544c <_strtod_l+0xaf4>)
 80151d8:	465a      	mov	r2, fp
 80151da:	4013      	ands	r3, r2
 80151dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80151e0:	f04f 32ff 	mov.w	r2, #4294967295
 80151e4:	d81b      	bhi.n	801521e <_strtod_l+0x8c6>
 80151e6:	0d1b      	lsrs	r3, r3, #20
 80151e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80151ec:	fa02 f303 	lsl.w	r3, r2, r3
 80151f0:	4299      	cmp	r1, r3
 80151f2:	d119      	bne.n	8015228 <_strtod_l+0x8d0>
 80151f4:	4b96      	ldr	r3, [pc, #600]	@ (8015450 <_strtod_l+0xaf8>)
 80151f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80151f8:	429a      	cmp	r2, r3
 80151fa:	d102      	bne.n	8015202 <_strtod_l+0x8aa>
 80151fc:	3101      	adds	r1, #1
 80151fe:	f43f adce 	beq.w	8014d9e <_strtod_l+0x446>
 8015202:	4b92      	ldr	r3, [pc, #584]	@ (801544c <_strtod_l+0xaf4>)
 8015204:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015206:	401a      	ands	r2, r3
 8015208:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801520c:	f04f 0a00 	mov.w	sl, #0
 8015210:	9b08      	ldr	r3, [sp, #32]
 8015212:	2b00      	cmp	r3, #0
 8015214:	d1b9      	bne.n	801518a <_strtod_l+0x832>
 8015216:	e5cd      	b.n	8014db4 <_strtod_l+0x45c>
 8015218:	f04f 33ff 	mov.w	r3, #4294967295
 801521c:	e7e8      	b.n	80151f0 <_strtod_l+0x898>
 801521e:	4613      	mov	r3, r2
 8015220:	e7e6      	b.n	80151f0 <_strtod_l+0x898>
 8015222:	ea53 030a 	orrs.w	r3, r3, sl
 8015226:	d0a2      	beq.n	801516e <_strtod_l+0x816>
 8015228:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801522a:	b1db      	cbz	r3, 8015264 <_strtod_l+0x90c>
 801522c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801522e:	4213      	tst	r3, r2
 8015230:	d0ee      	beq.n	8015210 <_strtod_l+0x8b8>
 8015232:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015234:	9a08      	ldr	r2, [sp, #32]
 8015236:	4650      	mov	r0, sl
 8015238:	4659      	mov	r1, fp
 801523a:	b1bb      	cbz	r3, 801526c <_strtod_l+0x914>
 801523c:	f7ff fb6e 	bl	801491c <sulp>
 8015240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015244:	ec53 2b10 	vmov	r2, r3, d0
 8015248:	f7eb f818 	bl	800027c <__adddf3>
 801524c:	4682      	mov	sl, r0
 801524e:	468b      	mov	fp, r1
 8015250:	e7de      	b.n	8015210 <_strtod_l+0x8b8>
 8015252:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8015256:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801525a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801525e:	f04f 3aff 	mov.w	sl, #4294967295
 8015262:	e7d5      	b.n	8015210 <_strtod_l+0x8b8>
 8015264:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015266:	ea13 0f0a 	tst.w	r3, sl
 801526a:	e7e1      	b.n	8015230 <_strtod_l+0x8d8>
 801526c:	f7ff fb56 	bl	801491c <sulp>
 8015270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015274:	ec53 2b10 	vmov	r2, r3, d0
 8015278:	f7ea fffe 	bl	8000278 <__aeabi_dsub>
 801527c:	2200      	movs	r2, #0
 801527e:	2300      	movs	r3, #0
 8015280:	4682      	mov	sl, r0
 8015282:	468b      	mov	fp, r1
 8015284:	f7eb fc18 	bl	8000ab8 <__aeabi_dcmpeq>
 8015288:	2800      	cmp	r0, #0
 801528a:	d0c1      	beq.n	8015210 <_strtod_l+0x8b8>
 801528c:	e61a      	b.n	8014ec4 <_strtod_l+0x56c>
 801528e:	4641      	mov	r1, r8
 8015290:	4620      	mov	r0, r4
 8015292:	f001 fb33 	bl	80168fc <__ratio>
 8015296:	ec57 6b10 	vmov	r6, r7, d0
 801529a:	2200      	movs	r2, #0
 801529c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80152a0:	4630      	mov	r0, r6
 80152a2:	4639      	mov	r1, r7
 80152a4:	f7eb fc1c 	bl	8000ae0 <__aeabi_dcmple>
 80152a8:	2800      	cmp	r0, #0
 80152aa:	d06f      	beq.n	801538c <_strtod_l+0xa34>
 80152ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d17a      	bne.n	80153a8 <_strtod_l+0xa50>
 80152b2:	f1ba 0f00 	cmp.w	sl, #0
 80152b6:	d158      	bne.n	801536a <_strtod_l+0xa12>
 80152b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80152ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d15a      	bne.n	8015378 <_strtod_l+0xa20>
 80152c2:	4b64      	ldr	r3, [pc, #400]	@ (8015454 <_strtod_l+0xafc>)
 80152c4:	2200      	movs	r2, #0
 80152c6:	4630      	mov	r0, r6
 80152c8:	4639      	mov	r1, r7
 80152ca:	f7eb fbff 	bl	8000acc <__aeabi_dcmplt>
 80152ce:	2800      	cmp	r0, #0
 80152d0:	d159      	bne.n	8015386 <_strtod_l+0xa2e>
 80152d2:	4630      	mov	r0, r6
 80152d4:	4639      	mov	r1, r7
 80152d6:	4b60      	ldr	r3, [pc, #384]	@ (8015458 <_strtod_l+0xb00>)
 80152d8:	2200      	movs	r2, #0
 80152da:	f7eb f985 	bl	80005e8 <__aeabi_dmul>
 80152de:	4606      	mov	r6, r0
 80152e0:	460f      	mov	r7, r1
 80152e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80152e6:	9606      	str	r6, [sp, #24]
 80152e8:	9307      	str	r3, [sp, #28]
 80152ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80152ee:	4d57      	ldr	r5, [pc, #348]	@ (801544c <_strtod_l+0xaf4>)
 80152f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80152f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80152f6:	401d      	ands	r5, r3
 80152f8:	4b58      	ldr	r3, [pc, #352]	@ (801545c <_strtod_l+0xb04>)
 80152fa:	429d      	cmp	r5, r3
 80152fc:	f040 80b2 	bne.w	8015464 <_strtod_l+0xb0c>
 8015300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015302:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8015306:	ec4b ab10 	vmov	d0, sl, fp
 801530a:	f001 fa2f 	bl	801676c <__ulp>
 801530e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015312:	ec51 0b10 	vmov	r0, r1, d0
 8015316:	f7eb f967 	bl	80005e8 <__aeabi_dmul>
 801531a:	4652      	mov	r2, sl
 801531c:	465b      	mov	r3, fp
 801531e:	f7ea ffad 	bl	800027c <__adddf3>
 8015322:	460b      	mov	r3, r1
 8015324:	4949      	ldr	r1, [pc, #292]	@ (801544c <_strtod_l+0xaf4>)
 8015326:	4a4e      	ldr	r2, [pc, #312]	@ (8015460 <_strtod_l+0xb08>)
 8015328:	4019      	ands	r1, r3
 801532a:	4291      	cmp	r1, r2
 801532c:	4682      	mov	sl, r0
 801532e:	d942      	bls.n	80153b6 <_strtod_l+0xa5e>
 8015330:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015332:	4b47      	ldr	r3, [pc, #284]	@ (8015450 <_strtod_l+0xaf8>)
 8015334:	429a      	cmp	r2, r3
 8015336:	d103      	bne.n	8015340 <_strtod_l+0x9e8>
 8015338:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801533a:	3301      	adds	r3, #1
 801533c:	f43f ad2f 	beq.w	8014d9e <_strtod_l+0x446>
 8015340:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8015450 <_strtod_l+0xaf8>
 8015344:	f04f 3aff 	mov.w	sl, #4294967295
 8015348:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801534a:	9805      	ldr	r0, [sp, #20]
 801534c:	f000 fee2 	bl	8016114 <_Bfree>
 8015350:	9805      	ldr	r0, [sp, #20]
 8015352:	4649      	mov	r1, r9
 8015354:	f000 fede 	bl	8016114 <_Bfree>
 8015358:	9805      	ldr	r0, [sp, #20]
 801535a:	4641      	mov	r1, r8
 801535c:	f000 feda 	bl	8016114 <_Bfree>
 8015360:	9805      	ldr	r0, [sp, #20]
 8015362:	4621      	mov	r1, r4
 8015364:	f000 fed6 	bl	8016114 <_Bfree>
 8015368:	e619      	b.n	8014f9e <_strtod_l+0x646>
 801536a:	f1ba 0f01 	cmp.w	sl, #1
 801536e:	d103      	bne.n	8015378 <_strtod_l+0xa20>
 8015370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015372:	2b00      	cmp	r3, #0
 8015374:	f43f ada6 	beq.w	8014ec4 <_strtod_l+0x56c>
 8015378:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8015428 <_strtod_l+0xad0>
 801537c:	4f35      	ldr	r7, [pc, #212]	@ (8015454 <_strtod_l+0xafc>)
 801537e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015382:	2600      	movs	r6, #0
 8015384:	e7b1      	b.n	80152ea <_strtod_l+0x992>
 8015386:	4f34      	ldr	r7, [pc, #208]	@ (8015458 <_strtod_l+0xb00>)
 8015388:	2600      	movs	r6, #0
 801538a:	e7aa      	b.n	80152e2 <_strtod_l+0x98a>
 801538c:	4b32      	ldr	r3, [pc, #200]	@ (8015458 <_strtod_l+0xb00>)
 801538e:	4630      	mov	r0, r6
 8015390:	4639      	mov	r1, r7
 8015392:	2200      	movs	r2, #0
 8015394:	f7eb f928 	bl	80005e8 <__aeabi_dmul>
 8015398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801539a:	4606      	mov	r6, r0
 801539c:	460f      	mov	r7, r1
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d09f      	beq.n	80152e2 <_strtod_l+0x98a>
 80153a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80153a6:	e7a0      	b.n	80152ea <_strtod_l+0x992>
 80153a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015430 <_strtod_l+0xad8>
 80153ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80153b0:	ec57 6b17 	vmov	r6, r7, d7
 80153b4:	e799      	b.n	80152ea <_strtod_l+0x992>
 80153b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80153ba:	9b08      	ldr	r3, [sp, #32]
 80153bc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d1c1      	bne.n	8015348 <_strtod_l+0x9f0>
 80153c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80153c8:	0d1b      	lsrs	r3, r3, #20
 80153ca:	051b      	lsls	r3, r3, #20
 80153cc:	429d      	cmp	r5, r3
 80153ce:	d1bb      	bne.n	8015348 <_strtod_l+0x9f0>
 80153d0:	4630      	mov	r0, r6
 80153d2:	4639      	mov	r1, r7
 80153d4:	f7eb fc52 	bl	8000c7c <__aeabi_d2lz>
 80153d8:	f7eb f8d8 	bl	800058c <__aeabi_l2d>
 80153dc:	4602      	mov	r2, r0
 80153de:	460b      	mov	r3, r1
 80153e0:	4630      	mov	r0, r6
 80153e2:	4639      	mov	r1, r7
 80153e4:	f7ea ff48 	bl	8000278 <__aeabi_dsub>
 80153e8:	460b      	mov	r3, r1
 80153ea:	4602      	mov	r2, r0
 80153ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80153f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80153f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80153f6:	ea46 060a 	orr.w	r6, r6, sl
 80153fa:	431e      	orrs	r6, r3
 80153fc:	d06f      	beq.n	80154de <_strtod_l+0xb86>
 80153fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8015438 <_strtod_l+0xae0>)
 8015400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015404:	f7eb fb62 	bl	8000acc <__aeabi_dcmplt>
 8015408:	2800      	cmp	r0, #0
 801540a:	f47f acd3 	bne.w	8014db4 <_strtod_l+0x45c>
 801540e:	a30c      	add	r3, pc, #48	@ (adr r3, 8015440 <_strtod_l+0xae8>)
 8015410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015418:	f7eb fb76 	bl	8000b08 <__aeabi_dcmpgt>
 801541c:	2800      	cmp	r0, #0
 801541e:	d093      	beq.n	8015348 <_strtod_l+0x9f0>
 8015420:	e4c8      	b.n	8014db4 <_strtod_l+0x45c>
 8015422:	bf00      	nop
 8015424:	f3af 8000 	nop.w
 8015428:	00000000 	.word	0x00000000
 801542c:	bff00000 	.word	0xbff00000
 8015430:	00000000 	.word	0x00000000
 8015434:	3ff00000 	.word	0x3ff00000
 8015438:	94a03595 	.word	0x94a03595
 801543c:	3fdfffff 	.word	0x3fdfffff
 8015440:	35afe535 	.word	0x35afe535
 8015444:	3fe00000 	.word	0x3fe00000
 8015448:	000fffff 	.word	0x000fffff
 801544c:	7ff00000 	.word	0x7ff00000
 8015450:	7fefffff 	.word	0x7fefffff
 8015454:	3ff00000 	.word	0x3ff00000
 8015458:	3fe00000 	.word	0x3fe00000
 801545c:	7fe00000 	.word	0x7fe00000
 8015460:	7c9fffff 	.word	0x7c9fffff
 8015464:	9b08      	ldr	r3, [sp, #32]
 8015466:	b323      	cbz	r3, 80154b2 <_strtod_l+0xb5a>
 8015468:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801546c:	d821      	bhi.n	80154b2 <_strtod_l+0xb5a>
 801546e:	a328      	add	r3, pc, #160	@ (adr r3, 8015510 <_strtod_l+0xbb8>)
 8015470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015474:	4630      	mov	r0, r6
 8015476:	4639      	mov	r1, r7
 8015478:	f7eb fb32 	bl	8000ae0 <__aeabi_dcmple>
 801547c:	b1a0      	cbz	r0, 80154a8 <_strtod_l+0xb50>
 801547e:	4639      	mov	r1, r7
 8015480:	4630      	mov	r0, r6
 8015482:	f7eb fb73 	bl	8000b6c <__aeabi_d2uiz>
 8015486:	2801      	cmp	r0, #1
 8015488:	bf38      	it	cc
 801548a:	2001      	movcc	r0, #1
 801548c:	f7eb f832 	bl	80004f4 <__aeabi_ui2d>
 8015490:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015492:	4606      	mov	r6, r0
 8015494:	460f      	mov	r7, r1
 8015496:	b9fb      	cbnz	r3, 80154d8 <_strtod_l+0xb80>
 8015498:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801549c:	9014      	str	r0, [sp, #80]	@ 0x50
 801549e:	9315      	str	r3, [sp, #84]	@ 0x54
 80154a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80154a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80154a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80154aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80154ae:	1b5b      	subs	r3, r3, r5
 80154b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80154b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80154b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80154ba:	f001 f957 	bl	801676c <__ulp>
 80154be:	4650      	mov	r0, sl
 80154c0:	ec53 2b10 	vmov	r2, r3, d0
 80154c4:	4659      	mov	r1, fp
 80154c6:	f7eb f88f 	bl	80005e8 <__aeabi_dmul>
 80154ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80154ce:	f7ea fed5 	bl	800027c <__adddf3>
 80154d2:	4682      	mov	sl, r0
 80154d4:	468b      	mov	fp, r1
 80154d6:	e770      	b.n	80153ba <_strtod_l+0xa62>
 80154d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80154dc:	e7e0      	b.n	80154a0 <_strtod_l+0xb48>
 80154de:	a30e      	add	r3, pc, #56	@ (adr r3, 8015518 <_strtod_l+0xbc0>)
 80154e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154e4:	f7eb faf2 	bl	8000acc <__aeabi_dcmplt>
 80154e8:	e798      	b.n	801541c <_strtod_l+0xac4>
 80154ea:	2300      	movs	r3, #0
 80154ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80154ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80154f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80154f2:	6013      	str	r3, [r2, #0]
 80154f4:	f7ff ba6d 	b.w	80149d2 <_strtod_l+0x7a>
 80154f8:	2a65      	cmp	r2, #101	@ 0x65
 80154fa:	f43f ab68 	beq.w	8014bce <_strtod_l+0x276>
 80154fe:	2a45      	cmp	r2, #69	@ 0x45
 8015500:	f43f ab65 	beq.w	8014bce <_strtod_l+0x276>
 8015504:	2301      	movs	r3, #1
 8015506:	f7ff bba0 	b.w	8014c4a <_strtod_l+0x2f2>
 801550a:	bf00      	nop
 801550c:	f3af 8000 	nop.w
 8015510:	ffc00000 	.word	0xffc00000
 8015514:	41dfffff 	.word	0x41dfffff
 8015518:	94a03595 	.word	0x94a03595
 801551c:	3fcfffff 	.word	0x3fcfffff

08015520 <strtod>:
 8015520:	460a      	mov	r2, r1
 8015522:	4601      	mov	r1, r0
 8015524:	4802      	ldr	r0, [pc, #8]	@ (8015530 <strtod+0x10>)
 8015526:	4b03      	ldr	r3, [pc, #12]	@ (8015534 <strtod+0x14>)
 8015528:	6800      	ldr	r0, [r0, #0]
 801552a:	f7ff ba15 	b.w	8014958 <_strtod_l>
 801552e:	bf00      	nop
 8015530:	200001a8 	.word	0x200001a8
 8015534:	2000003c 	.word	0x2000003c

08015538 <std>:
 8015538:	2300      	movs	r3, #0
 801553a:	b510      	push	{r4, lr}
 801553c:	4604      	mov	r4, r0
 801553e:	e9c0 3300 	strd	r3, r3, [r0]
 8015542:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015546:	6083      	str	r3, [r0, #8]
 8015548:	8181      	strh	r1, [r0, #12]
 801554a:	6643      	str	r3, [r0, #100]	@ 0x64
 801554c:	81c2      	strh	r2, [r0, #14]
 801554e:	6183      	str	r3, [r0, #24]
 8015550:	4619      	mov	r1, r3
 8015552:	2208      	movs	r2, #8
 8015554:	305c      	adds	r0, #92	@ 0x5c
 8015556:	f000 f8f4 	bl	8015742 <memset>
 801555a:	4b0d      	ldr	r3, [pc, #52]	@ (8015590 <std+0x58>)
 801555c:	6263      	str	r3, [r4, #36]	@ 0x24
 801555e:	4b0d      	ldr	r3, [pc, #52]	@ (8015594 <std+0x5c>)
 8015560:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015562:	4b0d      	ldr	r3, [pc, #52]	@ (8015598 <std+0x60>)
 8015564:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015566:	4b0d      	ldr	r3, [pc, #52]	@ (801559c <std+0x64>)
 8015568:	6323      	str	r3, [r4, #48]	@ 0x30
 801556a:	4b0d      	ldr	r3, [pc, #52]	@ (80155a0 <std+0x68>)
 801556c:	6224      	str	r4, [r4, #32]
 801556e:	429c      	cmp	r4, r3
 8015570:	d006      	beq.n	8015580 <std+0x48>
 8015572:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015576:	4294      	cmp	r4, r2
 8015578:	d002      	beq.n	8015580 <std+0x48>
 801557a:	33d0      	adds	r3, #208	@ 0xd0
 801557c:	429c      	cmp	r4, r3
 801557e:	d105      	bne.n	801558c <std+0x54>
 8015580:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015588:	f000 b9d4 	b.w	8015934 <__retarget_lock_init_recursive>
 801558c:	bd10      	pop	{r4, pc}
 801558e:	bf00      	nop
 8015590:	080156bd 	.word	0x080156bd
 8015594:	080156df 	.word	0x080156df
 8015598:	08015717 	.word	0x08015717
 801559c:	0801573b 	.word	0x0801573b
 80155a0:	20006a3c 	.word	0x20006a3c

080155a4 <stdio_exit_handler>:
 80155a4:	4a02      	ldr	r2, [pc, #8]	@ (80155b0 <stdio_exit_handler+0xc>)
 80155a6:	4903      	ldr	r1, [pc, #12]	@ (80155b4 <stdio_exit_handler+0x10>)
 80155a8:	4803      	ldr	r0, [pc, #12]	@ (80155b8 <stdio_exit_handler+0x14>)
 80155aa:	f000 b869 	b.w	8015680 <_fwalk_sglue>
 80155ae:	bf00      	nop
 80155b0:	20000030 	.word	0x20000030
 80155b4:	08016b0d 	.word	0x08016b0d
 80155b8:	200001ac 	.word	0x200001ac

080155bc <cleanup_stdio>:
 80155bc:	6841      	ldr	r1, [r0, #4]
 80155be:	4b0c      	ldr	r3, [pc, #48]	@ (80155f0 <cleanup_stdio+0x34>)
 80155c0:	4299      	cmp	r1, r3
 80155c2:	b510      	push	{r4, lr}
 80155c4:	4604      	mov	r4, r0
 80155c6:	d001      	beq.n	80155cc <cleanup_stdio+0x10>
 80155c8:	f001 faa0 	bl	8016b0c <_fflush_r>
 80155cc:	68a1      	ldr	r1, [r4, #8]
 80155ce:	4b09      	ldr	r3, [pc, #36]	@ (80155f4 <cleanup_stdio+0x38>)
 80155d0:	4299      	cmp	r1, r3
 80155d2:	d002      	beq.n	80155da <cleanup_stdio+0x1e>
 80155d4:	4620      	mov	r0, r4
 80155d6:	f001 fa99 	bl	8016b0c <_fflush_r>
 80155da:	68e1      	ldr	r1, [r4, #12]
 80155dc:	4b06      	ldr	r3, [pc, #24]	@ (80155f8 <cleanup_stdio+0x3c>)
 80155de:	4299      	cmp	r1, r3
 80155e0:	d004      	beq.n	80155ec <cleanup_stdio+0x30>
 80155e2:	4620      	mov	r0, r4
 80155e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80155e8:	f001 ba90 	b.w	8016b0c <_fflush_r>
 80155ec:	bd10      	pop	{r4, pc}
 80155ee:	bf00      	nop
 80155f0:	20006a3c 	.word	0x20006a3c
 80155f4:	20006aa4 	.word	0x20006aa4
 80155f8:	20006b0c 	.word	0x20006b0c

080155fc <global_stdio_init.part.0>:
 80155fc:	b510      	push	{r4, lr}
 80155fe:	4b0b      	ldr	r3, [pc, #44]	@ (801562c <global_stdio_init.part.0+0x30>)
 8015600:	4c0b      	ldr	r4, [pc, #44]	@ (8015630 <global_stdio_init.part.0+0x34>)
 8015602:	4a0c      	ldr	r2, [pc, #48]	@ (8015634 <global_stdio_init.part.0+0x38>)
 8015604:	601a      	str	r2, [r3, #0]
 8015606:	4620      	mov	r0, r4
 8015608:	2200      	movs	r2, #0
 801560a:	2104      	movs	r1, #4
 801560c:	f7ff ff94 	bl	8015538 <std>
 8015610:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015614:	2201      	movs	r2, #1
 8015616:	2109      	movs	r1, #9
 8015618:	f7ff ff8e 	bl	8015538 <std>
 801561c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015620:	2202      	movs	r2, #2
 8015622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015626:	2112      	movs	r1, #18
 8015628:	f7ff bf86 	b.w	8015538 <std>
 801562c:	20006b74 	.word	0x20006b74
 8015630:	20006a3c 	.word	0x20006a3c
 8015634:	080155a5 	.word	0x080155a5

08015638 <__sfp_lock_acquire>:
 8015638:	4801      	ldr	r0, [pc, #4]	@ (8015640 <__sfp_lock_acquire+0x8>)
 801563a:	f000 b97c 	b.w	8015936 <__retarget_lock_acquire_recursive>
 801563e:	bf00      	nop
 8015640:	20006b7d 	.word	0x20006b7d

08015644 <__sfp_lock_release>:
 8015644:	4801      	ldr	r0, [pc, #4]	@ (801564c <__sfp_lock_release+0x8>)
 8015646:	f000 b977 	b.w	8015938 <__retarget_lock_release_recursive>
 801564a:	bf00      	nop
 801564c:	20006b7d 	.word	0x20006b7d

08015650 <__sinit>:
 8015650:	b510      	push	{r4, lr}
 8015652:	4604      	mov	r4, r0
 8015654:	f7ff fff0 	bl	8015638 <__sfp_lock_acquire>
 8015658:	6a23      	ldr	r3, [r4, #32]
 801565a:	b11b      	cbz	r3, 8015664 <__sinit+0x14>
 801565c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015660:	f7ff bff0 	b.w	8015644 <__sfp_lock_release>
 8015664:	4b04      	ldr	r3, [pc, #16]	@ (8015678 <__sinit+0x28>)
 8015666:	6223      	str	r3, [r4, #32]
 8015668:	4b04      	ldr	r3, [pc, #16]	@ (801567c <__sinit+0x2c>)
 801566a:	681b      	ldr	r3, [r3, #0]
 801566c:	2b00      	cmp	r3, #0
 801566e:	d1f5      	bne.n	801565c <__sinit+0xc>
 8015670:	f7ff ffc4 	bl	80155fc <global_stdio_init.part.0>
 8015674:	e7f2      	b.n	801565c <__sinit+0xc>
 8015676:	bf00      	nop
 8015678:	080155bd 	.word	0x080155bd
 801567c:	20006b74 	.word	0x20006b74

08015680 <_fwalk_sglue>:
 8015680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015684:	4607      	mov	r7, r0
 8015686:	4688      	mov	r8, r1
 8015688:	4614      	mov	r4, r2
 801568a:	2600      	movs	r6, #0
 801568c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015690:	f1b9 0901 	subs.w	r9, r9, #1
 8015694:	d505      	bpl.n	80156a2 <_fwalk_sglue+0x22>
 8015696:	6824      	ldr	r4, [r4, #0]
 8015698:	2c00      	cmp	r4, #0
 801569a:	d1f7      	bne.n	801568c <_fwalk_sglue+0xc>
 801569c:	4630      	mov	r0, r6
 801569e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80156a2:	89ab      	ldrh	r3, [r5, #12]
 80156a4:	2b01      	cmp	r3, #1
 80156a6:	d907      	bls.n	80156b8 <_fwalk_sglue+0x38>
 80156a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80156ac:	3301      	adds	r3, #1
 80156ae:	d003      	beq.n	80156b8 <_fwalk_sglue+0x38>
 80156b0:	4629      	mov	r1, r5
 80156b2:	4638      	mov	r0, r7
 80156b4:	47c0      	blx	r8
 80156b6:	4306      	orrs	r6, r0
 80156b8:	3568      	adds	r5, #104	@ 0x68
 80156ba:	e7e9      	b.n	8015690 <_fwalk_sglue+0x10>

080156bc <__sread>:
 80156bc:	b510      	push	{r4, lr}
 80156be:	460c      	mov	r4, r1
 80156c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156c4:	f000 f8d8 	bl	8015878 <_read_r>
 80156c8:	2800      	cmp	r0, #0
 80156ca:	bfab      	itete	ge
 80156cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80156ce:	89a3      	ldrhlt	r3, [r4, #12]
 80156d0:	181b      	addge	r3, r3, r0
 80156d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80156d6:	bfac      	ite	ge
 80156d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80156da:	81a3      	strhlt	r3, [r4, #12]
 80156dc:	bd10      	pop	{r4, pc}

080156de <__swrite>:
 80156de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156e2:	461f      	mov	r7, r3
 80156e4:	898b      	ldrh	r3, [r1, #12]
 80156e6:	05db      	lsls	r3, r3, #23
 80156e8:	4605      	mov	r5, r0
 80156ea:	460c      	mov	r4, r1
 80156ec:	4616      	mov	r6, r2
 80156ee:	d505      	bpl.n	80156fc <__swrite+0x1e>
 80156f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156f4:	2302      	movs	r3, #2
 80156f6:	2200      	movs	r2, #0
 80156f8:	f000 f8ac 	bl	8015854 <_lseek_r>
 80156fc:	89a3      	ldrh	r3, [r4, #12]
 80156fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015702:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015706:	81a3      	strh	r3, [r4, #12]
 8015708:	4632      	mov	r2, r6
 801570a:	463b      	mov	r3, r7
 801570c:	4628      	mov	r0, r5
 801570e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015712:	f000 b8d3 	b.w	80158bc <_write_r>

08015716 <__sseek>:
 8015716:	b510      	push	{r4, lr}
 8015718:	460c      	mov	r4, r1
 801571a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801571e:	f000 f899 	bl	8015854 <_lseek_r>
 8015722:	1c43      	adds	r3, r0, #1
 8015724:	89a3      	ldrh	r3, [r4, #12]
 8015726:	bf15      	itete	ne
 8015728:	6560      	strne	r0, [r4, #84]	@ 0x54
 801572a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801572e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015732:	81a3      	strheq	r3, [r4, #12]
 8015734:	bf18      	it	ne
 8015736:	81a3      	strhne	r3, [r4, #12]
 8015738:	bd10      	pop	{r4, pc}

0801573a <__sclose>:
 801573a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801573e:	f000 b81b 	b.w	8015778 <_close_r>

08015742 <memset>:
 8015742:	4402      	add	r2, r0
 8015744:	4603      	mov	r3, r0
 8015746:	4293      	cmp	r3, r2
 8015748:	d100      	bne.n	801574c <memset+0xa>
 801574a:	4770      	bx	lr
 801574c:	f803 1b01 	strb.w	r1, [r3], #1
 8015750:	e7f9      	b.n	8015746 <memset+0x4>

08015752 <strncmp>:
 8015752:	b510      	push	{r4, lr}
 8015754:	b16a      	cbz	r2, 8015772 <strncmp+0x20>
 8015756:	3901      	subs	r1, #1
 8015758:	1884      	adds	r4, r0, r2
 801575a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801575e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015762:	429a      	cmp	r2, r3
 8015764:	d103      	bne.n	801576e <strncmp+0x1c>
 8015766:	42a0      	cmp	r0, r4
 8015768:	d001      	beq.n	801576e <strncmp+0x1c>
 801576a:	2a00      	cmp	r2, #0
 801576c:	d1f5      	bne.n	801575a <strncmp+0x8>
 801576e:	1ad0      	subs	r0, r2, r3
 8015770:	bd10      	pop	{r4, pc}
 8015772:	4610      	mov	r0, r2
 8015774:	e7fc      	b.n	8015770 <strncmp+0x1e>
	...

08015778 <_close_r>:
 8015778:	b538      	push	{r3, r4, r5, lr}
 801577a:	4d06      	ldr	r5, [pc, #24]	@ (8015794 <_close_r+0x1c>)
 801577c:	2300      	movs	r3, #0
 801577e:	4604      	mov	r4, r0
 8015780:	4608      	mov	r0, r1
 8015782:	602b      	str	r3, [r5, #0]
 8015784:	f7ed f924 	bl	80029d0 <_close>
 8015788:	1c43      	adds	r3, r0, #1
 801578a:	d102      	bne.n	8015792 <_close_r+0x1a>
 801578c:	682b      	ldr	r3, [r5, #0]
 801578e:	b103      	cbz	r3, 8015792 <_close_r+0x1a>
 8015790:	6023      	str	r3, [r4, #0]
 8015792:	bd38      	pop	{r3, r4, r5, pc}
 8015794:	20006b78 	.word	0x20006b78

08015798 <_reclaim_reent>:
 8015798:	4b2d      	ldr	r3, [pc, #180]	@ (8015850 <_reclaim_reent+0xb8>)
 801579a:	681b      	ldr	r3, [r3, #0]
 801579c:	4283      	cmp	r3, r0
 801579e:	b570      	push	{r4, r5, r6, lr}
 80157a0:	4604      	mov	r4, r0
 80157a2:	d053      	beq.n	801584c <_reclaim_reent+0xb4>
 80157a4:	69c3      	ldr	r3, [r0, #28]
 80157a6:	b31b      	cbz	r3, 80157f0 <_reclaim_reent+0x58>
 80157a8:	68db      	ldr	r3, [r3, #12]
 80157aa:	b163      	cbz	r3, 80157c6 <_reclaim_reent+0x2e>
 80157ac:	2500      	movs	r5, #0
 80157ae:	69e3      	ldr	r3, [r4, #28]
 80157b0:	68db      	ldr	r3, [r3, #12]
 80157b2:	5959      	ldr	r1, [r3, r5]
 80157b4:	b9b1      	cbnz	r1, 80157e4 <_reclaim_reent+0x4c>
 80157b6:	3504      	adds	r5, #4
 80157b8:	2d80      	cmp	r5, #128	@ 0x80
 80157ba:	d1f8      	bne.n	80157ae <_reclaim_reent+0x16>
 80157bc:	69e3      	ldr	r3, [r4, #28]
 80157be:	4620      	mov	r0, r4
 80157c0:	68d9      	ldr	r1, [r3, #12]
 80157c2:	f000 f8d1 	bl	8015968 <_free_r>
 80157c6:	69e3      	ldr	r3, [r4, #28]
 80157c8:	6819      	ldr	r1, [r3, #0]
 80157ca:	b111      	cbz	r1, 80157d2 <_reclaim_reent+0x3a>
 80157cc:	4620      	mov	r0, r4
 80157ce:	f000 f8cb 	bl	8015968 <_free_r>
 80157d2:	69e3      	ldr	r3, [r4, #28]
 80157d4:	689d      	ldr	r5, [r3, #8]
 80157d6:	b15d      	cbz	r5, 80157f0 <_reclaim_reent+0x58>
 80157d8:	4629      	mov	r1, r5
 80157da:	4620      	mov	r0, r4
 80157dc:	682d      	ldr	r5, [r5, #0]
 80157de:	f000 f8c3 	bl	8015968 <_free_r>
 80157e2:	e7f8      	b.n	80157d6 <_reclaim_reent+0x3e>
 80157e4:	680e      	ldr	r6, [r1, #0]
 80157e6:	4620      	mov	r0, r4
 80157e8:	f000 f8be 	bl	8015968 <_free_r>
 80157ec:	4631      	mov	r1, r6
 80157ee:	e7e1      	b.n	80157b4 <_reclaim_reent+0x1c>
 80157f0:	6961      	ldr	r1, [r4, #20]
 80157f2:	b111      	cbz	r1, 80157fa <_reclaim_reent+0x62>
 80157f4:	4620      	mov	r0, r4
 80157f6:	f000 f8b7 	bl	8015968 <_free_r>
 80157fa:	69e1      	ldr	r1, [r4, #28]
 80157fc:	b111      	cbz	r1, 8015804 <_reclaim_reent+0x6c>
 80157fe:	4620      	mov	r0, r4
 8015800:	f000 f8b2 	bl	8015968 <_free_r>
 8015804:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015806:	b111      	cbz	r1, 801580e <_reclaim_reent+0x76>
 8015808:	4620      	mov	r0, r4
 801580a:	f000 f8ad 	bl	8015968 <_free_r>
 801580e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015810:	b111      	cbz	r1, 8015818 <_reclaim_reent+0x80>
 8015812:	4620      	mov	r0, r4
 8015814:	f000 f8a8 	bl	8015968 <_free_r>
 8015818:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801581a:	b111      	cbz	r1, 8015822 <_reclaim_reent+0x8a>
 801581c:	4620      	mov	r0, r4
 801581e:	f000 f8a3 	bl	8015968 <_free_r>
 8015822:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015824:	b111      	cbz	r1, 801582c <_reclaim_reent+0x94>
 8015826:	4620      	mov	r0, r4
 8015828:	f000 f89e 	bl	8015968 <_free_r>
 801582c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801582e:	b111      	cbz	r1, 8015836 <_reclaim_reent+0x9e>
 8015830:	4620      	mov	r0, r4
 8015832:	f000 f899 	bl	8015968 <_free_r>
 8015836:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015838:	b111      	cbz	r1, 8015840 <_reclaim_reent+0xa8>
 801583a:	4620      	mov	r0, r4
 801583c:	f000 f894 	bl	8015968 <_free_r>
 8015840:	6a23      	ldr	r3, [r4, #32]
 8015842:	b11b      	cbz	r3, 801584c <_reclaim_reent+0xb4>
 8015844:	4620      	mov	r0, r4
 8015846:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801584a:	4718      	bx	r3
 801584c:	bd70      	pop	{r4, r5, r6, pc}
 801584e:	bf00      	nop
 8015850:	200001a8 	.word	0x200001a8

08015854 <_lseek_r>:
 8015854:	b538      	push	{r3, r4, r5, lr}
 8015856:	4d07      	ldr	r5, [pc, #28]	@ (8015874 <_lseek_r+0x20>)
 8015858:	4604      	mov	r4, r0
 801585a:	4608      	mov	r0, r1
 801585c:	4611      	mov	r1, r2
 801585e:	2200      	movs	r2, #0
 8015860:	602a      	str	r2, [r5, #0]
 8015862:	461a      	mov	r2, r3
 8015864:	f7ed f8db 	bl	8002a1e <_lseek>
 8015868:	1c43      	adds	r3, r0, #1
 801586a:	d102      	bne.n	8015872 <_lseek_r+0x1e>
 801586c:	682b      	ldr	r3, [r5, #0]
 801586e:	b103      	cbz	r3, 8015872 <_lseek_r+0x1e>
 8015870:	6023      	str	r3, [r4, #0]
 8015872:	bd38      	pop	{r3, r4, r5, pc}
 8015874:	20006b78 	.word	0x20006b78

08015878 <_read_r>:
 8015878:	b538      	push	{r3, r4, r5, lr}
 801587a:	4d07      	ldr	r5, [pc, #28]	@ (8015898 <_read_r+0x20>)
 801587c:	4604      	mov	r4, r0
 801587e:	4608      	mov	r0, r1
 8015880:	4611      	mov	r1, r2
 8015882:	2200      	movs	r2, #0
 8015884:	602a      	str	r2, [r5, #0]
 8015886:	461a      	mov	r2, r3
 8015888:	f7ed f869 	bl	800295e <_read>
 801588c:	1c43      	adds	r3, r0, #1
 801588e:	d102      	bne.n	8015896 <_read_r+0x1e>
 8015890:	682b      	ldr	r3, [r5, #0]
 8015892:	b103      	cbz	r3, 8015896 <_read_r+0x1e>
 8015894:	6023      	str	r3, [r4, #0]
 8015896:	bd38      	pop	{r3, r4, r5, pc}
 8015898:	20006b78 	.word	0x20006b78

0801589c <_sbrk_r>:
 801589c:	b538      	push	{r3, r4, r5, lr}
 801589e:	4d06      	ldr	r5, [pc, #24]	@ (80158b8 <_sbrk_r+0x1c>)
 80158a0:	2300      	movs	r3, #0
 80158a2:	4604      	mov	r4, r0
 80158a4:	4608      	mov	r0, r1
 80158a6:	602b      	str	r3, [r5, #0]
 80158a8:	f7ed f8c6 	bl	8002a38 <_sbrk>
 80158ac:	1c43      	adds	r3, r0, #1
 80158ae:	d102      	bne.n	80158b6 <_sbrk_r+0x1a>
 80158b0:	682b      	ldr	r3, [r5, #0]
 80158b2:	b103      	cbz	r3, 80158b6 <_sbrk_r+0x1a>
 80158b4:	6023      	str	r3, [r4, #0]
 80158b6:	bd38      	pop	{r3, r4, r5, pc}
 80158b8:	20006b78 	.word	0x20006b78

080158bc <_write_r>:
 80158bc:	b538      	push	{r3, r4, r5, lr}
 80158be:	4d07      	ldr	r5, [pc, #28]	@ (80158dc <_write_r+0x20>)
 80158c0:	4604      	mov	r4, r0
 80158c2:	4608      	mov	r0, r1
 80158c4:	4611      	mov	r1, r2
 80158c6:	2200      	movs	r2, #0
 80158c8:	602a      	str	r2, [r5, #0]
 80158ca:	461a      	mov	r2, r3
 80158cc:	f7ed f864 	bl	8002998 <_write>
 80158d0:	1c43      	adds	r3, r0, #1
 80158d2:	d102      	bne.n	80158da <_write_r+0x1e>
 80158d4:	682b      	ldr	r3, [r5, #0]
 80158d6:	b103      	cbz	r3, 80158da <_write_r+0x1e>
 80158d8:	6023      	str	r3, [r4, #0]
 80158da:	bd38      	pop	{r3, r4, r5, pc}
 80158dc:	20006b78 	.word	0x20006b78

080158e0 <__errno>:
 80158e0:	4b01      	ldr	r3, [pc, #4]	@ (80158e8 <__errno+0x8>)
 80158e2:	6818      	ldr	r0, [r3, #0]
 80158e4:	4770      	bx	lr
 80158e6:	bf00      	nop
 80158e8:	200001a8 	.word	0x200001a8

080158ec <__libc_init_array>:
 80158ec:	b570      	push	{r4, r5, r6, lr}
 80158ee:	4d0d      	ldr	r5, [pc, #52]	@ (8015924 <__libc_init_array+0x38>)
 80158f0:	4c0d      	ldr	r4, [pc, #52]	@ (8015928 <__libc_init_array+0x3c>)
 80158f2:	1b64      	subs	r4, r4, r5
 80158f4:	10a4      	asrs	r4, r4, #2
 80158f6:	2600      	movs	r6, #0
 80158f8:	42a6      	cmp	r6, r4
 80158fa:	d109      	bne.n	8015910 <__libc_init_array+0x24>
 80158fc:	4d0b      	ldr	r5, [pc, #44]	@ (801592c <__libc_init_array+0x40>)
 80158fe:	4c0c      	ldr	r4, [pc, #48]	@ (8015930 <__libc_init_array+0x44>)
 8015900:	f001 fda0 	bl	8017444 <_init>
 8015904:	1b64      	subs	r4, r4, r5
 8015906:	10a4      	asrs	r4, r4, #2
 8015908:	2600      	movs	r6, #0
 801590a:	42a6      	cmp	r6, r4
 801590c:	d105      	bne.n	801591a <__libc_init_array+0x2e>
 801590e:	bd70      	pop	{r4, r5, r6, pc}
 8015910:	f855 3b04 	ldr.w	r3, [r5], #4
 8015914:	4798      	blx	r3
 8015916:	3601      	adds	r6, #1
 8015918:	e7ee      	b.n	80158f8 <__libc_init_array+0xc>
 801591a:	f855 3b04 	ldr.w	r3, [r5], #4
 801591e:	4798      	blx	r3
 8015920:	3601      	adds	r6, #1
 8015922:	e7f2      	b.n	801590a <__libc_init_array+0x1e>
 8015924:	08017bc4 	.word	0x08017bc4
 8015928:	08017bc4 	.word	0x08017bc4
 801592c:	08017bc4 	.word	0x08017bc4
 8015930:	08017bd0 	.word	0x08017bd0

08015934 <__retarget_lock_init_recursive>:
 8015934:	4770      	bx	lr

08015936 <__retarget_lock_acquire_recursive>:
 8015936:	4770      	bx	lr

08015938 <__retarget_lock_release_recursive>:
 8015938:	4770      	bx	lr

0801593a <memcpy>:
 801593a:	440a      	add	r2, r1
 801593c:	4291      	cmp	r1, r2
 801593e:	f100 33ff 	add.w	r3, r0, #4294967295
 8015942:	d100      	bne.n	8015946 <memcpy+0xc>
 8015944:	4770      	bx	lr
 8015946:	b510      	push	{r4, lr}
 8015948:	f811 4b01 	ldrb.w	r4, [r1], #1
 801594c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015950:	4291      	cmp	r1, r2
 8015952:	d1f9      	bne.n	8015948 <memcpy+0xe>
 8015954:	bd10      	pop	{r4, pc}
	...

08015958 <nan>:
 8015958:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015960 <nan+0x8>
 801595c:	4770      	bx	lr
 801595e:	bf00      	nop
 8015960:	00000000 	.word	0x00000000
 8015964:	7ff80000 	.word	0x7ff80000

08015968 <_free_r>:
 8015968:	b538      	push	{r3, r4, r5, lr}
 801596a:	4605      	mov	r5, r0
 801596c:	2900      	cmp	r1, #0
 801596e:	d041      	beq.n	80159f4 <_free_r+0x8c>
 8015970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015974:	1f0c      	subs	r4, r1, #4
 8015976:	2b00      	cmp	r3, #0
 8015978:	bfb8      	it	lt
 801597a:	18e4      	addlt	r4, r4, r3
 801597c:	f7fe ffc2 	bl	8014904 <__malloc_lock>
 8015980:	4a1d      	ldr	r2, [pc, #116]	@ (80159f8 <_free_r+0x90>)
 8015982:	6813      	ldr	r3, [r2, #0]
 8015984:	b933      	cbnz	r3, 8015994 <_free_r+0x2c>
 8015986:	6063      	str	r3, [r4, #4]
 8015988:	6014      	str	r4, [r2, #0]
 801598a:	4628      	mov	r0, r5
 801598c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015990:	f7fe bfbe 	b.w	8014910 <__malloc_unlock>
 8015994:	42a3      	cmp	r3, r4
 8015996:	d908      	bls.n	80159aa <_free_r+0x42>
 8015998:	6820      	ldr	r0, [r4, #0]
 801599a:	1821      	adds	r1, r4, r0
 801599c:	428b      	cmp	r3, r1
 801599e:	bf01      	itttt	eq
 80159a0:	6819      	ldreq	r1, [r3, #0]
 80159a2:	685b      	ldreq	r3, [r3, #4]
 80159a4:	1809      	addeq	r1, r1, r0
 80159a6:	6021      	streq	r1, [r4, #0]
 80159a8:	e7ed      	b.n	8015986 <_free_r+0x1e>
 80159aa:	461a      	mov	r2, r3
 80159ac:	685b      	ldr	r3, [r3, #4]
 80159ae:	b10b      	cbz	r3, 80159b4 <_free_r+0x4c>
 80159b0:	42a3      	cmp	r3, r4
 80159b2:	d9fa      	bls.n	80159aa <_free_r+0x42>
 80159b4:	6811      	ldr	r1, [r2, #0]
 80159b6:	1850      	adds	r0, r2, r1
 80159b8:	42a0      	cmp	r0, r4
 80159ba:	d10b      	bne.n	80159d4 <_free_r+0x6c>
 80159bc:	6820      	ldr	r0, [r4, #0]
 80159be:	4401      	add	r1, r0
 80159c0:	1850      	adds	r0, r2, r1
 80159c2:	4283      	cmp	r3, r0
 80159c4:	6011      	str	r1, [r2, #0]
 80159c6:	d1e0      	bne.n	801598a <_free_r+0x22>
 80159c8:	6818      	ldr	r0, [r3, #0]
 80159ca:	685b      	ldr	r3, [r3, #4]
 80159cc:	6053      	str	r3, [r2, #4]
 80159ce:	4408      	add	r0, r1
 80159d0:	6010      	str	r0, [r2, #0]
 80159d2:	e7da      	b.n	801598a <_free_r+0x22>
 80159d4:	d902      	bls.n	80159dc <_free_r+0x74>
 80159d6:	230c      	movs	r3, #12
 80159d8:	602b      	str	r3, [r5, #0]
 80159da:	e7d6      	b.n	801598a <_free_r+0x22>
 80159dc:	6820      	ldr	r0, [r4, #0]
 80159de:	1821      	adds	r1, r4, r0
 80159e0:	428b      	cmp	r3, r1
 80159e2:	bf04      	itt	eq
 80159e4:	6819      	ldreq	r1, [r3, #0]
 80159e6:	685b      	ldreq	r3, [r3, #4]
 80159e8:	6063      	str	r3, [r4, #4]
 80159ea:	bf04      	itt	eq
 80159ec:	1809      	addeq	r1, r1, r0
 80159ee:	6021      	streq	r1, [r4, #0]
 80159f0:	6054      	str	r4, [r2, #4]
 80159f2:	e7ca      	b.n	801598a <_free_r+0x22>
 80159f4:	bd38      	pop	{r3, r4, r5, pc}
 80159f6:	bf00      	nop
 80159f8:	20006a38 	.word	0x20006a38

080159fc <rshift>:
 80159fc:	6903      	ldr	r3, [r0, #16]
 80159fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015a02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015a06:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015a0a:	f100 0414 	add.w	r4, r0, #20
 8015a0e:	dd45      	ble.n	8015a9c <rshift+0xa0>
 8015a10:	f011 011f 	ands.w	r1, r1, #31
 8015a14:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015a18:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015a1c:	d10c      	bne.n	8015a38 <rshift+0x3c>
 8015a1e:	f100 0710 	add.w	r7, r0, #16
 8015a22:	4629      	mov	r1, r5
 8015a24:	42b1      	cmp	r1, r6
 8015a26:	d334      	bcc.n	8015a92 <rshift+0x96>
 8015a28:	1a9b      	subs	r3, r3, r2
 8015a2a:	009b      	lsls	r3, r3, #2
 8015a2c:	1eea      	subs	r2, r5, #3
 8015a2e:	4296      	cmp	r6, r2
 8015a30:	bf38      	it	cc
 8015a32:	2300      	movcc	r3, #0
 8015a34:	4423      	add	r3, r4
 8015a36:	e015      	b.n	8015a64 <rshift+0x68>
 8015a38:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015a3c:	f1c1 0820 	rsb	r8, r1, #32
 8015a40:	40cf      	lsrs	r7, r1
 8015a42:	f105 0e04 	add.w	lr, r5, #4
 8015a46:	46a1      	mov	r9, r4
 8015a48:	4576      	cmp	r6, lr
 8015a4a:	46f4      	mov	ip, lr
 8015a4c:	d815      	bhi.n	8015a7a <rshift+0x7e>
 8015a4e:	1a9a      	subs	r2, r3, r2
 8015a50:	0092      	lsls	r2, r2, #2
 8015a52:	3a04      	subs	r2, #4
 8015a54:	3501      	adds	r5, #1
 8015a56:	42ae      	cmp	r6, r5
 8015a58:	bf38      	it	cc
 8015a5a:	2200      	movcc	r2, #0
 8015a5c:	18a3      	adds	r3, r4, r2
 8015a5e:	50a7      	str	r7, [r4, r2]
 8015a60:	b107      	cbz	r7, 8015a64 <rshift+0x68>
 8015a62:	3304      	adds	r3, #4
 8015a64:	1b1a      	subs	r2, r3, r4
 8015a66:	42a3      	cmp	r3, r4
 8015a68:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015a6c:	bf08      	it	eq
 8015a6e:	2300      	moveq	r3, #0
 8015a70:	6102      	str	r2, [r0, #16]
 8015a72:	bf08      	it	eq
 8015a74:	6143      	streq	r3, [r0, #20]
 8015a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015a7a:	f8dc c000 	ldr.w	ip, [ip]
 8015a7e:	fa0c fc08 	lsl.w	ip, ip, r8
 8015a82:	ea4c 0707 	orr.w	r7, ip, r7
 8015a86:	f849 7b04 	str.w	r7, [r9], #4
 8015a8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015a8e:	40cf      	lsrs	r7, r1
 8015a90:	e7da      	b.n	8015a48 <rshift+0x4c>
 8015a92:	f851 cb04 	ldr.w	ip, [r1], #4
 8015a96:	f847 cf04 	str.w	ip, [r7, #4]!
 8015a9a:	e7c3      	b.n	8015a24 <rshift+0x28>
 8015a9c:	4623      	mov	r3, r4
 8015a9e:	e7e1      	b.n	8015a64 <rshift+0x68>

08015aa0 <__hexdig_fun>:
 8015aa0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015aa4:	2b09      	cmp	r3, #9
 8015aa6:	d802      	bhi.n	8015aae <__hexdig_fun+0xe>
 8015aa8:	3820      	subs	r0, #32
 8015aaa:	b2c0      	uxtb	r0, r0
 8015aac:	4770      	bx	lr
 8015aae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015ab2:	2b05      	cmp	r3, #5
 8015ab4:	d801      	bhi.n	8015aba <__hexdig_fun+0x1a>
 8015ab6:	3847      	subs	r0, #71	@ 0x47
 8015ab8:	e7f7      	b.n	8015aaa <__hexdig_fun+0xa>
 8015aba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015abe:	2b05      	cmp	r3, #5
 8015ac0:	d801      	bhi.n	8015ac6 <__hexdig_fun+0x26>
 8015ac2:	3827      	subs	r0, #39	@ 0x27
 8015ac4:	e7f1      	b.n	8015aaa <__hexdig_fun+0xa>
 8015ac6:	2000      	movs	r0, #0
 8015ac8:	4770      	bx	lr
	...

08015acc <__gethex>:
 8015acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ad0:	b085      	sub	sp, #20
 8015ad2:	468a      	mov	sl, r1
 8015ad4:	9302      	str	r3, [sp, #8]
 8015ad6:	680b      	ldr	r3, [r1, #0]
 8015ad8:	9001      	str	r0, [sp, #4]
 8015ada:	4690      	mov	r8, r2
 8015adc:	1c9c      	adds	r4, r3, #2
 8015ade:	46a1      	mov	r9, r4
 8015ae0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015ae4:	2830      	cmp	r0, #48	@ 0x30
 8015ae6:	d0fa      	beq.n	8015ade <__gethex+0x12>
 8015ae8:	eba9 0303 	sub.w	r3, r9, r3
 8015aec:	f1a3 0b02 	sub.w	fp, r3, #2
 8015af0:	f7ff ffd6 	bl	8015aa0 <__hexdig_fun>
 8015af4:	4605      	mov	r5, r0
 8015af6:	2800      	cmp	r0, #0
 8015af8:	d168      	bne.n	8015bcc <__gethex+0x100>
 8015afa:	49a0      	ldr	r1, [pc, #640]	@ (8015d7c <__gethex+0x2b0>)
 8015afc:	2201      	movs	r2, #1
 8015afe:	4648      	mov	r0, r9
 8015b00:	f7ff fe27 	bl	8015752 <strncmp>
 8015b04:	4607      	mov	r7, r0
 8015b06:	2800      	cmp	r0, #0
 8015b08:	d167      	bne.n	8015bda <__gethex+0x10e>
 8015b0a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015b0e:	4626      	mov	r6, r4
 8015b10:	f7ff ffc6 	bl	8015aa0 <__hexdig_fun>
 8015b14:	2800      	cmp	r0, #0
 8015b16:	d062      	beq.n	8015bde <__gethex+0x112>
 8015b18:	4623      	mov	r3, r4
 8015b1a:	7818      	ldrb	r0, [r3, #0]
 8015b1c:	2830      	cmp	r0, #48	@ 0x30
 8015b1e:	4699      	mov	r9, r3
 8015b20:	f103 0301 	add.w	r3, r3, #1
 8015b24:	d0f9      	beq.n	8015b1a <__gethex+0x4e>
 8015b26:	f7ff ffbb 	bl	8015aa0 <__hexdig_fun>
 8015b2a:	fab0 f580 	clz	r5, r0
 8015b2e:	096d      	lsrs	r5, r5, #5
 8015b30:	f04f 0b01 	mov.w	fp, #1
 8015b34:	464a      	mov	r2, r9
 8015b36:	4616      	mov	r6, r2
 8015b38:	3201      	adds	r2, #1
 8015b3a:	7830      	ldrb	r0, [r6, #0]
 8015b3c:	f7ff ffb0 	bl	8015aa0 <__hexdig_fun>
 8015b40:	2800      	cmp	r0, #0
 8015b42:	d1f8      	bne.n	8015b36 <__gethex+0x6a>
 8015b44:	498d      	ldr	r1, [pc, #564]	@ (8015d7c <__gethex+0x2b0>)
 8015b46:	2201      	movs	r2, #1
 8015b48:	4630      	mov	r0, r6
 8015b4a:	f7ff fe02 	bl	8015752 <strncmp>
 8015b4e:	2800      	cmp	r0, #0
 8015b50:	d13f      	bne.n	8015bd2 <__gethex+0x106>
 8015b52:	b944      	cbnz	r4, 8015b66 <__gethex+0x9a>
 8015b54:	1c74      	adds	r4, r6, #1
 8015b56:	4622      	mov	r2, r4
 8015b58:	4616      	mov	r6, r2
 8015b5a:	3201      	adds	r2, #1
 8015b5c:	7830      	ldrb	r0, [r6, #0]
 8015b5e:	f7ff ff9f 	bl	8015aa0 <__hexdig_fun>
 8015b62:	2800      	cmp	r0, #0
 8015b64:	d1f8      	bne.n	8015b58 <__gethex+0x8c>
 8015b66:	1ba4      	subs	r4, r4, r6
 8015b68:	00a7      	lsls	r7, r4, #2
 8015b6a:	7833      	ldrb	r3, [r6, #0]
 8015b6c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015b70:	2b50      	cmp	r3, #80	@ 0x50
 8015b72:	d13e      	bne.n	8015bf2 <__gethex+0x126>
 8015b74:	7873      	ldrb	r3, [r6, #1]
 8015b76:	2b2b      	cmp	r3, #43	@ 0x2b
 8015b78:	d033      	beq.n	8015be2 <__gethex+0x116>
 8015b7a:	2b2d      	cmp	r3, #45	@ 0x2d
 8015b7c:	d034      	beq.n	8015be8 <__gethex+0x11c>
 8015b7e:	1c71      	adds	r1, r6, #1
 8015b80:	2400      	movs	r4, #0
 8015b82:	7808      	ldrb	r0, [r1, #0]
 8015b84:	f7ff ff8c 	bl	8015aa0 <__hexdig_fun>
 8015b88:	1e43      	subs	r3, r0, #1
 8015b8a:	b2db      	uxtb	r3, r3
 8015b8c:	2b18      	cmp	r3, #24
 8015b8e:	d830      	bhi.n	8015bf2 <__gethex+0x126>
 8015b90:	f1a0 0210 	sub.w	r2, r0, #16
 8015b94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015b98:	f7ff ff82 	bl	8015aa0 <__hexdig_fun>
 8015b9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8015ba0:	fa5f fc8c 	uxtb.w	ip, ip
 8015ba4:	f1bc 0f18 	cmp.w	ip, #24
 8015ba8:	f04f 030a 	mov.w	r3, #10
 8015bac:	d91e      	bls.n	8015bec <__gethex+0x120>
 8015bae:	b104      	cbz	r4, 8015bb2 <__gethex+0xe6>
 8015bb0:	4252      	negs	r2, r2
 8015bb2:	4417      	add	r7, r2
 8015bb4:	f8ca 1000 	str.w	r1, [sl]
 8015bb8:	b1ed      	cbz	r5, 8015bf6 <__gethex+0x12a>
 8015bba:	f1bb 0f00 	cmp.w	fp, #0
 8015bbe:	bf0c      	ite	eq
 8015bc0:	2506      	moveq	r5, #6
 8015bc2:	2500      	movne	r5, #0
 8015bc4:	4628      	mov	r0, r5
 8015bc6:	b005      	add	sp, #20
 8015bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bcc:	2500      	movs	r5, #0
 8015bce:	462c      	mov	r4, r5
 8015bd0:	e7b0      	b.n	8015b34 <__gethex+0x68>
 8015bd2:	2c00      	cmp	r4, #0
 8015bd4:	d1c7      	bne.n	8015b66 <__gethex+0x9a>
 8015bd6:	4627      	mov	r7, r4
 8015bd8:	e7c7      	b.n	8015b6a <__gethex+0x9e>
 8015bda:	464e      	mov	r6, r9
 8015bdc:	462f      	mov	r7, r5
 8015bde:	2501      	movs	r5, #1
 8015be0:	e7c3      	b.n	8015b6a <__gethex+0x9e>
 8015be2:	2400      	movs	r4, #0
 8015be4:	1cb1      	adds	r1, r6, #2
 8015be6:	e7cc      	b.n	8015b82 <__gethex+0xb6>
 8015be8:	2401      	movs	r4, #1
 8015bea:	e7fb      	b.n	8015be4 <__gethex+0x118>
 8015bec:	fb03 0002 	mla	r0, r3, r2, r0
 8015bf0:	e7ce      	b.n	8015b90 <__gethex+0xc4>
 8015bf2:	4631      	mov	r1, r6
 8015bf4:	e7de      	b.n	8015bb4 <__gethex+0xe8>
 8015bf6:	eba6 0309 	sub.w	r3, r6, r9
 8015bfa:	3b01      	subs	r3, #1
 8015bfc:	4629      	mov	r1, r5
 8015bfe:	2b07      	cmp	r3, #7
 8015c00:	dc0a      	bgt.n	8015c18 <__gethex+0x14c>
 8015c02:	9801      	ldr	r0, [sp, #4]
 8015c04:	f000 fa46 	bl	8016094 <_Balloc>
 8015c08:	4604      	mov	r4, r0
 8015c0a:	b940      	cbnz	r0, 8015c1e <__gethex+0x152>
 8015c0c:	4b5c      	ldr	r3, [pc, #368]	@ (8015d80 <__gethex+0x2b4>)
 8015c0e:	4602      	mov	r2, r0
 8015c10:	21e4      	movs	r1, #228	@ 0xe4
 8015c12:	485c      	ldr	r0, [pc, #368]	@ (8015d84 <__gethex+0x2b8>)
 8015c14:	f000 ffa2 	bl	8016b5c <__assert_func>
 8015c18:	3101      	adds	r1, #1
 8015c1a:	105b      	asrs	r3, r3, #1
 8015c1c:	e7ef      	b.n	8015bfe <__gethex+0x132>
 8015c1e:	f100 0a14 	add.w	sl, r0, #20
 8015c22:	2300      	movs	r3, #0
 8015c24:	4655      	mov	r5, sl
 8015c26:	469b      	mov	fp, r3
 8015c28:	45b1      	cmp	r9, r6
 8015c2a:	d337      	bcc.n	8015c9c <__gethex+0x1d0>
 8015c2c:	f845 bb04 	str.w	fp, [r5], #4
 8015c30:	eba5 050a 	sub.w	r5, r5, sl
 8015c34:	10ad      	asrs	r5, r5, #2
 8015c36:	6125      	str	r5, [r4, #16]
 8015c38:	4658      	mov	r0, fp
 8015c3a:	f000 fb1d 	bl	8016278 <__hi0bits>
 8015c3e:	016d      	lsls	r5, r5, #5
 8015c40:	f8d8 6000 	ldr.w	r6, [r8]
 8015c44:	1a2d      	subs	r5, r5, r0
 8015c46:	42b5      	cmp	r5, r6
 8015c48:	dd54      	ble.n	8015cf4 <__gethex+0x228>
 8015c4a:	1bad      	subs	r5, r5, r6
 8015c4c:	4629      	mov	r1, r5
 8015c4e:	4620      	mov	r0, r4
 8015c50:	f000 fea9 	bl	80169a6 <__any_on>
 8015c54:	4681      	mov	r9, r0
 8015c56:	b178      	cbz	r0, 8015c78 <__gethex+0x1ac>
 8015c58:	1e6b      	subs	r3, r5, #1
 8015c5a:	1159      	asrs	r1, r3, #5
 8015c5c:	f003 021f 	and.w	r2, r3, #31
 8015c60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015c64:	f04f 0901 	mov.w	r9, #1
 8015c68:	fa09 f202 	lsl.w	r2, r9, r2
 8015c6c:	420a      	tst	r2, r1
 8015c6e:	d003      	beq.n	8015c78 <__gethex+0x1ac>
 8015c70:	454b      	cmp	r3, r9
 8015c72:	dc36      	bgt.n	8015ce2 <__gethex+0x216>
 8015c74:	f04f 0902 	mov.w	r9, #2
 8015c78:	4629      	mov	r1, r5
 8015c7a:	4620      	mov	r0, r4
 8015c7c:	f7ff febe 	bl	80159fc <rshift>
 8015c80:	442f      	add	r7, r5
 8015c82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c86:	42bb      	cmp	r3, r7
 8015c88:	da42      	bge.n	8015d10 <__gethex+0x244>
 8015c8a:	9801      	ldr	r0, [sp, #4]
 8015c8c:	4621      	mov	r1, r4
 8015c8e:	f000 fa41 	bl	8016114 <_Bfree>
 8015c92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015c94:	2300      	movs	r3, #0
 8015c96:	6013      	str	r3, [r2, #0]
 8015c98:	25a3      	movs	r5, #163	@ 0xa3
 8015c9a:	e793      	b.n	8015bc4 <__gethex+0xf8>
 8015c9c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015ca0:	2a2e      	cmp	r2, #46	@ 0x2e
 8015ca2:	d012      	beq.n	8015cca <__gethex+0x1fe>
 8015ca4:	2b20      	cmp	r3, #32
 8015ca6:	d104      	bne.n	8015cb2 <__gethex+0x1e6>
 8015ca8:	f845 bb04 	str.w	fp, [r5], #4
 8015cac:	f04f 0b00 	mov.w	fp, #0
 8015cb0:	465b      	mov	r3, fp
 8015cb2:	7830      	ldrb	r0, [r6, #0]
 8015cb4:	9303      	str	r3, [sp, #12]
 8015cb6:	f7ff fef3 	bl	8015aa0 <__hexdig_fun>
 8015cba:	9b03      	ldr	r3, [sp, #12]
 8015cbc:	f000 000f 	and.w	r0, r0, #15
 8015cc0:	4098      	lsls	r0, r3
 8015cc2:	ea4b 0b00 	orr.w	fp, fp, r0
 8015cc6:	3304      	adds	r3, #4
 8015cc8:	e7ae      	b.n	8015c28 <__gethex+0x15c>
 8015cca:	45b1      	cmp	r9, r6
 8015ccc:	d8ea      	bhi.n	8015ca4 <__gethex+0x1d8>
 8015cce:	492b      	ldr	r1, [pc, #172]	@ (8015d7c <__gethex+0x2b0>)
 8015cd0:	9303      	str	r3, [sp, #12]
 8015cd2:	2201      	movs	r2, #1
 8015cd4:	4630      	mov	r0, r6
 8015cd6:	f7ff fd3c 	bl	8015752 <strncmp>
 8015cda:	9b03      	ldr	r3, [sp, #12]
 8015cdc:	2800      	cmp	r0, #0
 8015cde:	d1e1      	bne.n	8015ca4 <__gethex+0x1d8>
 8015ce0:	e7a2      	b.n	8015c28 <__gethex+0x15c>
 8015ce2:	1ea9      	subs	r1, r5, #2
 8015ce4:	4620      	mov	r0, r4
 8015ce6:	f000 fe5e 	bl	80169a6 <__any_on>
 8015cea:	2800      	cmp	r0, #0
 8015cec:	d0c2      	beq.n	8015c74 <__gethex+0x1a8>
 8015cee:	f04f 0903 	mov.w	r9, #3
 8015cf2:	e7c1      	b.n	8015c78 <__gethex+0x1ac>
 8015cf4:	da09      	bge.n	8015d0a <__gethex+0x23e>
 8015cf6:	1b75      	subs	r5, r6, r5
 8015cf8:	4621      	mov	r1, r4
 8015cfa:	9801      	ldr	r0, [sp, #4]
 8015cfc:	462a      	mov	r2, r5
 8015cfe:	f000 fc19 	bl	8016534 <__lshift>
 8015d02:	1b7f      	subs	r7, r7, r5
 8015d04:	4604      	mov	r4, r0
 8015d06:	f100 0a14 	add.w	sl, r0, #20
 8015d0a:	f04f 0900 	mov.w	r9, #0
 8015d0e:	e7b8      	b.n	8015c82 <__gethex+0x1b6>
 8015d10:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015d14:	42bd      	cmp	r5, r7
 8015d16:	dd6f      	ble.n	8015df8 <__gethex+0x32c>
 8015d18:	1bed      	subs	r5, r5, r7
 8015d1a:	42ae      	cmp	r6, r5
 8015d1c:	dc34      	bgt.n	8015d88 <__gethex+0x2bc>
 8015d1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015d22:	2b02      	cmp	r3, #2
 8015d24:	d022      	beq.n	8015d6c <__gethex+0x2a0>
 8015d26:	2b03      	cmp	r3, #3
 8015d28:	d024      	beq.n	8015d74 <__gethex+0x2a8>
 8015d2a:	2b01      	cmp	r3, #1
 8015d2c:	d115      	bne.n	8015d5a <__gethex+0x28e>
 8015d2e:	42ae      	cmp	r6, r5
 8015d30:	d113      	bne.n	8015d5a <__gethex+0x28e>
 8015d32:	2e01      	cmp	r6, #1
 8015d34:	d10b      	bne.n	8015d4e <__gethex+0x282>
 8015d36:	9a02      	ldr	r2, [sp, #8]
 8015d38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015d3c:	6013      	str	r3, [r2, #0]
 8015d3e:	2301      	movs	r3, #1
 8015d40:	6123      	str	r3, [r4, #16]
 8015d42:	f8ca 3000 	str.w	r3, [sl]
 8015d46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d48:	2562      	movs	r5, #98	@ 0x62
 8015d4a:	601c      	str	r4, [r3, #0]
 8015d4c:	e73a      	b.n	8015bc4 <__gethex+0xf8>
 8015d4e:	1e71      	subs	r1, r6, #1
 8015d50:	4620      	mov	r0, r4
 8015d52:	f000 fe28 	bl	80169a6 <__any_on>
 8015d56:	2800      	cmp	r0, #0
 8015d58:	d1ed      	bne.n	8015d36 <__gethex+0x26a>
 8015d5a:	9801      	ldr	r0, [sp, #4]
 8015d5c:	4621      	mov	r1, r4
 8015d5e:	f000 f9d9 	bl	8016114 <_Bfree>
 8015d62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015d64:	2300      	movs	r3, #0
 8015d66:	6013      	str	r3, [r2, #0]
 8015d68:	2550      	movs	r5, #80	@ 0x50
 8015d6a:	e72b      	b.n	8015bc4 <__gethex+0xf8>
 8015d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	d1f3      	bne.n	8015d5a <__gethex+0x28e>
 8015d72:	e7e0      	b.n	8015d36 <__gethex+0x26a>
 8015d74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d1dd      	bne.n	8015d36 <__gethex+0x26a>
 8015d7a:	e7ee      	b.n	8015d5a <__gethex+0x28e>
 8015d7c:	0801757c 	.word	0x0801757c
 8015d80:	08017592 	.word	0x08017592
 8015d84:	080175a3 	.word	0x080175a3
 8015d88:	1e6f      	subs	r7, r5, #1
 8015d8a:	f1b9 0f00 	cmp.w	r9, #0
 8015d8e:	d130      	bne.n	8015df2 <__gethex+0x326>
 8015d90:	b127      	cbz	r7, 8015d9c <__gethex+0x2d0>
 8015d92:	4639      	mov	r1, r7
 8015d94:	4620      	mov	r0, r4
 8015d96:	f000 fe06 	bl	80169a6 <__any_on>
 8015d9a:	4681      	mov	r9, r0
 8015d9c:	117a      	asrs	r2, r7, #5
 8015d9e:	2301      	movs	r3, #1
 8015da0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015da4:	f007 071f 	and.w	r7, r7, #31
 8015da8:	40bb      	lsls	r3, r7
 8015daa:	4213      	tst	r3, r2
 8015dac:	4629      	mov	r1, r5
 8015dae:	4620      	mov	r0, r4
 8015db0:	bf18      	it	ne
 8015db2:	f049 0902 	orrne.w	r9, r9, #2
 8015db6:	f7ff fe21 	bl	80159fc <rshift>
 8015dba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015dbe:	1b76      	subs	r6, r6, r5
 8015dc0:	2502      	movs	r5, #2
 8015dc2:	f1b9 0f00 	cmp.w	r9, #0
 8015dc6:	d047      	beq.n	8015e58 <__gethex+0x38c>
 8015dc8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015dcc:	2b02      	cmp	r3, #2
 8015dce:	d015      	beq.n	8015dfc <__gethex+0x330>
 8015dd0:	2b03      	cmp	r3, #3
 8015dd2:	d017      	beq.n	8015e04 <__gethex+0x338>
 8015dd4:	2b01      	cmp	r3, #1
 8015dd6:	d109      	bne.n	8015dec <__gethex+0x320>
 8015dd8:	f019 0f02 	tst.w	r9, #2
 8015ddc:	d006      	beq.n	8015dec <__gethex+0x320>
 8015dde:	f8da 3000 	ldr.w	r3, [sl]
 8015de2:	ea49 0903 	orr.w	r9, r9, r3
 8015de6:	f019 0f01 	tst.w	r9, #1
 8015dea:	d10e      	bne.n	8015e0a <__gethex+0x33e>
 8015dec:	f045 0510 	orr.w	r5, r5, #16
 8015df0:	e032      	b.n	8015e58 <__gethex+0x38c>
 8015df2:	f04f 0901 	mov.w	r9, #1
 8015df6:	e7d1      	b.n	8015d9c <__gethex+0x2d0>
 8015df8:	2501      	movs	r5, #1
 8015dfa:	e7e2      	b.n	8015dc2 <__gethex+0x2f6>
 8015dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015dfe:	f1c3 0301 	rsb	r3, r3, #1
 8015e02:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015e04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d0f0      	beq.n	8015dec <__gethex+0x320>
 8015e0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015e0e:	f104 0314 	add.w	r3, r4, #20
 8015e12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015e16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015e1a:	f04f 0c00 	mov.w	ip, #0
 8015e1e:	4618      	mov	r0, r3
 8015e20:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e24:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015e28:	d01b      	beq.n	8015e62 <__gethex+0x396>
 8015e2a:	3201      	adds	r2, #1
 8015e2c:	6002      	str	r2, [r0, #0]
 8015e2e:	2d02      	cmp	r5, #2
 8015e30:	f104 0314 	add.w	r3, r4, #20
 8015e34:	d13c      	bne.n	8015eb0 <__gethex+0x3e4>
 8015e36:	f8d8 2000 	ldr.w	r2, [r8]
 8015e3a:	3a01      	subs	r2, #1
 8015e3c:	42b2      	cmp	r2, r6
 8015e3e:	d109      	bne.n	8015e54 <__gethex+0x388>
 8015e40:	1171      	asrs	r1, r6, #5
 8015e42:	2201      	movs	r2, #1
 8015e44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015e48:	f006 061f 	and.w	r6, r6, #31
 8015e4c:	fa02 f606 	lsl.w	r6, r2, r6
 8015e50:	421e      	tst	r6, r3
 8015e52:	d13a      	bne.n	8015eca <__gethex+0x3fe>
 8015e54:	f045 0520 	orr.w	r5, r5, #32
 8015e58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015e5a:	601c      	str	r4, [r3, #0]
 8015e5c:	9b02      	ldr	r3, [sp, #8]
 8015e5e:	601f      	str	r7, [r3, #0]
 8015e60:	e6b0      	b.n	8015bc4 <__gethex+0xf8>
 8015e62:	4299      	cmp	r1, r3
 8015e64:	f843 cc04 	str.w	ip, [r3, #-4]
 8015e68:	d8d9      	bhi.n	8015e1e <__gethex+0x352>
 8015e6a:	68a3      	ldr	r3, [r4, #8]
 8015e6c:	459b      	cmp	fp, r3
 8015e6e:	db17      	blt.n	8015ea0 <__gethex+0x3d4>
 8015e70:	6861      	ldr	r1, [r4, #4]
 8015e72:	9801      	ldr	r0, [sp, #4]
 8015e74:	3101      	adds	r1, #1
 8015e76:	f000 f90d 	bl	8016094 <_Balloc>
 8015e7a:	4681      	mov	r9, r0
 8015e7c:	b918      	cbnz	r0, 8015e86 <__gethex+0x3ba>
 8015e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8015ee8 <__gethex+0x41c>)
 8015e80:	4602      	mov	r2, r0
 8015e82:	2184      	movs	r1, #132	@ 0x84
 8015e84:	e6c5      	b.n	8015c12 <__gethex+0x146>
 8015e86:	6922      	ldr	r2, [r4, #16]
 8015e88:	3202      	adds	r2, #2
 8015e8a:	f104 010c 	add.w	r1, r4, #12
 8015e8e:	0092      	lsls	r2, r2, #2
 8015e90:	300c      	adds	r0, #12
 8015e92:	f7ff fd52 	bl	801593a <memcpy>
 8015e96:	4621      	mov	r1, r4
 8015e98:	9801      	ldr	r0, [sp, #4]
 8015e9a:	f000 f93b 	bl	8016114 <_Bfree>
 8015e9e:	464c      	mov	r4, r9
 8015ea0:	6923      	ldr	r3, [r4, #16]
 8015ea2:	1c5a      	adds	r2, r3, #1
 8015ea4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015ea8:	6122      	str	r2, [r4, #16]
 8015eaa:	2201      	movs	r2, #1
 8015eac:	615a      	str	r2, [r3, #20]
 8015eae:	e7be      	b.n	8015e2e <__gethex+0x362>
 8015eb0:	6922      	ldr	r2, [r4, #16]
 8015eb2:	455a      	cmp	r2, fp
 8015eb4:	dd0b      	ble.n	8015ece <__gethex+0x402>
 8015eb6:	2101      	movs	r1, #1
 8015eb8:	4620      	mov	r0, r4
 8015eba:	f7ff fd9f 	bl	80159fc <rshift>
 8015ebe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ec2:	3701      	adds	r7, #1
 8015ec4:	42bb      	cmp	r3, r7
 8015ec6:	f6ff aee0 	blt.w	8015c8a <__gethex+0x1be>
 8015eca:	2501      	movs	r5, #1
 8015ecc:	e7c2      	b.n	8015e54 <__gethex+0x388>
 8015ece:	f016 061f 	ands.w	r6, r6, #31
 8015ed2:	d0fa      	beq.n	8015eca <__gethex+0x3fe>
 8015ed4:	4453      	add	r3, sl
 8015ed6:	f1c6 0620 	rsb	r6, r6, #32
 8015eda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015ede:	f000 f9cb 	bl	8016278 <__hi0bits>
 8015ee2:	42b0      	cmp	r0, r6
 8015ee4:	dbe7      	blt.n	8015eb6 <__gethex+0x3ea>
 8015ee6:	e7f0      	b.n	8015eca <__gethex+0x3fe>
 8015ee8:	08017592 	.word	0x08017592

08015eec <L_shift>:
 8015eec:	f1c2 0208 	rsb	r2, r2, #8
 8015ef0:	0092      	lsls	r2, r2, #2
 8015ef2:	b570      	push	{r4, r5, r6, lr}
 8015ef4:	f1c2 0620 	rsb	r6, r2, #32
 8015ef8:	6843      	ldr	r3, [r0, #4]
 8015efa:	6804      	ldr	r4, [r0, #0]
 8015efc:	fa03 f506 	lsl.w	r5, r3, r6
 8015f00:	432c      	orrs	r4, r5
 8015f02:	40d3      	lsrs	r3, r2
 8015f04:	6004      	str	r4, [r0, #0]
 8015f06:	f840 3f04 	str.w	r3, [r0, #4]!
 8015f0a:	4288      	cmp	r0, r1
 8015f0c:	d3f4      	bcc.n	8015ef8 <L_shift+0xc>
 8015f0e:	bd70      	pop	{r4, r5, r6, pc}

08015f10 <__match>:
 8015f10:	b530      	push	{r4, r5, lr}
 8015f12:	6803      	ldr	r3, [r0, #0]
 8015f14:	3301      	adds	r3, #1
 8015f16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015f1a:	b914      	cbnz	r4, 8015f22 <__match+0x12>
 8015f1c:	6003      	str	r3, [r0, #0]
 8015f1e:	2001      	movs	r0, #1
 8015f20:	bd30      	pop	{r4, r5, pc}
 8015f22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f26:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015f2a:	2d19      	cmp	r5, #25
 8015f2c:	bf98      	it	ls
 8015f2e:	3220      	addls	r2, #32
 8015f30:	42a2      	cmp	r2, r4
 8015f32:	d0f0      	beq.n	8015f16 <__match+0x6>
 8015f34:	2000      	movs	r0, #0
 8015f36:	e7f3      	b.n	8015f20 <__match+0x10>

08015f38 <__hexnan>:
 8015f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f3c:	680b      	ldr	r3, [r1, #0]
 8015f3e:	6801      	ldr	r1, [r0, #0]
 8015f40:	115e      	asrs	r6, r3, #5
 8015f42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015f46:	f013 031f 	ands.w	r3, r3, #31
 8015f4a:	b087      	sub	sp, #28
 8015f4c:	bf18      	it	ne
 8015f4e:	3604      	addne	r6, #4
 8015f50:	2500      	movs	r5, #0
 8015f52:	1f37      	subs	r7, r6, #4
 8015f54:	4682      	mov	sl, r0
 8015f56:	4690      	mov	r8, r2
 8015f58:	9301      	str	r3, [sp, #4]
 8015f5a:	f846 5c04 	str.w	r5, [r6, #-4]
 8015f5e:	46b9      	mov	r9, r7
 8015f60:	463c      	mov	r4, r7
 8015f62:	9502      	str	r5, [sp, #8]
 8015f64:	46ab      	mov	fp, r5
 8015f66:	784a      	ldrb	r2, [r1, #1]
 8015f68:	1c4b      	adds	r3, r1, #1
 8015f6a:	9303      	str	r3, [sp, #12]
 8015f6c:	b342      	cbz	r2, 8015fc0 <__hexnan+0x88>
 8015f6e:	4610      	mov	r0, r2
 8015f70:	9105      	str	r1, [sp, #20]
 8015f72:	9204      	str	r2, [sp, #16]
 8015f74:	f7ff fd94 	bl	8015aa0 <__hexdig_fun>
 8015f78:	2800      	cmp	r0, #0
 8015f7a:	d151      	bne.n	8016020 <__hexnan+0xe8>
 8015f7c:	9a04      	ldr	r2, [sp, #16]
 8015f7e:	9905      	ldr	r1, [sp, #20]
 8015f80:	2a20      	cmp	r2, #32
 8015f82:	d818      	bhi.n	8015fb6 <__hexnan+0x7e>
 8015f84:	9b02      	ldr	r3, [sp, #8]
 8015f86:	459b      	cmp	fp, r3
 8015f88:	dd13      	ble.n	8015fb2 <__hexnan+0x7a>
 8015f8a:	454c      	cmp	r4, r9
 8015f8c:	d206      	bcs.n	8015f9c <__hexnan+0x64>
 8015f8e:	2d07      	cmp	r5, #7
 8015f90:	dc04      	bgt.n	8015f9c <__hexnan+0x64>
 8015f92:	462a      	mov	r2, r5
 8015f94:	4649      	mov	r1, r9
 8015f96:	4620      	mov	r0, r4
 8015f98:	f7ff ffa8 	bl	8015eec <L_shift>
 8015f9c:	4544      	cmp	r4, r8
 8015f9e:	d952      	bls.n	8016046 <__hexnan+0x10e>
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	f1a4 0904 	sub.w	r9, r4, #4
 8015fa6:	f844 3c04 	str.w	r3, [r4, #-4]
 8015faa:	f8cd b008 	str.w	fp, [sp, #8]
 8015fae:	464c      	mov	r4, r9
 8015fb0:	461d      	mov	r5, r3
 8015fb2:	9903      	ldr	r1, [sp, #12]
 8015fb4:	e7d7      	b.n	8015f66 <__hexnan+0x2e>
 8015fb6:	2a29      	cmp	r2, #41	@ 0x29
 8015fb8:	d157      	bne.n	801606a <__hexnan+0x132>
 8015fba:	3102      	adds	r1, #2
 8015fbc:	f8ca 1000 	str.w	r1, [sl]
 8015fc0:	f1bb 0f00 	cmp.w	fp, #0
 8015fc4:	d051      	beq.n	801606a <__hexnan+0x132>
 8015fc6:	454c      	cmp	r4, r9
 8015fc8:	d206      	bcs.n	8015fd8 <__hexnan+0xa0>
 8015fca:	2d07      	cmp	r5, #7
 8015fcc:	dc04      	bgt.n	8015fd8 <__hexnan+0xa0>
 8015fce:	462a      	mov	r2, r5
 8015fd0:	4649      	mov	r1, r9
 8015fd2:	4620      	mov	r0, r4
 8015fd4:	f7ff ff8a 	bl	8015eec <L_shift>
 8015fd8:	4544      	cmp	r4, r8
 8015fda:	d936      	bls.n	801604a <__hexnan+0x112>
 8015fdc:	f1a8 0204 	sub.w	r2, r8, #4
 8015fe0:	4623      	mov	r3, r4
 8015fe2:	f853 1b04 	ldr.w	r1, [r3], #4
 8015fe6:	f842 1f04 	str.w	r1, [r2, #4]!
 8015fea:	429f      	cmp	r7, r3
 8015fec:	d2f9      	bcs.n	8015fe2 <__hexnan+0xaa>
 8015fee:	1b3b      	subs	r3, r7, r4
 8015ff0:	f023 0303 	bic.w	r3, r3, #3
 8015ff4:	3304      	adds	r3, #4
 8015ff6:	3401      	adds	r4, #1
 8015ff8:	3e03      	subs	r6, #3
 8015ffa:	42b4      	cmp	r4, r6
 8015ffc:	bf88      	it	hi
 8015ffe:	2304      	movhi	r3, #4
 8016000:	4443      	add	r3, r8
 8016002:	2200      	movs	r2, #0
 8016004:	f843 2b04 	str.w	r2, [r3], #4
 8016008:	429f      	cmp	r7, r3
 801600a:	d2fb      	bcs.n	8016004 <__hexnan+0xcc>
 801600c:	683b      	ldr	r3, [r7, #0]
 801600e:	b91b      	cbnz	r3, 8016018 <__hexnan+0xe0>
 8016010:	4547      	cmp	r7, r8
 8016012:	d128      	bne.n	8016066 <__hexnan+0x12e>
 8016014:	2301      	movs	r3, #1
 8016016:	603b      	str	r3, [r7, #0]
 8016018:	2005      	movs	r0, #5
 801601a:	b007      	add	sp, #28
 801601c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016020:	3501      	adds	r5, #1
 8016022:	2d08      	cmp	r5, #8
 8016024:	f10b 0b01 	add.w	fp, fp, #1
 8016028:	dd06      	ble.n	8016038 <__hexnan+0x100>
 801602a:	4544      	cmp	r4, r8
 801602c:	d9c1      	bls.n	8015fb2 <__hexnan+0x7a>
 801602e:	2300      	movs	r3, #0
 8016030:	f844 3c04 	str.w	r3, [r4, #-4]
 8016034:	2501      	movs	r5, #1
 8016036:	3c04      	subs	r4, #4
 8016038:	6822      	ldr	r2, [r4, #0]
 801603a:	f000 000f 	and.w	r0, r0, #15
 801603e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016042:	6020      	str	r0, [r4, #0]
 8016044:	e7b5      	b.n	8015fb2 <__hexnan+0x7a>
 8016046:	2508      	movs	r5, #8
 8016048:	e7b3      	b.n	8015fb2 <__hexnan+0x7a>
 801604a:	9b01      	ldr	r3, [sp, #4]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d0dd      	beq.n	801600c <__hexnan+0xd4>
 8016050:	f1c3 0320 	rsb	r3, r3, #32
 8016054:	f04f 32ff 	mov.w	r2, #4294967295
 8016058:	40da      	lsrs	r2, r3
 801605a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801605e:	4013      	ands	r3, r2
 8016060:	f846 3c04 	str.w	r3, [r6, #-4]
 8016064:	e7d2      	b.n	801600c <__hexnan+0xd4>
 8016066:	3f04      	subs	r7, #4
 8016068:	e7d0      	b.n	801600c <__hexnan+0xd4>
 801606a:	2004      	movs	r0, #4
 801606c:	e7d5      	b.n	801601a <__hexnan+0xe2>

0801606e <__ascii_mbtowc>:
 801606e:	b082      	sub	sp, #8
 8016070:	b901      	cbnz	r1, 8016074 <__ascii_mbtowc+0x6>
 8016072:	a901      	add	r1, sp, #4
 8016074:	b142      	cbz	r2, 8016088 <__ascii_mbtowc+0x1a>
 8016076:	b14b      	cbz	r3, 801608c <__ascii_mbtowc+0x1e>
 8016078:	7813      	ldrb	r3, [r2, #0]
 801607a:	600b      	str	r3, [r1, #0]
 801607c:	7812      	ldrb	r2, [r2, #0]
 801607e:	1e10      	subs	r0, r2, #0
 8016080:	bf18      	it	ne
 8016082:	2001      	movne	r0, #1
 8016084:	b002      	add	sp, #8
 8016086:	4770      	bx	lr
 8016088:	4610      	mov	r0, r2
 801608a:	e7fb      	b.n	8016084 <__ascii_mbtowc+0x16>
 801608c:	f06f 0001 	mvn.w	r0, #1
 8016090:	e7f8      	b.n	8016084 <__ascii_mbtowc+0x16>
	...

08016094 <_Balloc>:
 8016094:	b570      	push	{r4, r5, r6, lr}
 8016096:	69c6      	ldr	r6, [r0, #28]
 8016098:	4604      	mov	r4, r0
 801609a:	460d      	mov	r5, r1
 801609c:	b976      	cbnz	r6, 80160bc <_Balloc+0x28>
 801609e:	2010      	movs	r0, #16
 80160a0:	f7fe fb7e 	bl	80147a0 <malloc>
 80160a4:	4602      	mov	r2, r0
 80160a6:	61e0      	str	r0, [r4, #28]
 80160a8:	b920      	cbnz	r0, 80160b4 <_Balloc+0x20>
 80160aa:	4b18      	ldr	r3, [pc, #96]	@ (801610c <_Balloc+0x78>)
 80160ac:	4818      	ldr	r0, [pc, #96]	@ (8016110 <_Balloc+0x7c>)
 80160ae:	216b      	movs	r1, #107	@ 0x6b
 80160b0:	f000 fd54 	bl	8016b5c <__assert_func>
 80160b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80160b8:	6006      	str	r6, [r0, #0]
 80160ba:	60c6      	str	r6, [r0, #12]
 80160bc:	69e6      	ldr	r6, [r4, #28]
 80160be:	68f3      	ldr	r3, [r6, #12]
 80160c0:	b183      	cbz	r3, 80160e4 <_Balloc+0x50>
 80160c2:	69e3      	ldr	r3, [r4, #28]
 80160c4:	68db      	ldr	r3, [r3, #12]
 80160c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80160ca:	b9b8      	cbnz	r0, 80160fc <_Balloc+0x68>
 80160cc:	2101      	movs	r1, #1
 80160ce:	fa01 f605 	lsl.w	r6, r1, r5
 80160d2:	1d72      	adds	r2, r6, #5
 80160d4:	0092      	lsls	r2, r2, #2
 80160d6:	4620      	mov	r0, r4
 80160d8:	f000 fd5e 	bl	8016b98 <_calloc_r>
 80160dc:	b160      	cbz	r0, 80160f8 <_Balloc+0x64>
 80160de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80160e2:	e00e      	b.n	8016102 <_Balloc+0x6e>
 80160e4:	2221      	movs	r2, #33	@ 0x21
 80160e6:	2104      	movs	r1, #4
 80160e8:	4620      	mov	r0, r4
 80160ea:	f000 fd55 	bl	8016b98 <_calloc_r>
 80160ee:	69e3      	ldr	r3, [r4, #28]
 80160f0:	60f0      	str	r0, [r6, #12]
 80160f2:	68db      	ldr	r3, [r3, #12]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d1e4      	bne.n	80160c2 <_Balloc+0x2e>
 80160f8:	2000      	movs	r0, #0
 80160fa:	bd70      	pop	{r4, r5, r6, pc}
 80160fc:	6802      	ldr	r2, [r0, #0]
 80160fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016102:	2300      	movs	r3, #0
 8016104:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016108:	e7f7      	b.n	80160fa <_Balloc+0x66>
 801610a:	bf00      	nop
 801610c:	08017603 	.word	0x08017603
 8016110:	0801761a 	.word	0x0801761a

08016114 <_Bfree>:
 8016114:	b570      	push	{r4, r5, r6, lr}
 8016116:	69c6      	ldr	r6, [r0, #28]
 8016118:	4605      	mov	r5, r0
 801611a:	460c      	mov	r4, r1
 801611c:	b976      	cbnz	r6, 801613c <_Bfree+0x28>
 801611e:	2010      	movs	r0, #16
 8016120:	f7fe fb3e 	bl	80147a0 <malloc>
 8016124:	4602      	mov	r2, r0
 8016126:	61e8      	str	r0, [r5, #28]
 8016128:	b920      	cbnz	r0, 8016134 <_Bfree+0x20>
 801612a:	4b09      	ldr	r3, [pc, #36]	@ (8016150 <_Bfree+0x3c>)
 801612c:	4809      	ldr	r0, [pc, #36]	@ (8016154 <_Bfree+0x40>)
 801612e:	218f      	movs	r1, #143	@ 0x8f
 8016130:	f000 fd14 	bl	8016b5c <__assert_func>
 8016134:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016138:	6006      	str	r6, [r0, #0]
 801613a:	60c6      	str	r6, [r0, #12]
 801613c:	b13c      	cbz	r4, 801614e <_Bfree+0x3a>
 801613e:	69eb      	ldr	r3, [r5, #28]
 8016140:	6862      	ldr	r2, [r4, #4]
 8016142:	68db      	ldr	r3, [r3, #12]
 8016144:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016148:	6021      	str	r1, [r4, #0]
 801614a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801614e:	bd70      	pop	{r4, r5, r6, pc}
 8016150:	08017603 	.word	0x08017603
 8016154:	0801761a 	.word	0x0801761a

08016158 <__multadd>:
 8016158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801615c:	690d      	ldr	r5, [r1, #16]
 801615e:	4607      	mov	r7, r0
 8016160:	460c      	mov	r4, r1
 8016162:	461e      	mov	r6, r3
 8016164:	f101 0c14 	add.w	ip, r1, #20
 8016168:	2000      	movs	r0, #0
 801616a:	f8dc 3000 	ldr.w	r3, [ip]
 801616e:	b299      	uxth	r1, r3
 8016170:	fb02 6101 	mla	r1, r2, r1, r6
 8016174:	0c1e      	lsrs	r6, r3, #16
 8016176:	0c0b      	lsrs	r3, r1, #16
 8016178:	fb02 3306 	mla	r3, r2, r6, r3
 801617c:	b289      	uxth	r1, r1
 801617e:	3001      	adds	r0, #1
 8016180:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016184:	4285      	cmp	r5, r0
 8016186:	f84c 1b04 	str.w	r1, [ip], #4
 801618a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801618e:	dcec      	bgt.n	801616a <__multadd+0x12>
 8016190:	b30e      	cbz	r6, 80161d6 <__multadd+0x7e>
 8016192:	68a3      	ldr	r3, [r4, #8]
 8016194:	42ab      	cmp	r3, r5
 8016196:	dc19      	bgt.n	80161cc <__multadd+0x74>
 8016198:	6861      	ldr	r1, [r4, #4]
 801619a:	4638      	mov	r0, r7
 801619c:	3101      	adds	r1, #1
 801619e:	f7ff ff79 	bl	8016094 <_Balloc>
 80161a2:	4680      	mov	r8, r0
 80161a4:	b928      	cbnz	r0, 80161b2 <__multadd+0x5a>
 80161a6:	4602      	mov	r2, r0
 80161a8:	4b0c      	ldr	r3, [pc, #48]	@ (80161dc <__multadd+0x84>)
 80161aa:	480d      	ldr	r0, [pc, #52]	@ (80161e0 <__multadd+0x88>)
 80161ac:	21ba      	movs	r1, #186	@ 0xba
 80161ae:	f000 fcd5 	bl	8016b5c <__assert_func>
 80161b2:	6922      	ldr	r2, [r4, #16]
 80161b4:	3202      	adds	r2, #2
 80161b6:	f104 010c 	add.w	r1, r4, #12
 80161ba:	0092      	lsls	r2, r2, #2
 80161bc:	300c      	adds	r0, #12
 80161be:	f7ff fbbc 	bl	801593a <memcpy>
 80161c2:	4621      	mov	r1, r4
 80161c4:	4638      	mov	r0, r7
 80161c6:	f7ff ffa5 	bl	8016114 <_Bfree>
 80161ca:	4644      	mov	r4, r8
 80161cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80161d0:	3501      	adds	r5, #1
 80161d2:	615e      	str	r6, [r3, #20]
 80161d4:	6125      	str	r5, [r4, #16]
 80161d6:	4620      	mov	r0, r4
 80161d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161dc:	08017592 	.word	0x08017592
 80161e0:	0801761a 	.word	0x0801761a

080161e4 <__s2b>:
 80161e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80161e8:	460c      	mov	r4, r1
 80161ea:	4615      	mov	r5, r2
 80161ec:	461f      	mov	r7, r3
 80161ee:	2209      	movs	r2, #9
 80161f0:	3308      	adds	r3, #8
 80161f2:	4606      	mov	r6, r0
 80161f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80161f8:	2100      	movs	r1, #0
 80161fa:	2201      	movs	r2, #1
 80161fc:	429a      	cmp	r2, r3
 80161fe:	db09      	blt.n	8016214 <__s2b+0x30>
 8016200:	4630      	mov	r0, r6
 8016202:	f7ff ff47 	bl	8016094 <_Balloc>
 8016206:	b940      	cbnz	r0, 801621a <__s2b+0x36>
 8016208:	4602      	mov	r2, r0
 801620a:	4b19      	ldr	r3, [pc, #100]	@ (8016270 <__s2b+0x8c>)
 801620c:	4819      	ldr	r0, [pc, #100]	@ (8016274 <__s2b+0x90>)
 801620e:	21d3      	movs	r1, #211	@ 0xd3
 8016210:	f000 fca4 	bl	8016b5c <__assert_func>
 8016214:	0052      	lsls	r2, r2, #1
 8016216:	3101      	adds	r1, #1
 8016218:	e7f0      	b.n	80161fc <__s2b+0x18>
 801621a:	9b08      	ldr	r3, [sp, #32]
 801621c:	6143      	str	r3, [r0, #20]
 801621e:	2d09      	cmp	r5, #9
 8016220:	f04f 0301 	mov.w	r3, #1
 8016224:	6103      	str	r3, [r0, #16]
 8016226:	dd16      	ble.n	8016256 <__s2b+0x72>
 8016228:	f104 0909 	add.w	r9, r4, #9
 801622c:	46c8      	mov	r8, r9
 801622e:	442c      	add	r4, r5
 8016230:	f818 3b01 	ldrb.w	r3, [r8], #1
 8016234:	4601      	mov	r1, r0
 8016236:	3b30      	subs	r3, #48	@ 0x30
 8016238:	220a      	movs	r2, #10
 801623a:	4630      	mov	r0, r6
 801623c:	f7ff ff8c 	bl	8016158 <__multadd>
 8016240:	45a0      	cmp	r8, r4
 8016242:	d1f5      	bne.n	8016230 <__s2b+0x4c>
 8016244:	f1a5 0408 	sub.w	r4, r5, #8
 8016248:	444c      	add	r4, r9
 801624a:	1b2d      	subs	r5, r5, r4
 801624c:	1963      	adds	r3, r4, r5
 801624e:	42bb      	cmp	r3, r7
 8016250:	db04      	blt.n	801625c <__s2b+0x78>
 8016252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016256:	340a      	adds	r4, #10
 8016258:	2509      	movs	r5, #9
 801625a:	e7f6      	b.n	801624a <__s2b+0x66>
 801625c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016260:	4601      	mov	r1, r0
 8016262:	3b30      	subs	r3, #48	@ 0x30
 8016264:	220a      	movs	r2, #10
 8016266:	4630      	mov	r0, r6
 8016268:	f7ff ff76 	bl	8016158 <__multadd>
 801626c:	e7ee      	b.n	801624c <__s2b+0x68>
 801626e:	bf00      	nop
 8016270:	08017592 	.word	0x08017592
 8016274:	0801761a 	.word	0x0801761a

08016278 <__hi0bits>:
 8016278:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801627c:	4603      	mov	r3, r0
 801627e:	bf36      	itet	cc
 8016280:	0403      	lslcc	r3, r0, #16
 8016282:	2000      	movcs	r0, #0
 8016284:	2010      	movcc	r0, #16
 8016286:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801628a:	bf3c      	itt	cc
 801628c:	021b      	lslcc	r3, r3, #8
 801628e:	3008      	addcc	r0, #8
 8016290:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016294:	bf3c      	itt	cc
 8016296:	011b      	lslcc	r3, r3, #4
 8016298:	3004      	addcc	r0, #4
 801629a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801629e:	bf3c      	itt	cc
 80162a0:	009b      	lslcc	r3, r3, #2
 80162a2:	3002      	addcc	r0, #2
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	db05      	blt.n	80162b4 <__hi0bits+0x3c>
 80162a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80162ac:	f100 0001 	add.w	r0, r0, #1
 80162b0:	bf08      	it	eq
 80162b2:	2020      	moveq	r0, #32
 80162b4:	4770      	bx	lr

080162b6 <__lo0bits>:
 80162b6:	6803      	ldr	r3, [r0, #0]
 80162b8:	4602      	mov	r2, r0
 80162ba:	f013 0007 	ands.w	r0, r3, #7
 80162be:	d00b      	beq.n	80162d8 <__lo0bits+0x22>
 80162c0:	07d9      	lsls	r1, r3, #31
 80162c2:	d421      	bmi.n	8016308 <__lo0bits+0x52>
 80162c4:	0798      	lsls	r0, r3, #30
 80162c6:	bf49      	itett	mi
 80162c8:	085b      	lsrmi	r3, r3, #1
 80162ca:	089b      	lsrpl	r3, r3, #2
 80162cc:	2001      	movmi	r0, #1
 80162ce:	6013      	strmi	r3, [r2, #0]
 80162d0:	bf5c      	itt	pl
 80162d2:	6013      	strpl	r3, [r2, #0]
 80162d4:	2002      	movpl	r0, #2
 80162d6:	4770      	bx	lr
 80162d8:	b299      	uxth	r1, r3
 80162da:	b909      	cbnz	r1, 80162e0 <__lo0bits+0x2a>
 80162dc:	0c1b      	lsrs	r3, r3, #16
 80162de:	2010      	movs	r0, #16
 80162e0:	b2d9      	uxtb	r1, r3
 80162e2:	b909      	cbnz	r1, 80162e8 <__lo0bits+0x32>
 80162e4:	3008      	adds	r0, #8
 80162e6:	0a1b      	lsrs	r3, r3, #8
 80162e8:	0719      	lsls	r1, r3, #28
 80162ea:	bf04      	itt	eq
 80162ec:	091b      	lsreq	r3, r3, #4
 80162ee:	3004      	addeq	r0, #4
 80162f0:	0799      	lsls	r1, r3, #30
 80162f2:	bf04      	itt	eq
 80162f4:	089b      	lsreq	r3, r3, #2
 80162f6:	3002      	addeq	r0, #2
 80162f8:	07d9      	lsls	r1, r3, #31
 80162fa:	d403      	bmi.n	8016304 <__lo0bits+0x4e>
 80162fc:	085b      	lsrs	r3, r3, #1
 80162fe:	f100 0001 	add.w	r0, r0, #1
 8016302:	d003      	beq.n	801630c <__lo0bits+0x56>
 8016304:	6013      	str	r3, [r2, #0]
 8016306:	4770      	bx	lr
 8016308:	2000      	movs	r0, #0
 801630a:	4770      	bx	lr
 801630c:	2020      	movs	r0, #32
 801630e:	4770      	bx	lr

08016310 <__i2b>:
 8016310:	b510      	push	{r4, lr}
 8016312:	460c      	mov	r4, r1
 8016314:	2101      	movs	r1, #1
 8016316:	f7ff febd 	bl	8016094 <_Balloc>
 801631a:	4602      	mov	r2, r0
 801631c:	b928      	cbnz	r0, 801632a <__i2b+0x1a>
 801631e:	4b05      	ldr	r3, [pc, #20]	@ (8016334 <__i2b+0x24>)
 8016320:	4805      	ldr	r0, [pc, #20]	@ (8016338 <__i2b+0x28>)
 8016322:	f240 1145 	movw	r1, #325	@ 0x145
 8016326:	f000 fc19 	bl	8016b5c <__assert_func>
 801632a:	2301      	movs	r3, #1
 801632c:	6144      	str	r4, [r0, #20]
 801632e:	6103      	str	r3, [r0, #16]
 8016330:	bd10      	pop	{r4, pc}
 8016332:	bf00      	nop
 8016334:	08017592 	.word	0x08017592
 8016338:	0801761a 	.word	0x0801761a

0801633c <__multiply>:
 801633c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016340:	4617      	mov	r7, r2
 8016342:	690a      	ldr	r2, [r1, #16]
 8016344:	693b      	ldr	r3, [r7, #16]
 8016346:	429a      	cmp	r2, r3
 8016348:	bfa8      	it	ge
 801634a:	463b      	movge	r3, r7
 801634c:	4689      	mov	r9, r1
 801634e:	bfa4      	itt	ge
 8016350:	460f      	movge	r7, r1
 8016352:	4699      	movge	r9, r3
 8016354:	693d      	ldr	r5, [r7, #16]
 8016356:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801635a:	68bb      	ldr	r3, [r7, #8]
 801635c:	6879      	ldr	r1, [r7, #4]
 801635e:	eb05 060a 	add.w	r6, r5, sl
 8016362:	42b3      	cmp	r3, r6
 8016364:	b085      	sub	sp, #20
 8016366:	bfb8      	it	lt
 8016368:	3101      	addlt	r1, #1
 801636a:	f7ff fe93 	bl	8016094 <_Balloc>
 801636e:	b930      	cbnz	r0, 801637e <__multiply+0x42>
 8016370:	4602      	mov	r2, r0
 8016372:	4b41      	ldr	r3, [pc, #260]	@ (8016478 <__multiply+0x13c>)
 8016374:	4841      	ldr	r0, [pc, #260]	@ (801647c <__multiply+0x140>)
 8016376:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801637a:	f000 fbef 	bl	8016b5c <__assert_func>
 801637e:	f100 0414 	add.w	r4, r0, #20
 8016382:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016386:	4623      	mov	r3, r4
 8016388:	2200      	movs	r2, #0
 801638a:	4573      	cmp	r3, lr
 801638c:	d320      	bcc.n	80163d0 <__multiply+0x94>
 801638e:	f107 0814 	add.w	r8, r7, #20
 8016392:	f109 0114 	add.w	r1, r9, #20
 8016396:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801639a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801639e:	9302      	str	r3, [sp, #8]
 80163a0:	1beb      	subs	r3, r5, r7
 80163a2:	3b15      	subs	r3, #21
 80163a4:	f023 0303 	bic.w	r3, r3, #3
 80163a8:	3304      	adds	r3, #4
 80163aa:	3715      	adds	r7, #21
 80163ac:	42bd      	cmp	r5, r7
 80163ae:	bf38      	it	cc
 80163b0:	2304      	movcc	r3, #4
 80163b2:	9301      	str	r3, [sp, #4]
 80163b4:	9b02      	ldr	r3, [sp, #8]
 80163b6:	9103      	str	r1, [sp, #12]
 80163b8:	428b      	cmp	r3, r1
 80163ba:	d80c      	bhi.n	80163d6 <__multiply+0x9a>
 80163bc:	2e00      	cmp	r6, #0
 80163be:	dd03      	ble.n	80163c8 <__multiply+0x8c>
 80163c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d055      	beq.n	8016474 <__multiply+0x138>
 80163c8:	6106      	str	r6, [r0, #16]
 80163ca:	b005      	add	sp, #20
 80163cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163d0:	f843 2b04 	str.w	r2, [r3], #4
 80163d4:	e7d9      	b.n	801638a <__multiply+0x4e>
 80163d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80163da:	f1ba 0f00 	cmp.w	sl, #0
 80163de:	d01f      	beq.n	8016420 <__multiply+0xe4>
 80163e0:	46c4      	mov	ip, r8
 80163e2:	46a1      	mov	r9, r4
 80163e4:	2700      	movs	r7, #0
 80163e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80163ea:	f8d9 3000 	ldr.w	r3, [r9]
 80163ee:	fa1f fb82 	uxth.w	fp, r2
 80163f2:	b29b      	uxth	r3, r3
 80163f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80163f8:	443b      	add	r3, r7
 80163fa:	f8d9 7000 	ldr.w	r7, [r9]
 80163fe:	0c12      	lsrs	r2, r2, #16
 8016400:	0c3f      	lsrs	r7, r7, #16
 8016402:	fb0a 7202 	mla	r2, sl, r2, r7
 8016406:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801640a:	b29b      	uxth	r3, r3
 801640c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016410:	4565      	cmp	r5, ip
 8016412:	f849 3b04 	str.w	r3, [r9], #4
 8016416:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801641a:	d8e4      	bhi.n	80163e6 <__multiply+0xaa>
 801641c:	9b01      	ldr	r3, [sp, #4]
 801641e:	50e7      	str	r7, [r4, r3]
 8016420:	9b03      	ldr	r3, [sp, #12]
 8016422:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016426:	3104      	adds	r1, #4
 8016428:	f1b9 0f00 	cmp.w	r9, #0
 801642c:	d020      	beq.n	8016470 <__multiply+0x134>
 801642e:	6823      	ldr	r3, [r4, #0]
 8016430:	4647      	mov	r7, r8
 8016432:	46a4      	mov	ip, r4
 8016434:	f04f 0a00 	mov.w	sl, #0
 8016438:	f8b7 b000 	ldrh.w	fp, [r7]
 801643c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016440:	fb09 220b 	mla	r2, r9, fp, r2
 8016444:	4452      	add	r2, sl
 8016446:	b29b      	uxth	r3, r3
 8016448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801644c:	f84c 3b04 	str.w	r3, [ip], #4
 8016450:	f857 3b04 	ldr.w	r3, [r7], #4
 8016454:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016458:	f8bc 3000 	ldrh.w	r3, [ip]
 801645c:	fb09 330a 	mla	r3, r9, sl, r3
 8016460:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016464:	42bd      	cmp	r5, r7
 8016466:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801646a:	d8e5      	bhi.n	8016438 <__multiply+0xfc>
 801646c:	9a01      	ldr	r2, [sp, #4]
 801646e:	50a3      	str	r3, [r4, r2]
 8016470:	3404      	adds	r4, #4
 8016472:	e79f      	b.n	80163b4 <__multiply+0x78>
 8016474:	3e01      	subs	r6, #1
 8016476:	e7a1      	b.n	80163bc <__multiply+0x80>
 8016478:	08017592 	.word	0x08017592
 801647c:	0801761a 	.word	0x0801761a

08016480 <__pow5mult>:
 8016480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016484:	4615      	mov	r5, r2
 8016486:	f012 0203 	ands.w	r2, r2, #3
 801648a:	4607      	mov	r7, r0
 801648c:	460e      	mov	r6, r1
 801648e:	d007      	beq.n	80164a0 <__pow5mult+0x20>
 8016490:	4c25      	ldr	r4, [pc, #148]	@ (8016528 <__pow5mult+0xa8>)
 8016492:	3a01      	subs	r2, #1
 8016494:	2300      	movs	r3, #0
 8016496:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801649a:	f7ff fe5d 	bl	8016158 <__multadd>
 801649e:	4606      	mov	r6, r0
 80164a0:	10ad      	asrs	r5, r5, #2
 80164a2:	d03d      	beq.n	8016520 <__pow5mult+0xa0>
 80164a4:	69fc      	ldr	r4, [r7, #28]
 80164a6:	b97c      	cbnz	r4, 80164c8 <__pow5mult+0x48>
 80164a8:	2010      	movs	r0, #16
 80164aa:	f7fe f979 	bl	80147a0 <malloc>
 80164ae:	4602      	mov	r2, r0
 80164b0:	61f8      	str	r0, [r7, #28]
 80164b2:	b928      	cbnz	r0, 80164c0 <__pow5mult+0x40>
 80164b4:	4b1d      	ldr	r3, [pc, #116]	@ (801652c <__pow5mult+0xac>)
 80164b6:	481e      	ldr	r0, [pc, #120]	@ (8016530 <__pow5mult+0xb0>)
 80164b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80164bc:	f000 fb4e 	bl	8016b5c <__assert_func>
 80164c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80164c4:	6004      	str	r4, [r0, #0]
 80164c6:	60c4      	str	r4, [r0, #12]
 80164c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80164cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80164d0:	b94c      	cbnz	r4, 80164e6 <__pow5mult+0x66>
 80164d2:	f240 2171 	movw	r1, #625	@ 0x271
 80164d6:	4638      	mov	r0, r7
 80164d8:	f7ff ff1a 	bl	8016310 <__i2b>
 80164dc:	2300      	movs	r3, #0
 80164de:	f8c8 0008 	str.w	r0, [r8, #8]
 80164e2:	4604      	mov	r4, r0
 80164e4:	6003      	str	r3, [r0, #0]
 80164e6:	f04f 0900 	mov.w	r9, #0
 80164ea:	07eb      	lsls	r3, r5, #31
 80164ec:	d50a      	bpl.n	8016504 <__pow5mult+0x84>
 80164ee:	4631      	mov	r1, r6
 80164f0:	4622      	mov	r2, r4
 80164f2:	4638      	mov	r0, r7
 80164f4:	f7ff ff22 	bl	801633c <__multiply>
 80164f8:	4631      	mov	r1, r6
 80164fa:	4680      	mov	r8, r0
 80164fc:	4638      	mov	r0, r7
 80164fe:	f7ff fe09 	bl	8016114 <_Bfree>
 8016502:	4646      	mov	r6, r8
 8016504:	106d      	asrs	r5, r5, #1
 8016506:	d00b      	beq.n	8016520 <__pow5mult+0xa0>
 8016508:	6820      	ldr	r0, [r4, #0]
 801650a:	b938      	cbnz	r0, 801651c <__pow5mult+0x9c>
 801650c:	4622      	mov	r2, r4
 801650e:	4621      	mov	r1, r4
 8016510:	4638      	mov	r0, r7
 8016512:	f7ff ff13 	bl	801633c <__multiply>
 8016516:	6020      	str	r0, [r4, #0]
 8016518:	f8c0 9000 	str.w	r9, [r0]
 801651c:	4604      	mov	r4, r0
 801651e:	e7e4      	b.n	80164ea <__pow5mult+0x6a>
 8016520:	4630      	mov	r0, r6
 8016522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016526:	bf00      	nop
 8016528:	080179b8 	.word	0x080179b8
 801652c:	08017603 	.word	0x08017603
 8016530:	0801761a 	.word	0x0801761a

08016534 <__lshift>:
 8016534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016538:	460c      	mov	r4, r1
 801653a:	6849      	ldr	r1, [r1, #4]
 801653c:	6923      	ldr	r3, [r4, #16]
 801653e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016542:	68a3      	ldr	r3, [r4, #8]
 8016544:	4607      	mov	r7, r0
 8016546:	4691      	mov	r9, r2
 8016548:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801654c:	f108 0601 	add.w	r6, r8, #1
 8016550:	42b3      	cmp	r3, r6
 8016552:	db0b      	blt.n	801656c <__lshift+0x38>
 8016554:	4638      	mov	r0, r7
 8016556:	f7ff fd9d 	bl	8016094 <_Balloc>
 801655a:	4605      	mov	r5, r0
 801655c:	b948      	cbnz	r0, 8016572 <__lshift+0x3e>
 801655e:	4602      	mov	r2, r0
 8016560:	4b28      	ldr	r3, [pc, #160]	@ (8016604 <__lshift+0xd0>)
 8016562:	4829      	ldr	r0, [pc, #164]	@ (8016608 <__lshift+0xd4>)
 8016564:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016568:	f000 faf8 	bl	8016b5c <__assert_func>
 801656c:	3101      	adds	r1, #1
 801656e:	005b      	lsls	r3, r3, #1
 8016570:	e7ee      	b.n	8016550 <__lshift+0x1c>
 8016572:	2300      	movs	r3, #0
 8016574:	f100 0114 	add.w	r1, r0, #20
 8016578:	f100 0210 	add.w	r2, r0, #16
 801657c:	4618      	mov	r0, r3
 801657e:	4553      	cmp	r3, sl
 8016580:	db33      	blt.n	80165ea <__lshift+0xb6>
 8016582:	6920      	ldr	r0, [r4, #16]
 8016584:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016588:	f104 0314 	add.w	r3, r4, #20
 801658c:	f019 091f 	ands.w	r9, r9, #31
 8016590:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016594:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016598:	d02b      	beq.n	80165f2 <__lshift+0xbe>
 801659a:	f1c9 0e20 	rsb	lr, r9, #32
 801659e:	468a      	mov	sl, r1
 80165a0:	2200      	movs	r2, #0
 80165a2:	6818      	ldr	r0, [r3, #0]
 80165a4:	fa00 f009 	lsl.w	r0, r0, r9
 80165a8:	4310      	orrs	r0, r2
 80165aa:	f84a 0b04 	str.w	r0, [sl], #4
 80165ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80165b2:	459c      	cmp	ip, r3
 80165b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80165b8:	d8f3      	bhi.n	80165a2 <__lshift+0x6e>
 80165ba:	ebac 0304 	sub.w	r3, ip, r4
 80165be:	3b15      	subs	r3, #21
 80165c0:	f023 0303 	bic.w	r3, r3, #3
 80165c4:	3304      	adds	r3, #4
 80165c6:	f104 0015 	add.w	r0, r4, #21
 80165ca:	4560      	cmp	r0, ip
 80165cc:	bf88      	it	hi
 80165ce:	2304      	movhi	r3, #4
 80165d0:	50ca      	str	r2, [r1, r3]
 80165d2:	b10a      	cbz	r2, 80165d8 <__lshift+0xa4>
 80165d4:	f108 0602 	add.w	r6, r8, #2
 80165d8:	3e01      	subs	r6, #1
 80165da:	4638      	mov	r0, r7
 80165dc:	612e      	str	r6, [r5, #16]
 80165de:	4621      	mov	r1, r4
 80165e0:	f7ff fd98 	bl	8016114 <_Bfree>
 80165e4:	4628      	mov	r0, r5
 80165e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80165ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80165ee:	3301      	adds	r3, #1
 80165f0:	e7c5      	b.n	801657e <__lshift+0x4a>
 80165f2:	3904      	subs	r1, #4
 80165f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80165f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80165fc:	459c      	cmp	ip, r3
 80165fe:	d8f9      	bhi.n	80165f4 <__lshift+0xc0>
 8016600:	e7ea      	b.n	80165d8 <__lshift+0xa4>
 8016602:	bf00      	nop
 8016604:	08017592 	.word	0x08017592
 8016608:	0801761a 	.word	0x0801761a

0801660c <__mcmp>:
 801660c:	690a      	ldr	r2, [r1, #16]
 801660e:	4603      	mov	r3, r0
 8016610:	6900      	ldr	r0, [r0, #16]
 8016612:	1a80      	subs	r0, r0, r2
 8016614:	b530      	push	{r4, r5, lr}
 8016616:	d10e      	bne.n	8016636 <__mcmp+0x2a>
 8016618:	3314      	adds	r3, #20
 801661a:	3114      	adds	r1, #20
 801661c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016620:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016624:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016628:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801662c:	4295      	cmp	r5, r2
 801662e:	d003      	beq.n	8016638 <__mcmp+0x2c>
 8016630:	d205      	bcs.n	801663e <__mcmp+0x32>
 8016632:	f04f 30ff 	mov.w	r0, #4294967295
 8016636:	bd30      	pop	{r4, r5, pc}
 8016638:	42a3      	cmp	r3, r4
 801663a:	d3f3      	bcc.n	8016624 <__mcmp+0x18>
 801663c:	e7fb      	b.n	8016636 <__mcmp+0x2a>
 801663e:	2001      	movs	r0, #1
 8016640:	e7f9      	b.n	8016636 <__mcmp+0x2a>
	...

08016644 <__mdiff>:
 8016644:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016648:	4689      	mov	r9, r1
 801664a:	4606      	mov	r6, r0
 801664c:	4611      	mov	r1, r2
 801664e:	4648      	mov	r0, r9
 8016650:	4614      	mov	r4, r2
 8016652:	f7ff ffdb 	bl	801660c <__mcmp>
 8016656:	1e05      	subs	r5, r0, #0
 8016658:	d112      	bne.n	8016680 <__mdiff+0x3c>
 801665a:	4629      	mov	r1, r5
 801665c:	4630      	mov	r0, r6
 801665e:	f7ff fd19 	bl	8016094 <_Balloc>
 8016662:	4602      	mov	r2, r0
 8016664:	b928      	cbnz	r0, 8016672 <__mdiff+0x2e>
 8016666:	4b3f      	ldr	r3, [pc, #252]	@ (8016764 <__mdiff+0x120>)
 8016668:	f240 2137 	movw	r1, #567	@ 0x237
 801666c:	483e      	ldr	r0, [pc, #248]	@ (8016768 <__mdiff+0x124>)
 801666e:	f000 fa75 	bl	8016b5c <__assert_func>
 8016672:	2301      	movs	r3, #1
 8016674:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016678:	4610      	mov	r0, r2
 801667a:	b003      	add	sp, #12
 801667c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016680:	bfbc      	itt	lt
 8016682:	464b      	movlt	r3, r9
 8016684:	46a1      	movlt	r9, r4
 8016686:	4630      	mov	r0, r6
 8016688:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801668c:	bfba      	itte	lt
 801668e:	461c      	movlt	r4, r3
 8016690:	2501      	movlt	r5, #1
 8016692:	2500      	movge	r5, #0
 8016694:	f7ff fcfe 	bl	8016094 <_Balloc>
 8016698:	4602      	mov	r2, r0
 801669a:	b918      	cbnz	r0, 80166a4 <__mdiff+0x60>
 801669c:	4b31      	ldr	r3, [pc, #196]	@ (8016764 <__mdiff+0x120>)
 801669e:	f240 2145 	movw	r1, #581	@ 0x245
 80166a2:	e7e3      	b.n	801666c <__mdiff+0x28>
 80166a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80166a8:	6926      	ldr	r6, [r4, #16]
 80166aa:	60c5      	str	r5, [r0, #12]
 80166ac:	f109 0310 	add.w	r3, r9, #16
 80166b0:	f109 0514 	add.w	r5, r9, #20
 80166b4:	f104 0e14 	add.w	lr, r4, #20
 80166b8:	f100 0b14 	add.w	fp, r0, #20
 80166bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80166c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80166c4:	9301      	str	r3, [sp, #4]
 80166c6:	46d9      	mov	r9, fp
 80166c8:	f04f 0c00 	mov.w	ip, #0
 80166cc:	9b01      	ldr	r3, [sp, #4]
 80166ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80166d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80166d6:	9301      	str	r3, [sp, #4]
 80166d8:	fa1f f38a 	uxth.w	r3, sl
 80166dc:	4619      	mov	r1, r3
 80166de:	b283      	uxth	r3, r0
 80166e0:	1acb      	subs	r3, r1, r3
 80166e2:	0c00      	lsrs	r0, r0, #16
 80166e4:	4463      	add	r3, ip
 80166e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80166ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80166ee:	b29b      	uxth	r3, r3
 80166f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80166f4:	4576      	cmp	r6, lr
 80166f6:	f849 3b04 	str.w	r3, [r9], #4
 80166fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80166fe:	d8e5      	bhi.n	80166cc <__mdiff+0x88>
 8016700:	1b33      	subs	r3, r6, r4
 8016702:	3b15      	subs	r3, #21
 8016704:	f023 0303 	bic.w	r3, r3, #3
 8016708:	3415      	adds	r4, #21
 801670a:	3304      	adds	r3, #4
 801670c:	42a6      	cmp	r6, r4
 801670e:	bf38      	it	cc
 8016710:	2304      	movcc	r3, #4
 8016712:	441d      	add	r5, r3
 8016714:	445b      	add	r3, fp
 8016716:	461e      	mov	r6, r3
 8016718:	462c      	mov	r4, r5
 801671a:	4544      	cmp	r4, r8
 801671c:	d30e      	bcc.n	801673c <__mdiff+0xf8>
 801671e:	f108 0103 	add.w	r1, r8, #3
 8016722:	1b49      	subs	r1, r1, r5
 8016724:	f021 0103 	bic.w	r1, r1, #3
 8016728:	3d03      	subs	r5, #3
 801672a:	45a8      	cmp	r8, r5
 801672c:	bf38      	it	cc
 801672e:	2100      	movcc	r1, #0
 8016730:	440b      	add	r3, r1
 8016732:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016736:	b191      	cbz	r1, 801675e <__mdiff+0x11a>
 8016738:	6117      	str	r7, [r2, #16]
 801673a:	e79d      	b.n	8016678 <__mdiff+0x34>
 801673c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016740:	46e6      	mov	lr, ip
 8016742:	0c08      	lsrs	r0, r1, #16
 8016744:	fa1c fc81 	uxtah	ip, ip, r1
 8016748:	4471      	add	r1, lr
 801674a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801674e:	b289      	uxth	r1, r1
 8016750:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016754:	f846 1b04 	str.w	r1, [r6], #4
 8016758:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801675c:	e7dd      	b.n	801671a <__mdiff+0xd6>
 801675e:	3f01      	subs	r7, #1
 8016760:	e7e7      	b.n	8016732 <__mdiff+0xee>
 8016762:	bf00      	nop
 8016764:	08017592 	.word	0x08017592
 8016768:	0801761a 	.word	0x0801761a

0801676c <__ulp>:
 801676c:	b082      	sub	sp, #8
 801676e:	ed8d 0b00 	vstr	d0, [sp]
 8016772:	9a01      	ldr	r2, [sp, #4]
 8016774:	4b0f      	ldr	r3, [pc, #60]	@ (80167b4 <__ulp+0x48>)
 8016776:	4013      	ands	r3, r2
 8016778:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801677c:	2b00      	cmp	r3, #0
 801677e:	dc08      	bgt.n	8016792 <__ulp+0x26>
 8016780:	425b      	negs	r3, r3
 8016782:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016786:	ea4f 5223 	mov.w	r2, r3, asr #20
 801678a:	da04      	bge.n	8016796 <__ulp+0x2a>
 801678c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016790:	4113      	asrs	r3, r2
 8016792:	2200      	movs	r2, #0
 8016794:	e008      	b.n	80167a8 <__ulp+0x3c>
 8016796:	f1a2 0314 	sub.w	r3, r2, #20
 801679a:	2b1e      	cmp	r3, #30
 801679c:	bfda      	itte	le
 801679e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80167a2:	40da      	lsrle	r2, r3
 80167a4:	2201      	movgt	r2, #1
 80167a6:	2300      	movs	r3, #0
 80167a8:	4619      	mov	r1, r3
 80167aa:	4610      	mov	r0, r2
 80167ac:	ec41 0b10 	vmov	d0, r0, r1
 80167b0:	b002      	add	sp, #8
 80167b2:	4770      	bx	lr
 80167b4:	7ff00000 	.word	0x7ff00000

080167b8 <__b2d>:
 80167b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167bc:	6906      	ldr	r6, [r0, #16]
 80167be:	f100 0814 	add.w	r8, r0, #20
 80167c2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80167c6:	1f37      	subs	r7, r6, #4
 80167c8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80167cc:	4610      	mov	r0, r2
 80167ce:	f7ff fd53 	bl	8016278 <__hi0bits>
 80167d2:	f1c0 0320 	rsb	r3, r0, #32
 80167d6:	280a      	cmp	r0, #10
 80167d8:	600b      	str	r3, [r1, #0]
 80167da:	491b      	ldr	r1, [pc, #108]	@ (8016848 <__b2d+0x90>)
 80167dc:	dc15      	bgt.n	801680a <__b2d+0x52>
 80167de:	f1c0 0c0b 	rsb	ip, r0, #11
 80167e2:	fa22 f30c 	lsr.w	r3, r2, ip
 80167e6:	45b8      	cmp	r8, r7
 80167e8:	ea43 0501 	orr.w	r5, r3, r1
 80167ec:	bf34      	ite	cc
 80167ee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80167f2:	2300      	movcs	r3, #0
 80167f4:	3015      	adds	r0, #21
 80167f6:	fa02 f000 	lsl.w	r0, r2, r0
 80167fa:	fa23 f30c 	lsr.w	r3, r3, ip
 80167fe:	4303      	orrs	r3, r0
 8016800:	461c      	mov	r4, r3
 8016802:	ec45 4b10 	vmov	d0, r4, r5
 8016806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801680a:	45b8      	cmp	r8, r7
 801680c:	bf3a      	itte	cc
 801680e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016812:	f1a6 0708 	subcc.w	r7, r6, #8
 8016816:	2300      	movcs	r3, #0
 8016818:	380b      	subs	r0, #11
 801681a:	d012      	beq.n	8016842 <__b2d+0x8a>
 801681c:	f1c0 0120 	rsb	r1, r0, #32
 8016820:	fa23 f401 	lsr.w	r4, r3, r1
 8016824:	4082      	lsls	r2, r0
 8016826:	4322      	orrs	r2, r4
 8016828:	4547      	cmp	r7, r8
 801682a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801682e:	bf8c      	ite	hi
 8016830:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016834:	2200      	movls	r2, #0
 8016836:	4083      	lsls	r3, r0
 8016838:	40ca      	lsrs	r2, r1
 801683a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801683e:	4313      	orrs	r3, r2
 8016840:	e7de      	b.n	8016800 <__b2d+0x48>
 8016842:	ea42 0501 	orr.w	r5, r2, r1
 8016846:	e7db      	b.n	8016800 <__b2d+0x48>
 8016848:	3ff00000 	.word	0x3ff00000

0801684c <__d2b>:
 801684c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016850:	460f      	mov	r7, r1
 8016852:	2101      	movs	r1, #1
 8016854:	ec59 8b10 	vmov	r8, r9, d0
 8016858:	4616      	mov	r6, r2
 801685a:	f7ff fc1b 	bl	8016094 <_Balloc>
 801685e:	4604      	mov	r4, r0
 8016860:	b930      	cbnz	r0, 8016870 <__d2b+0x24>
 8016862:	4602      	mov	r2, r0
 8016864:	4b23      	ldr	r3, [pc, #140]	@ (80168f4 <__d2b+0xa8>)
 8016866:	4824      	ldr	r0, [pc, #144]	@ (80168f8 <__d2b+0xac>)
 8016868:	f240 310f 	movw	r1, #783	@ 0x30f
 801686c:	f000 f976 	bl	8016b5c <__assert_func>
 8016870:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016874:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016878:	b10d      	cbz	r5, 801687e <__d2b+0x32>
 801687a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801687e:	9301      	str	r3, [sp, #4]
 8016880:	f1b8 0300 	subs.w	r3, r8, #0
 8016884:	d023      	beq.n	80168ce <__d2b+0x82>
 8016886:	4668      	mov	r0, sp
 8016888:	9300      	str	r3, [sp, #0]
 801688a:	f7ff fd14 	bl	80162b6 <__lo0bits>
 801688e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016892:	b1d0      	cbz	r0, 80168ca <__d2b+0x7e>
 8016894:	f1c0 0320 	rsb	r3, r0, #32
 8016898:	fa02 f303 	lsl.w	r3, r2, r3
 801689c:	430b      	orrs	r3, r1
 801689e:	40c2      	lsrs	r2, r0
 80168a0:	6163      	str	r3, [r4, #20]
 80168a2:	9201      	str	r2, [sp, #4]
 80168a4:	9b01      	ldr	r3, [sp, #4]
 80168a6:	61a3      	str	r3, [r4, #24]
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	bf0c      	ite	eq
 80168ac:	2201      	moveq	r2, #1
 80168ae:	2202      	movne	r2, #2
 80168b0:	6122      	str	r2, [r4, #16]
 80168b2:	b1a5      	cbz	r5, 80168de <__d2b+0x92>
 80168b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80168b8:	4405      	add	r5, r0
 80168ba:	603d      	str	r5, [r7, #0]
 80168bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80168c0:	6030      	str	r0, [r6, #0]
 80168c2:	4620      	mov	r0, r4
 80168c4:	b003      	add	sp, #12
 80168c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168ca:	6161      	str	r1, [r4, #20]
 80168cc:	e7ea      	b.n	80168a4 <__d2b+0x58>
 80168ce:	a801      	add	r0, sp, #4
 80168d0:	f7ff fcf1 	bl	80162b6 <__lo0bits>
 80168d4:	9b01      	ldr	r3, [sp, #4]
 80168d6:	6163      	str	r3, [r4, #20]
 80168d8:	3020      	adds	r0, #32
 80168da:	2201      	movs	r2, #1
 80168dc:	e7e8      	b.n	80168b0 <__d2b+0x64>
 80168de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80168e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80168e6:	6038      	str	r0, [r7, #0]
 80168e8:	6918      	ldr	r0, [r3, #16]
 80168ea:	f7ff fcc5 	bl	8016278 <__hi0bits>
 80168ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80168f2:	e7e5      	b.n	80168c0 <__d2b+0x74>
 80168f4:	08017592 	.word	0x08017592
 80168f8:	0801761a 	.word	0x0801761a

080168fc <__ratio>:
 80168fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016900:	b085      	sub	sp, #20
 8016902:	e9cd 1000 	strd	r1, r0, [sp]
 8016906:	a902      	add	r1, sp, #8
 8016908:	f7ff ff56 	bl	80167b8 <__b2d>
 801690c:	9800      	ldr	r0, [sp, #0]
 801690e:	a903      	add	r1, sp, #12
 8016910:	ec55 4b10 	vmov	r4, r5, d0
 8016914:	f7ff ff50 	bl	80167b8 <__b2d>
 8016918:	9b01      	ldr	r3, [sp, #4]
 801691a:	6919      	ldr	r1, [r3, #16]
 801691c:	9b00      	ldr	r3, [sp, #0]
 801691e:	691b      	ldr	r3, [r3, #16]
 8016920:	1ac9      	subs	r1, r1, r3
 8016922:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8016926:	1a9b      	subs	r3, r3, r2
 8016928:	ec5b ab10 	vmov	sl, fp, d0
 801692c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016930:	2b00      	cmp	r3, #0
 8016932:	bfce      	itee	gt
 8016934:	462a      	movgt	r2, r5
 8016936:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801693a:	465a      	movle	r2, fp
 801693c:	462f      	mov	r7, r5
 801693e:	46d9      	mov	r9, fp
 8016940:	bfcc      	ite	gt
 8016942:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016946:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801694a:	464b      	mov	r3, r9
 801694c:	4652      	mov	r2, sl
 801694e:	4620      	mov	r0, r4
 8016950:	4639      	mov	r1, r7
 8016952:	f7e9 ff73 	bl	800083c <__aeabi_ddiv>
 8016956:	ec41 0b10 	vmov	d0, r0, r1
 801695a:	b005      	add	sp, #20
 801695c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016960 <__copybits>:
 8016960:	3901      	subs	r1, #1
 8016962:	b570      	push	{r4, r5, r6, lr}
 8016964:	1149      	asrs	r1, r1, #5
 8016966:	6914      	ldr	r4, [r2, #16]
 8016968:	3101      	adds	r1, #1
 801696a:	f102 0314 	add.w	r3, r2, #20
 801696e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016972:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016976:	1f05      	subs	r5, r0, #4
 8016978:	42a3      	cmp	r3, r4
 801697a:	d30c      	bcc.n	8016996 <__copybits+0x36>
 801697c:	1aa3      	subs	r3, r4, r2
 801697e:	3b11      	subs	r3, #17
 8016980:	f023 0303 	bic.w	r3, r3, #3
 8016984:	3211      	adds	r2, #17
 8016986:	42a2      	cmp	r2, r4
 8016988:	bf88      	it	hi
 801698a:	2300      	movhi	r3, #0
 801698c:	4418      	add	r0, r3
 801698e:	2300      	movs	r3, #0
 8016990:	4288      	cmp	r0, r1
 8016992:	d305      	bcc.n	80169a0 <__copybits+0x40>
 8016994:	bd70      	pop	{r4, r5, r6, pc}
 8016996:	f853 6b04 	ldr.w	r6, [r3], #4
 801699a:	f845 6f04 	str.w	r6, [r5, #4]!
 801699e:	e7eb      	b.n	8016978 <__copybits+0x18>
 80169a0:	f840 3b04 	str.w	r3, [r0], #4
 80169a4:	e7f4      	b.n	8016990 <__copybits+0x30>

080169a6 <__any_on>:
 80169a6:	f100 0214 	add.w	r2, r0, #20
 80169aa:	6900      	ldr	r0, [r0, #16]
 80169ac:	114b      	asrs	r3, r1, #5
 80169ae:	4298      	cmp	r0, r3
 80169b0:	b510      	push	{r4, lr}
 80169b2:	db11      	blt.n	80169d8 <__any_on+0x32>
 80169b4:	dd0a      	ble.n	80169cc <__any_on+0x26>
 80169b6:	f011 011f 	ands.w	r1, r1, #31
 80169ba:	d007      	beq.n	80169cc <__any_on+0x26>
 80169bc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80169c0:	fa24 f001 	lsr.w	r0, r4, r1
 80169c4:	fa00 f101 	lsl.w	r1, r0, r1
 80169c8:	428c      	cmp	r4, r1
 80169ca:	d10b      	bne.n	80169e4 <__any_on+0x3e>
 80169cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80169d0:	4293      	cmp	r3, r2
 80169d2:	d803      	bhi.n	80169dc <__any_on+0x36>
 80169d4:	2000      	movs	r0, #0
 80169d6:	bd10      	pop	{r4, pc}
 80169d8:	4603      	mov	r3, r0
 80169da:	e7f7      	b.n	80169cc <__any_on+0x26>
 80169dc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80169e0:	2900      	cmp	r1, #0
 80169e2:	d0f5      	beq.n	80169d0 <__any_on+0x2a>
 80169e4:	2001      	movs	r0, #1
 80169e6:	e7f6      	b.n	80169d6 <__any_on+0x30>

080169e8 <__ascii_wctomb>:
 80169e8:	4603      	mov	r3, r0
 80169ea:	4608      	mov	r0, r1
 80169ec:	b141      	cbz	r1, 8016a00 <__ascii_wctomb+0x18>
 80169ee:	2aff      	cmp	r2, #255	@ 0xff
 80169f0:	d904      	bls.n	80169fc <__ascii_wctomb+0x14>
 80169f2:	228a      	movs	r2, #138	@ 0x8a
 80169f4:	601a      	str	r2, [r3, #0]
 80169f6:	f04f 30ff 	mov.w	r0, #4294967295
 80169fa:	4770      	bx	lr
 80169fc:	700a      	strb	r2, [r1, #0]
 80169fe:	2001      	movs	r0, #1
 8016a00:	4770      	bx	lr
	...

08016a04 <__sflush_r>:
 8016a04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a0c:	0716      	lsls	r6, r2, #28
 8016a0e:	4605      	mov	r5, r0
 8016a10:	460c      	mov	r4, r1
 8016a12:	d454      	bmi.n	8016abe <__sflush_r+0xba>
 8016a14:	684b      	ldr	r3, [r1, #4]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	dc02      	bgt.n	8016a20 <__sflush_r+0x1c>
 8016a1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	dd48      	ble.n	8016ab2 <__sflush_r+0xae>
 8016a20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016a22:	2e00      	cmp	r6, #0
 8016a24:	d045      	beq.n	8016ab2 <__sflush_r+0xae>
 8016a26:	2300      	movs	r3, #0
 8016a28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016a2c:	682f      	ldr	r7, [r5, #0]
 8016a2e:	6a21      	ldr	r1, [r4, #32]
 8016a30:	602b      	str	r3, [r5, #0]
 8016a32:	d030      	beq.n	8016a96 <__sflush_r+0x92>
 8016a34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016a36:	89a3      	ldrh	r3, [r4, #12]
 8016a38:	0759      	lsls	r1, r3, #29
 8016a3a:	d505      	bpl.n	8016a48 <__sflush_r+0x44>
 8016a3c:	6863      	ldr	r3, [r4, #4]
 8016a3e:	1ad2      	subs	r2, r2, r3
 8016a40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016a42:	b10b      	cbz	r3, 8016a48 <__sflush_r+0x44>
 8016a44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016a46:	1ad2      	subs	r2, r2, r3
 8016a48:	2300      	movs	r3, #0
 8016a4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016a4c:	6a21      	ldr	r1, [r4, #32]
 8016a4e:	4628      	mov	r0, r5
 8016a50:	47b0      	blx	r6
 8016a52:	1c43      	adds	r3, r0, #1
 8016a54:	89a3      	ldrh	r3, [r4, #12]
 8016a56:	d106      	bne.n	8016a66 <__sflush_r+0x62>
 8016a58:	6829      	ldr	r1, [r5, #0]
 8016a5a:	291d      	cmp	r1, #29
 8016a5c:	d82b      	bhi.n	8016ab6 <__sflush_r+0xb2>
 8016a5e:	4a2a      	ldr	r2, [pc, #168]	@ (8016b08 <__sflush_r+0x104>)
 8016a60:	40ca      	lsrs	r2, r1
 8016a62:	07d6      	lsls	r6, r2, #31
 8016a64:	d527      	bpl.n	8016ab6 <__sflush_r+0xb2>
 8016a66:	2200      	movs	r2, #0
 8016a68:	6062      	str	r2, [r4, #4]
 8016a6a:	04d9      	lsls	r1, r3, #19
 8016a6c:	6922      	ldr	r2, [r4, #16]
 8016a6e:	6022      	str	r2, [r4, #0]
 8016a70:	d504      	bpl.n	8016a7c <__sflush_r+0x78>
 8016a72:	1c42      	adds	r2, r0, #1
 8016a74:	d101      	bne.n	8016a7a <__sflush_r+0x76>
 8016a76:	682b      	ldr	r3, [r5, #0]
 8016a78:	b903      	cbnz	r3, 8016a7c <__sflush_r+0x78>
 8016a7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8016a7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016a7e:	602f      	str	r7, [r5, #0]
 8016a80:	b1b9      	cbz	r1, 8016ab2 <__sflush_r+0xae>
 8016a82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016a86:	4299      	cmp	r1, r3
 8016a88:	d002      	beq.n	8016a90 <__sflush_r+0x8c>
 8016a8a:	4628      	mov	r0, r5
 8016a8c:	f7fe ff6c 	bl	8015968 <_free_r>
 8016a90:	2300      	movs	r3, #0
 8016a92:	6363      	str	r3, [r4, #52]	@ 0x34
 8016a94:	e00d      	b.n	8016ab2 <__sflush_r+0xae>
 8016a96:	2301      	movs	r3, #1
 8016a98:	4628      	mov	r0, r5
 8016a9a:	47b0      	blx	r6
 8016a9c:	4602      	mov	r2, r0
 8016a9e:	1c50      	adds	r0, r2, #1
 8016aa0:	d1c9      	bne.n	8016a36 <__sflush_r+0x32>
 8016aa2:	682b      	ldr	r3, [r5, #0]
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	d0c6      	beq.n	8016a36 <__sflush_r+0x32>
 8016aa8:	2b1d      	cmp	r3, #29
 8016aaa:	d001      	beq.n	8016ab0 <__sflush_r+0xac>
 8016aac:	2b16      	cmp	r3, #22
 8016aae:	d11e      	bne.n	8016aee <__sflush_r+0xea>
 8016ab0:	602f      	str	r7, [r5, #0]
 8016ab2:	2000      	movs	r0, #0
 8016ab4:	e022      	b.n	8016afc <__sflush_r+0xf8>
 8016ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016aba:	b21b      	sxth	r3, r3
 8016abc:	e01b      	b.n	8016af6 <__sflush_r+0xf2>
 8016abe:	690f      	ldr	r7, [r1, #16]
 8016ac0:	2f00      	cmp	r7, #0
 8016ac2:	d0f6      	beq.n	8016ab2 <__sflush_r+0xae>
 8016ac4:	0793      	lsls	r3, r2, #30
 8016ac6:	680e      	ldr	r6, [r1, #0]
 8016ac8:	bf08      	it	eq
 8016aca:	694b      	ldreq	r3, [r1, #20]
 8016acc:	600f      	str	r7, [r1, #0]
 8016ace:	bf18      	it	ne
 8016ad0:	2300      	movne	r3, #0
 8016ad2:	eba6 0807 	sub.w	r8, r6, r7
 8016ad6:	608b      	str	r3, [r1, #8]
 8016ad8:	f1b8 0f00 	cmp.w	r8, #0
 8016adc:	dde9      	ble.n	8016ab2 <__sflush_r+0xae>
 8016ade:	6a21      	ldr	r1, [r4, #32]
 8016ae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016ae2:	4643      	mov	r3, r8
 8016ae4:	463a      	mov	r2, r7
 8016ae6:	4628      	mov	r0, r5
 8016ae8:	47b0      	blx	r6
 8016aea:	2800      	cmp	r0, #0
 8016aec:	dc08      	bgt.n	8016b00 <__sflush_r+0xfc>
 8016aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016af6:	81a3      	strh	r3, [r4, #12]
 8016af8:	f04f 30ff 	mov.w	r0, #4294967295
 8016afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b00:	4407      	add	r7, r0
 8016b02:	eba8 0800 	sub.w	r8, r8, r0
 8016b06:	e7e7      	b.n	8016ad8 <__sflush_r+0xd4>
 8016b08:	20400001 	.word	0x20400001

08016b0c <_fflush_r>:
 8016b0c:	b538      	push	{r3, r4, r5, lr}
 8016b0e:	690b      	ldr	r3, [r1, #16]
 8016b10:	4605      	mov	r5, r0
 8016b12:	460c      	mov	r4, r1
 8016b14:	b913      	cbnz	r3, 8016b1c <_fflush_r+0x10>
 8016b16:	2500      	movs	r5, #0
 8016b18:	4628      	mov	r0, r5
 8016b1a:	bd38      	pop	{r3, r4, r5, pc}
 8016b1c:	b118      	cbz	r0, 8016b26 <_fflush_r+0x1a>
 8016b1e:	6a03      	ldr	r3, [r0, #32]
 8016b20:	b90b      	cbnz	r3, 8016b26 <_fflush_r+0x1a>
 8016b22:	f7fe fd95 	bl	8015650 <__sinit>
 8016b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d0f3      	beq.n	8016b16 <_fflush_r+0xa>
 8016b2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016b30:	07d0      	lsls	r0, r2, #31
 8016b32:	d404      	bmi.n	8016b3e <_fflush_r+0x32>
 8016b34:	0599      	lsls	r1, r3, #22
 8016b36:	d402      	bmi.n	8016b3e <_fflush_r+0x32>
 8016b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016b3a:	f7fe fefc 	bl	8015936 <__retarget_lock_acquire_recursive>
 8016b3e:	4628      	mov	r0, r5
 8016b40:	4621      	mov	r1, r4
 8016b42:	f7ff ff5f 	bl	8016a04 <__sflush_r>
 8016b46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016b48:	07da      	lsls	r2, r3, #31
 8016b4a:	4605      	mov	r5, r0
 8016b4c:	d4e4      	bmi.n	8016b18 <_fflush_r+0xc>
 8016b4e:	89a3      	ldrh	r3, [r4, #12]
 8016b50:	059b      	lsls	r3, r3, #22
 8016b52:	d4e1      	bmi.n	8016b18 <_fflush_r+0xc>
 8016b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016b56:	f7fe feef 	bl	8015938 <__retarget_lock_release_recursive>
 8016b5a:	e7dd      	b.n	8016b18 <_fflush_r+0xc>

08016b5c <__assert_func>:
 8016b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016b5e:	4614      	mov	r4, r2
 8016b60:	461a      	mov	r2, r3
 8016b62:	4b09      	ldr	r3, [pc, #36]	@ (8016b88 <__assert_func+0x2c>)
 8016b64:	681b      	ldr	r3, [r3, #0]
 8016b66:	4605      	mov	r5, r0
 8016b68:	68d8      	ldr	r0, [r3, #12]
 8016b6a:	b14c      	cbz	r4, 8016b80 <__assert_func+0x24>
 8016b6c:	4b07      	ldr	r3, [pc, #28]	@ (8016b8c <__assert_func+0x30>)
 8016b6e:	9100      	str	r1, [sp, #0]
 8016b70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016b74:	4906      	ldr	r1, [pc, #24]	@ (8016b90 <__assert_func+0x34>)
 8016b76:	462b      	mov	r3, r5
 8016b78:	f000 f822 	bl	8016bc0 <fiprintf>
 8016b7c:	f000 f832 	bl	8016be4 <abort>
 8016b80:	4b04      	ldr	r3, [pc, #16]	@ (8016b94 <__assert_func+0x38>)
 8016b82:	461c      	mov	r4, r3
 8016b84:	e7f3      	b.n	8016b6e <__assert_func+0x12>
 8016b86:	bf00      	nop
 8016b88:	200001a8 	.word	0x200001a8
 8016b8c:	08017673 	.word	0x08017673
 8016b90:	08017680 	.word	0x08017680
 8016b94:	080176ae 	.word	0x080176ae

08016b98 <_calloc_r>:
 8016b98:	b570      	push	{r4, r5, r6, lr}
 8016b9a:	fba1 5402 	umull	r5, r4, r1, r2
 8016b9e:	b934      	cbnz	r4, 8016bae <_calloc_r+0x16>
 8016ba0:	4629      	mov	r1, r5
 8016ba2:	f7fd fe2f 	bl	8014804 <_malloc_r>
 8016ba6:	4606      	mov	r6, r0
 8016ba8:	b928      	cbnz	r0, 8016bb6 <_calloc_r+0x1e>
 8016baa:	4630      	mov	r0, r6
 8016bac:	bd70      	pop	{r4, r5, r6, pc}
 8016bae:	220c      	movs	r2, #12
 8016bb0:	6002      	str	r2, [r0, #0]
 8016bb2:	2600      	movs	r6, #0
 8016bb4:	e7f9      	b.n	8016baa <_calloc_r+0x12>
 8016bb6:	462a      	mov	r2, r5
 8016bb8:	4621      	mov	r1, r4
 8016bba:	f7fe fdc2 	bl	8015742 <memset>
 8016bbe:	e7f4      	b.n	8016baa <_calloc_r+0x12>

08016bc0 <fiprintf>:
 8016bc0:	b40e      	push	{r1, r2, r3}
 8016bc2:	b503      	push	{r0, r1, lr}
 8016bc4:	4601      	mov	r1, r0
 8016bc6:	ab03      	add	r3, sp, #12
 8016bc8:	4805      	ldr	r0, [pc, #20]	@ (8016be0 <fiprintf+0x20>)
 8016bca:	f853 2b04 	ldr.w	r2, [r3], #4
 8016bce:	6800      	ldr	r0, [r0, #0]
 8016bd0:	9301      	str	r3, [sp, #4]
 8016bd2:	f000 f837 	bl	8016c44 <_vfiprintf_r>
 8016bd6:	b002      	add	sp, #8
 8016bd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8016bdc:	b003      	add	sp, #12
 8016bde:	4770      	bx	lr
 8016be0:	200001a8 	.word	0x200001a8

08016be4 <abort>:
 8016be4:	b508      	push	{r3, lr}
 8016be6:	2006      	movs	r0, #6
 8016be8:	f000 fb8c 	bl	8017304 <raise>
 8016bec:	2001      	movs	r0, #1
 8016bee:	f7eb feab 	bl	8002948 <_exit>

08016bf2 <__sfputc_r>:
 8016bf2:	6893      	ldr	r3, [r2, #8]
 8016bf4:	3b01      	subs	r3, #1
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	b410      	push	{r4}
 8016bfa:	6093      	str	r3, [r2, #8]
 8016bfc:	da08      	bge.n	8016c10 <__sfputc_r+0x1e>
 8016bfe:	6994      	ldr	r4, [r2, #24]
 8016c00:	42a3      	cmp	r3, r4
 8016c02:	db01      	blt.n	8016c08 <__sfputc_r+0x16>
 8016c04:	290a      	cmp	r1, #10
 8016c06:	d103      	bne.n	8016c10 <__sfputc_r+0x1e>
 8016c08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c0c:	f000 babe 	b.w	801718c <__swbuf_r>
 8016c10:	6813      	ldr	r3, [r2, #0]
 8016c12:	1c58      	adds	r0, r3, #1
 8016c14:	6010      	str	r0, [r2, #0]
 8016c16:	7019      	strb	r1, [r3, #0]
 8016c18:	4608      	mov	r0, r1
 8016c1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c1e:	4770      	bx	lr

08016c20 <__sfputs_r>:
 8016c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c22:	4606      	mov	r6, r0
 8016c24:	460f      	mov	r7, r1
 8016c26:	4614      	mov	r4, r2
 8016c28:	18d5      	adds	r5, r2, r3
 8016c2a:	42ac      	cmp	r4, r5
 8016c2c:	d101      	bne.n	8016c32 <__sfputs_r+0x12>
 8016c2e:	2000      	movs	r0, #0
 8016c30:	e007      	b.n	8016c42 <__sfputs_r+0x22>
 8016c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c36:	463a      	mov	r2, r7
 8016c38:	4630      	mov	r0, r6
 8016c3a:	f7ff ffda 	bl	8016bf2 <__sfputc_r>
 8016c3e:	1c43      	adds	r3, r0, #1
 8016c40:	d1f3      	bne.n	8016c2a <__sfputs_r+0xa>
 8016c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016c44 <_vfiprintf_r>:
 8016c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c48:	460d      	mov	r5, r1
 8016c4a:	b09d      	sub	sp, #116	@ 0x74
 8016c4c:	4614      	mov	r4, r2
 8016c4e:	4698      	mov	r8, r3
 8016c50:	4606      	mov	r6, r0
 8016c52:	b118      	cbz	r0, 8016c5c <_vfiprintf_r+0x18>
 8016c54:	6a03      	ldr	r3, [r0, #32]
 8016c56:	b90b      	cbnz	r3, 8016c5c <_vfiprintf_r+0x18>
 8016c58:	f7fe fcfa 	bl	8015650 <__sinit>
 8016c5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016c5e:	07d9      	lsls	r1, r3, #31
 8016c60:	d405      	bmi.n	8016c6e <_vfiprintf_r+0x2a>
 8016c62:	89ab      	ldrh	r3, [r5, #12]
 8016c64:	059a      	lsls	r2, r3, #22
 8016c66:	d402      	bmi.n	8016c6e <_vfiprintf_r+0x2a>
 8016c68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016c6a:	f7fe fe64 	bl	8015936 <__retarget_lock_acquire_recursive>
 8016c6e:	89ab      	ldrh	r3, [r5, #12]
 8016c70:	071b      	lsls	r3, r3, #28
 8016c72:	d501      	bpl.n	8016c78 <_vfiprintf_r+0x34>
 8016c74:	692b      	ldr	r3, [r5, #16]
 8016c76:	b99b      	cbnz	r3, 8016ca0 <_vfiprintf_r+0x5c>
 8016c78:	4629      	mov	r1, r5
 8016c7a:	4630      	mov	r0, r6
 8016c7c:	f000 fac4 	bl	8017208 <__swsetup_r>
 8016c80:	b170      	cbz	r0, 8016ca0 <_vfiprintf_r+0x5c>
 8016c82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016c84:	07dc      	lsls	r4, r3, #31
 8016c86:	d504      	bpl.n	8016c92 <_vfiprintf_r+0x4e>
 8016c88:	f04f 30ff 	mov.w	r0, #4294967295
 8016c8c:	b01d      	add	sp, #116	@ 0x74
 8016c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c92:	89ab      	ldrh	r3, [r5, #12]
 8016c94:	0598      	lsls	r0, r3, #22
 8016c96:	d4f7      	bmi.n	8016c88 <_vfiprintf_r+0x44>
 8016c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016c9a:	f7fe fe4d 	bl	8015938 <__retarget_lock_release_recursive>
 8016c9e:	e7f3      	b.n	8016c88 <_vfiprintf_r+0x44>
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8016ca4:	2320      	movs	r3, #32
 8016ca6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016caa:	f8cd 800c 	str.w	r8, [sp, #12]
 8016cae:	2330      	movs	r3, #48	@ 0x30
 8016cb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016e60 <_vfiprintf_r+0x21c>
 8016cb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016cb8:	f04f 0901 	mov.w	r9, #1
 8016cbc:	4623      	mov	r3, r4
 8016cbe:	469a      	mov	sl, r3
 8016cc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016cc4:	b10a      	cbz	r2, 8016cca <_vfiprintf_r+0x86>
 8016cc6:	2a25      	cmp	r2, #37	@ 0x25
 8016cc8:	d1f9      	bne.n	8016cbe <_vfiprintf_r+0x7a>
 8016cca:	ebba 0b04 	subs.w	fp, sl, r4
 8016cce:	d00b      	beq.n	8016ce8 <_vfiprintf_r+0xa4>
 8016cd0:	465b      	mov	r3, fp
 8016cd2:	4622      	mov	r2, r4
 8016cd4:	4629      	mov	r1, r5
 8016cd6:	4630      	mov	r0, r6
 8016cd8:	f7ff ffa2 	bl	8016c20 <__sfputs_r>
 8016cdc:	3001      	adds	r0, #1
 8016cde:	f000 80a7 	beq.w	8016e30 <_vfiprintf_r+0x1ec>
 8016ce2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016ce4:	445a      	add	r2, fp
 8016ce6:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	f000 809f 	beq.w	8016e30 <_vfiprintf_r+0x1ec>
 8016cf2:	2300      	movs	r3, #0
 8016cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8016cf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016cfc:	f10a 0a01 	add.w	sl, sl, #1
 8016d00:	9304      	str	r3, [sp, #16]
 8016d02:	9307      	str	r3, [sp, #28]
 8016d04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016d08:	931a      	str	r3, [sp, #104]	@ 0x68
 8016d0a:	4654      	mov	r4, sl
 8016d0c:	2205      	movs	r2, #5
 8016d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d12:	4853      	ldr	r0, [pc, #332]	@ (8016e60 <_vfiprintf_r+0x21c>)
 8016d14:	f7e9 fa5c 	bl	80001d0 <memchr>
 8016d18:	9a04      	ldr	r2, [sp, #16]
 8016d1a:	b9d8      	cbnz	r0, 8016d54 <_vfiprintf_r+0x110>
 8016d1c:	06d1      	lsls	r1, r2, #27
 8016d1e:	bf44      	itt	mi
 8016d20:	2320      	movmi	r3, #32
 8016d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d26:	0713      	lsls	r3, r2, #28
 8016d28:	bf44      	itt	mi
 8016d2a:	232b      	movmi	r3, #43	@ 0x2b
 8016d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d30:	f89a 3000 	ldrb.w	r3, [sl]
 8016d34:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d36:	d015      	beq.n	8016d64 <_vfiprintf_r+0x120>
 8016d38:	9a07      	ldr	r2, [sp, #28]
 8016d3a:	4654      	mov	r4, sl
 8016d3c:	2000      	movs	r0, #0
 8016d3e:	f04f 0c0a 	mov.w	ip, #10
 8016d42:	4621      	mov	r1, r4
 8016d44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d48:	3b30      	subs	r3, #48	@ 0x30
 8016d4a:	2b09      	cmp	r3, #9
 8016d4c:	d94b      	bls.n	8016de6 <_vfiprintf_r+0x1a2>
 8016d4e:	b1b0      	cbz	r0, 8016d7e <_vfiprintf_r+0x13a>
 8016d50:	9207      	str	r2, [sp, #28]
 8016d52:	e014      	b.n	8016d7e <_vfiprintf_r+0x13a>
 8016d54:	eba0 0308 	sub.w	r3, r0, r8
 8016d58:	fa09 f303 	lsl.w	r3, r9, r3
 8016d5c:	4313      	orrs	r3, r2
 8016d5e:	9304      	str	r3, [sp, #16]
 8016d60:	46a2      	mov	sl, r4
 8016d62:	e7d2      	b.n	8016d0a <_vfiprintf_r+0xc6>
 8016d64:	9b03      	ldr	r3, [sp, #12]
 8016d66:	1d19      	adds	r1, r3, #4
 8016d68:	681b      	ldr	r3, [r3, #0]
 8016d6a:	9103      	str	r1, [sp, #12]
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	bfbb      	ittet	lt
 8016d70:	425b      	neglt	r3, r3
 8016d72:	f042 0202 	orrlt.w	r2, r2, #2
 8016d76:	9307      	strge	r3, [sp, #28]
 8016d78:	9307      	strlt	r3, [sp, #28]
 8016d7a:	bfb8      	it	lt
 8016d7c:	9204      	strlt	r2, [sp, #16]
 8016d7e:	7823      	ldrb	r3, [r4, #0]
 8016d80:	2b2e      	cmp	r3, #46	@ 0x2e
 8016d82:	d10a      	bne.n	8016d9a <_vfiprintf_r+0x156>
 8016d84:	7863      	ldrb	r3, [r4, #1]
 8016d86:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d88:	d132      	bne.n	8016df0 <_vfiprintf_r+0x1ac>
 8016d8a:	9b03      	ldr	r3, [sp, #12]
 8016d8c:	1d1a      	adds	r2, r3, #4
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	9203      	str	r2, [sp, #12]
 8016d92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016d96:	3402      	adds	r4, #2
 8016d98:	9305      	str	r3, [sp, #20]
 8016d9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016e70 <_vfiprintf_r+0x22c>
 8016d9e:	7821      	ldrb	r1, [r4, #0]
 8016da0:	2203      	movs	r2, #3
 8016da2:	4650      	mov	r0, sl
 8016da4:	f7e9 fa14 	bl	80001d0 <memchr>
 8016da8:	b138      	cbz	r0, 8016dba <_vfiprintf_r+0x176>
 8016daa:	9b04      	ldr	r3, [sp, #16]
 8016dac:	eba0 000a 	sub.w	r0, r0, sl
 8016db0:	2240      	movs	r2, #64	@ 0x40
 8016db2:	4082      	lsls	r2, r0
 8016db4:	4313      	orrs	r3, r2
 8016db6:	3401      	adds	r4, #1
 8016db8:	9304      	str	r3, [sp, #16]
 8016dba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016dbe:	4829      	ldr	r0, [pc, #164]	@ (8016e64 <_vfiprintf_r+0x220>)
 8016dc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016dc4:	2206      	movs	r2, #6
 8016dc6:	f7e9 fa03 	bl	80001d0 <memchr>
 8016dca:	2800      	cmp	r0, #0
 8016dcc:	d03f      	beq.n	8016e4e <_vfiprintf_r+0x20a>
 8016dce:	4b26      	ldr	r3, [pc, #152]	@ (8016e68 <_vfiprintf_r+0x224>)
 8016dd0:	bb1b      	cbnz	r3, 8016e1a <_vfiprintf_r+0x1d6>
 8016dd2:	9b03      	ldr	r3, [sp, #12]
 8016dd4:	3307      	adds	r3, #7
 8016dd6:	f023 0307 	bic.w	r3, r3, #7
 8016dda:	3308      	adds	r3, #8
 8016ddc:	9303      	str	r3, [sp, #12]
 8016dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016de0:	443b      	add	r3, r7
 8016de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8016de4:	e76a      	b.n	8016cbc <_vfiprintf_r+0x78>
 8016de6:	fb0c 3202 	mla	r2, ip, r2, r3
 8016dea:	460c      	mov	r4, r1
 8016dec:	2001      	movs	r0, #1
 8016dee:	e7a8      	b.n	8016d42 <_vfiprintf_r+0xfe>
 8016df0:	2300      	movs	r3, #0
 8016df2:	3401      	adds	r4, #1
 8016df4:	9305      	str	r3, [sp, #20]
 8016df6:	4619      	mov	r1, r3
 8016df8:	f04f 0c0a 	mov.w	ip, #10
 8016dfc:	4620      	mov	r0, r4
 8016dfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016e02:	3a30      	subs	r2, #48	@ 0x30
 8016e04:	2a09      	cmp	r2, #9
 8016e06:	d903      	bls.n	8016e10 <_vfiprintf_r+0x1cc>
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	d0c6      	beq.n	8016d9a <_vfiprintf_r+0x156>
 8016e0c:	9105      	str	r1, [sp, #20]
 8016e0e:	e7c4      	b.n	8016d9a <_vfiprintf_r+0x156>
 8016e10:	fb0c 2101 	mla	r1, ip, r1, r2
 8016e14:	4604      	mov	r4, r0
 8016e16:	2301      	movs	r3, #1
 8016e18:	e7f0      	b.n	8016dfc <_vfiprintf_r+0x1b8>
 8016e1a:	ab03      	add	r3, sp, #12
 8016e1c:	9300      	str	r3, [sp, #0]
 8016e1e:	462a      	mov	r2, r5
 8016e20:	4b12      	ldr	r3, [pc, #72]	@ (8016e6c <_vfiprintf_r+0x228>)
 8016e22:	a904      	add	r1, sp, #16
 8016e24:	4630      	mov	r0, r6
 8016e26:	f3af 8000 	nop.w
 8016e2a:	4607      	mov	r7, r0
 8016e2c:	1c78      	adds	r0, r7, #1
 8016e2e:	d1d6      	bne.n	8016dde <_vfiprintf_r+0x19a>
 8016e30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016e32:	07d9      	lsls	r1, r3, #31
 8016e34:	d405      	bmi.n	8016e42 <_vfiprintf_r+0x1fe>
 8016e36:	89ab      	ldrh	r3, [r5, #12]
 8016e38:	059a      	lsls	r2, r3, #22
 8016e3a:	d402      	bmi.n	8016e42 <_vfiprintf_r+0x1fe>
 8016e3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016e3e:	f7fe fd7b 	bl	8015938 <__retarget_lock_release_recursive>
 8016e42:	89ab      	ldrh	r3, [r5, #12]
 8016e44:	065b      	lsls	r3, r3, #25
 8016e46:	f53f af1f 	bmi.w	8016c88 <_vfiprintf_r+0x44>
 8016e4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016e4c:	e71e      	b.n	8016c8c <_vfiprintf_r+0x48>
 8016e4e:	ab03      	add	r3, sp, #12
 8016e50:	9300      	str	r3, [sp, #0]
 8016e52:	462a      	mov	r2, r5
 8016e54:	4b05      	ldr	r3, [pc, #20]	@ (8016e6c <_vfiprintf_r+0x228>)
 8016e56:	a904      	add	r1, sp, #16
 8016e58:	4630      	mov	r0, r6
 8016e5a:	f000 f879 	bl	8016f50 <_printf_i>
 8016e5e:	e7e4      	b.n	8016e2a <_vfiprintf_r+0x1e6>
 8016e60:	080176af 	.word	0x080176af
 8016e64:	080176b9 	.word	0x080176b9
 8016e68:	00000000 	.word	0x00000000
 8016e6c:	08016c21 	.word	0x08016c21
 8016e70:	080176b5 	.word	0x080176b5

08016e74 <_printf_common>:
 8016e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e78:	4616      	mov	r6, r2
 8016e7a:	4698      	mov	r8, r3
 8016e7c:	688a      	ldr	r2, [r1, #8]
 8016e7e:	690b      	ldr	r3, [r1, #16]
 8016e80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016e84:	4293      	cmp	r3, r2
 8016e86:	bfb8      	it	lt
 8016e88:	4613      	movlt	r3, r2
 8016e8a:	6033      	str	r3, [r6, #0]
 8016e8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016e90:	4607      	mov	r7, r0
 8016e92:	460c      	mov	r4, r1
 8016e94:	b10a      	cbz	r2, 8016e9a <_printf_common+0x26>
 8016e96:	3301      	adds	r3, #1
 8016e98:	6033      	str	r3, [r6, #0]
 8016e9a:	6823      	ldr	r3, [r4, #0]
 8016e9c:	0699      	lsls	r1, r3, #26
 8016e9e:	bf42      	ittt	mi
 8016ea0:	6833      	ldrmi	r3, [r6, #0]
 8016ea2:	3302      	addmi	r3, #2
 8016ea4:	6033      	strmi	r3, [r6, #0]
 8016ea6:	6825      	ldr	r5, [r4, #0]
 8016ea8:	f015 0506 	ands.w	r5, r5, #6
 8016eac:	d106      	bne.n	8016ebc <_printf_common+0x48>
 8016eae:	f104 0a19 	add.w	sl, r4, #25
 8016eb2:	68e3      	ldr	r3, [r4, #12]
 8016eb4:	6832      	ldr	r2, [r6, #0]
 8016eb6:	1a9b      	subs	r3, r3, r2
 8016eb8:	42ab      	cmp	r3, r5
 8016eba:	dc26      	bgt.n	8016f0a <_printf_common+0x96>
 8016ebc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016ec0:	6822      	ldr	r2, [r4, #0]
 8016ec2:	3b00      	subs	r3, #0
 8016ec4:	bf18      	it	ne
 8016ec6:	2301      	movne	r3, #1
 8016ec8:	0692      	lsls	r2, r2, #26
 8016eca:	d42b      	bmi.n	8016f24 <_printf_common+0xb0>
 8016ecc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016ed0:	4641      	mov	r1, r8
 8016ed2:	4638      	mov	r0, r7
 8016ed4:	47c8      	blx	r9
 8016ed6:	3001      	adds	r0, #1
 8016ed8:	d01e      	beq.n	8016f18 <_printf_common+0xa4>
 8016eda:	6823      	ldr	r3, [r4, #0]
 8016edc:	6922      	ldr	r2, [r4, #16]
 8016ede:	f003 0306 	and.w	r3, r3, #6
 8016ee2:	2b04      	cmp	r3, #4
 8016ee4:	bf02      	ittt	eq
 8016ee6:	68e5      	ldreq	r5, [r4, #12]
 8016ee8:	6833      	ldreq	r3, [r6, #0]
 8016eea:	1aed      	subeq	r5, r5, r3
 8016eec:	68a3      	ldr	r3, [r4, #8]
 8016eee:	bf0c      	ite	eq
 8016ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016ef4:	2500      	movne	r5, #0
 8016ef6:	4293      	cmp	r3, r2
 8016ef8:	bfc4      	itt	gt
 8016efa:	1a9b      	subgt	r3, r3, r2
 8016efc:	18ed      	addgt	r5, r5, r3
 8016efe:	2600      	movs	r6, #0
 8016f00:	341a      	adds	r4, #26
 8016f02:	42b5      	cmp	r5, r6
 8016f04:	d11a      	bne.n	8016f3c <_printf_common+0xc8>
 8016f06:	2000      	movs	r0, #0
 8016f08:	e008      	b.n	8016f1c <_printf_common+0xa8>
 8016f0a:	2301      	movs	r3, #1
 8016f0c:	4652      	mov	r2, sl
 8016f0e:	4641      	mov	r1, r8
 8016f10:	4638      	mov	r0, r7
 8016f12:	47c8      	blx	r9
 8016f14:	3001      	adds	r0, #1
 8016f16:	d103      	bne.n	8016f20 <_printf_common+0xac>
 8016f18:	f04f 30ff 	mov.w	r0, #4294967295
 8016f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f20:	3501      	adds	r5, #1
 8016f22:	e7c6      	b.n	8016eb2 <_printf_common+0x3e>
 8016f24:	18e1      	adds	r1, r4, r3
 8016f26:	1c5a      	adds	r2, r3, #1
 8016f28:	2030      	movs	r0, #48	@ 0x30
 8016f2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016f2e:	4422      	add	r2, r4
 8016f30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016f34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016f38:	3302      	adds	r3, #2
 8016f3a:	e7c7      	b.n	8016ecc <_printf_common+0x58>
 8016f3c:	2301      	movs	r3, #1
 8016f3e:	4622      	mov	r2, r4
 8016f40:	4641      	mov	r1, r8
 8016f42:	4638      	mov	r0, r7
 8016f44:	47c8      	blx	r9
 8016f46:	3001      	adds	r0, #1
 8016f48:	d0e6      	beq.n	8016f18 <_printf_common+0xa4>
 8016f4a:	3601      	adds	r6, #1
 8016f4c:	e7d9      	b.n	8016f02 <_printf_common+0x8e>
	...

08016f50 <_printf_i>:
 8016f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016f54:	7e0f      	ldrb	r7, [r1, #24]
 8016f56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016f58:	2f78      	cmp	r7, #120	@ 0x78
 8016f5a:	4691      	mov	r9, r2
 8016f5c:	4680      	mov	r8, r0
 8016f5e:	460c      	mov	r4, r1
 8016f60:	469a      	mov	sl, r3
 8016f62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016f66:	d807      	bhi.n	8016f78 <_printf_i+0x28>
 8016f68:	2f62      	cmp	r7, #98	@ 0x62
 8016f6a:	d80a      	bhi.n	8016f82 <_printf_i+0x32>
 8016f6c:	2f00      	cmp	r7, #0
 8016f6e:	f000 80d1 	beq.w	8017114 <_printf_i+0x1c4>
 8016f72:	2f58      	cmp	r7, #88	@ 0x58
 8016f74:	f000 80b8 	beq.w	80170e8 <_printf_i+0x198>
 8016f78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016f7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016f80:	e03a      	b.n	8016ff8 <_printf_i+0xa8>
 8016f82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016f86:	2b15      	cmp	r3, #21
 8016f88:	d8f6      	bhi.n	8016f78 <_printf_i+0x28>
 8016f8a:	a101      	add	r1, pc, #4	@ (adr r1, 8016f90 <_printf_i+0x40>)
 8016f8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016f90:	08016fe9 	.word	0x08016fe9
 8016f94:	08016ffd 	.word	0x08016ffd
 8016f98:	08016f79 	.word	0x08016f79
 8016f9c:	08016f79 	.word	0x08016f79
 8016fa0:	08016f79 	.word	0x08016f79
 8016fa4:	08016f79 	.word	0x08016f79
 8016fa8:	08016ffd 	.word	0x08016ffd
 8016fac:	08016f79 	.word	0x08016f79
 8016fb0:	08016f79 	.word	0x08016f79
 8016fb4:	08016f79 	.word	0x08016f79
 8016fb8:	08016f79 	.word	0x08016f79
 8016fbc:	080170fb 	.word	0x080170fb
 8016fc0:	08017027 	.word	0x08017027
 8016fc4:	080170b5 	.word	0x080170b5
 8016fc8:	08016f79 	.word	0x08016f79
 8016fcc:	08016f79 	.word	0x08016f79
 8016fd0:	0801711d 	.word	0x0801711d
 8016fd4:	08016f79 	.word	0x08016f79
 8016fd8:	08017027 	.word	0x08017027
 8016fdc:	08016f79 	.word	0x08016f79
 8016fe0:	08016f79 	.word	0x08016f79
 8016fe4:	080170bd 	.word	0x080170bd
 8016fe8:	6833      	ldr	r3, [r6, #0]
 8016fea:	1d1a      	adds	r2, r3, #4
 8016fec:	681b      	ldr	r3, [r3, #0]
 8016fee:	6032      	str	r2, [r6, #0]
 8016ff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016ff4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016ff8:	2301      	movs	r3, #1
 8016ffa:	e09c      	b.n	8017136 <_printf_i+0x1e6>
 8016ffc:	6833      	ldr	r3, [r6, #0]
 8016ffe:	6820      	ldr	r0, [r4, #0]
 8017000:	1d19      	adds	r1, r3, #4
 8017002:	6031      	str	r1, [r6, #0]
 8017004:	0606      	lsls	r6, r0, #24
 8017006:	d501      	bpl.n	801700c <_printf_i+0xbc>
 8017008:	681d      	ldr	r5, [r3, #0]
 801700a:	e003      	b.n	8017014 <_printf_i+0xc4>
 801700c:	0645      	lsls	r5, r0, #25
 801700e:	d5fb      	bpl.n	8017008 <_printf_i+0xb8>
 8017010:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017014:	2d00      	cmp	r5, #0
 8017016:	da03      	bge.n	8017020 <_printf_i+0xd0>
 8017018:	232d      	movs	r3, #45	@ 0x2d
 801701a:	426d      	negs	r5, r5
 801701c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017020:	4858      	ldr	r0, [pc, #352]	@ (8017184 <_printf_i+0x234>)
 8017022:	230a      	movs	r3, #10
 8017024:	e011      	b.n	801704a <_printf_i+0xfa>
 8017026:	6821      	ldr	r1, [r4, #0]
 8017028:	6833      	ldr	r3, [r6, #0]
 801702a:	0608      	lsls	r0, r1, #24
 801702c:	f853 5b04 	ldr.w	r5, [r3], #4
 8017030:	d402      	bmi.n	8017038 <_printf_i+0xe8>
 8017032:	0649      	lsls	r1, r1, #25
 8017034:	bf48      	it	mi
 8017036:	b2ad      	uxthmi	r5, r5
 8017038:	2f6f      	cmp	r7, #111	@ 0x6f
 801703a:	4852      	ldr	r0, [pc, #328]	@ (8017184 <_printf_i+0x234>)
 801703c:	6033      	str	r3, [r6, #0]
 801703e:	bf14      	ite	ne
 8017040:	230a      	movne	r3, #10
 8017042:	2308      	moveq	r3, #8
 8017044:	2100      	movs	r1, #0
 8017046:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801704a:	6866      	ldr	r6, [r4, #4]
 801704c:	60a6      	str	r6, [r4, #8]
 801704e:	2e00      	cmp	r6, #0
 8017050:	db05      	blt.n	801705e <_printf_i+0x10e>
 8017052:	6821      	ldr	r1, [r4, #0]
 8017054:	432e      	orrs	r6, r5
 8017056:	f021 0104 	bic.w	r1, r1, #4
 801705a:	6021      	str	r1, [r4, #0]
 801705c:	d04b      	beq.n	80170f6 <_printf_i+0x1a6>
 801705e:	4616      	mov	r6, r2
 8017060:	fbb5 f1f3 	udiv	r1, r5, r3
 8017064:	fb03 5711 	mls	r7, r3, r1, r5
 8017068:	5dc7      	ldrb	r7, [r0, r7]
 801706a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801706e:	462f      	mov	r7, r5
 8017070:	42bb      	cmp	r3, r7
 8017072:	460d      	mov	r5, r1
 8017074:	d9f4      	bls.n	8017060 <_printf_i+0x110>
 8017076:	2b08      	cmp	r3, #8
 8017078:	d10b      	bne.n	8017092 <_printf_i+0x142>
 801707a:	6823      	ldr	r3, [r4, #0]
 801707c:	07df      	lsls	r7, r3, #31
 801707e:	d508      	bpl.n	8017092 <_printf_i+0x142>
 8017080:	6923      	ldr	r3, [r4, #16]
 8017082:	6861      	ldr	r1, [r4, #4]
 8017084:	4299      	cmp	r1, r3
 8017086:	bfde      	ittt	le
 8017088:	2330      	movle	r3, #48	@ 0x30
 801708a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801708e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017092:	1b92      	subs	r2, r2, r6
 8017094:	6122      	str	r2, [r4, #16]
 8017096:	f8cd a000 	str.w	sl, [sp]
 801709a:	464b      	mov	r3, r9
 801709c:	aa03      	add	r2, sp, #12
 801709e:	4621      	mov	r1, r4
 80170a0:	4640      	mov	r0, r8
 80170a2:	f7ff fee7 	bl	8016e74 <_printf_common>
 80170a6:	3001      	adds	r0, #1
 80170a8:	d14a      	bne.n	8017140 <_printf_i+0x1f0>
 80170aa:	f04f 30ff 	mov.w	r0, #4294967295
 80170ae:	b004      	add	sp, #16
 80170b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80170b4:	6823      	ldr	r3, [r4, #0]
 80170b6:	f043 0320 	orr.w	r3, r3, #32
 80170ba:	6023      	str	r3, [r4, #0]
 80170bc:	4832      	ldr	r0, [pc, #200]	@ (8017188 <_printf_i+0x238>)
 80170be:	2778      	movs	r7, #120	@ 0x78
 80170c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80170c4:	6823      	ldr	r3, [r4, #0]
 80170c6:	6831      	ldr	r1, [r6, #0]
 80170c8:	061f      	lsls	r7, r3, #24
 80170ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80170ce:	d402      	bmi.n	80170d6 <_printf_i+0x186>
 80170d0:	065f      	lsls	r7, r3, #25
 80170d2:	bf48      	it	mi
 80170d4:	b2ad      	uxthmi	r5, r5
 80170d6:	6031      	str	r1, [r6, #0]
 80170d8:	07d9      	lsls	r1, r3, #31
 80170da:	bf44      	itt	mi
 80170dc:	f043 0320 	orrmi.w	r3, r3, #32
 80170e0:	6023      	strmi	r3, [r4, #0]
 80170e2:	b11d      	cbz	r5, 80170ec <_printf_i+0x19c>
 80170e4:	2310      	movs	r3, #16
 80170e6:	e7ad      	b.n	8017044 <_printf_i+0xf4>
 80170e8:	4826      	ldr	r0, [pc, #152]	@ (8017184 <_printf_i+0x234>)
 80170ea:	e7e9      	b.n	80170c0 <_printf_i+0x170>
 80170ec:	6823      	ldr	r3, [r4, #0]
 80170ee:	f023 0320 	bic.w	r3, r3, #32
 80170f2:	6023      	str	r3, [r4, #0]
 80170f4:	e7f6      	b.n	80170e4 <_printf_i+0x194>
 80170f6:	4616      	mov	r6, r2
 80170f8:	e7bd      	b.n	8017076 <_printf_i+0x126>
 80170fa:	6833      	ldr	r3, [r6, #0]
 80170fc:	6825      	ldr	r5, [r4, #0]
 80170fe:	6961      	ldr	r1, [r4, #20]
 8017100:	1d18      	adds	r0, r3, #4
 8017102:	6030      	str	r0, [r6, #0]
 8017104:	062e      	lsls	r6, r5, #24
 8017106:	681b      	ldr	r3, [r3, #0]
 8017108:	d501      	bpl.n	801710e <_printf_i+0x1be>
 801710a:	6019      	str	r1, [r3, #0]
 801710c:	e002      	b.n	8017114 <_printf_i+0x1c4>
 801710e:	0668      	lsls	r0, r5, #25
 8017110:	d5fb      	bpl.n	801710a <_printf_i+0x1ba>
 8017112:	8019      	strh	r1, [r3, #0]
 8017114:	2300      	movs	r3, #0
 8017116:	6123      	str	r3, [r4, #16]
 8017118:	4616      	mov	r6, r2
 801711a:	e7bc      	b.n	8017096 <_printf_i+0x146>
 801711c:	6833      	ldr	r3, [r6, #0]
 801711e:	1d1a      	adds	r2, r3, #4
 8017120:	6032      	str	r2, [r6, #0]
 8017122:	681e      	ldr	r6, [r3, #0]
 8017124:	6862      	ldr	r2, [r4, #4]
 8017126:	2100      	movs	r1, #0
 8017128:	4630      	mov	r0, r6
 801712a:	f7e9 f851 	bl	80001d0 <memchr>
 801712e:	b108      	cbz	r0, 8017134 <_printf_i+0x1e4>
 8017130:	1b80      	subs	r0, r0, r6
 8017132:	6060      	str	r0, [r4, #4]
 8017134:	6863      	ldr	r3, [r4, #4]
 8017136:	6123      	str	r3, [r4, #16]
 8017138:	2300      	movs	r3, #0
 801713a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801713e:	e7aa      	b.n	8017096 <_printf_i+0x146>
 8017140:	6923      	ldr	r3, [r4, #16]
 8017142:	4632      	mov	r2, r6
 8017144:	4649      	mov	r1, r9
 8017146:	4640      	mov	r0, r8
 8017148:	47d0      	blx	sl
 801714a:	3001      	adds	r0, #1
 801714c:	d0ad      	beq.n	80170aa <_printf_i+0x15a>
 801714e:	6823      	ldr	r3, [r4, #0]
 8017150:	079b      	lsls	r3, r3, #30
 8017152:	d413      	bmi.n	801717c <_printf_i+0x22c>
 8017154:	68e0      	ldr	r0, [r4, #12]
 8017156:	9b03      	ldr	r3, [sp, #12]
 8017158:	4298      	cmp	r0, r3
 801715a:	bfb8      	it	lt
 801715c:	4618      	movlt	r0, r3
 801715e:	e7a6      	b.n	80170ae <_printf_i+0x15e>
 8017160:	2301      	movs	r3, #1
 8017162:	4632      	mov	r2, r6
 8017164:	4649      	mov	r1, r9
 8017166:	4640      	mov	r0, r8
 8017168:	47d0      	blx	sl
 801716a:	3001      	adds	r0, #1
 801716c:	d09d      	beq.n	80170aa <_printf_i+0x15a>
 801716e:	3501      	adds	r5, #1
 8017170:	68e3      	ldr	r3, [r4, #12]
 8017172:	9903      	ldr	r1, [sp, #12]
 8017174:	1a5b      	subs	r3, r3, r1
 8017176:	42ab      	cmp	r3, r5
 8017178:	dcf2      	bgt.n	8017160 <_printf_i+0x210>
 801717a:	e7eb      	b.n	8017154 <_printf_i+0x204>
 801717c:	2500      	movs	r5, #0
 801717e:	f104 0619 	add.w	r6, r4, #25
 8017182:	e7f5      	b.n	8017170 <_printf_i+0x220>
 8017184:	080176c0 	.word	0x080176c0
 8017188:	080176d1 	.word	0x080176d1

0801718c <__swbuf_r>:
 801718c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801718e:	460e      	mov	r6, r1
 8017190:	4614      	mov	r4, r2
 8017192:	4605      	mov	r5, r0
 8017194:	b118      	cbz	r0, 801719e <__swbuf_r+0x12>
 8017196:	6a03      	ldr	r3, [r0, #32]
 8017198:	b90b      	cbnz	r3, 801719e <__swbuf_r+0x12>
 801719a:	f7fe fa59 	bl	8015650 <__sinit>
 801719e:	69a3      	ldr	r3, [r4, #24]
 80171a0:	60a3      	str	r3, [r4, #8]
 80171a2:	89a3      	ldrh	r3, [r4, #12]
 80171a4:	071a      	lsls	r2, r3, #28
 80171a6:	d501      	bpl.n	80171ac <__swbuf_r+0x20>
 80171a8:	6923      	ldr	r3, [r4, #16]
 80171aa:	b943      	cbnz	r3, 80171be <__swbuf_r+0x32>
 80171ac:	4621      	mov	r1, r4
 80171ae:	4628      	mov	r0, r5
 80171b0:	f000 f82a 	bl	8017208 <__swsetup_r>
 80171b4:	b118      	cbz	r0, 80171be <__swbuf_r+0x32>
 80171b6:	f04f 37ff 	mov.w	r7, #4294967295
 80171ba:	4638      	mov	r0, r7
 80171bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80171be:	6823      	ldr	r3, [r4, #0]
 80171c0:	6922      	ldr	r2, [r4, #16]
 80171c2:	1a98      	subs	r0, r3, r2
 80171c4:	6963      	ldr	r3, [r4, #20]
 80171c6:	b2f6      	uxtb	r6, r6
 80171c8:	4283      	cmp	r3, r0
 80171ca:	4637      	mov	r7, r6
 80171cc:	dc05      	bgt.n	80171da <__swbuf_r+0x4e>
 80171ce:	4621      	mov	r1, r4
 80171d0:	4628      	mov	r0, r5
 80171d2:	f7ff fc9b 	bl	8016b0c <_fflush_r>
 80171d6:	2800      	cmp	r0, #0
 80171d8:	d1ed      	bne.n	80171b6 <__swbuf_r+0x2a>
 80171da:	68a3      	ldr	r3, [r4, #8]
 80171dc:	3b01      	subs	r3, #1
 80171de:	60a3      	str	r3, [r4, #8]
 80171e0:	6823      	ldr	r3, [r4, #0]
 80171e2:	1c5a      	adds	r2, r3, #1
 80171e4:	6022      	str	r2, [r4, #0]
 80171e6:	701e      	strb	r6, [r3, #0]
 80171e8:	6962      	ldr	r2, [r4, #20]
 80171ea:	1c43      	adds	r3, r0, #1
 80171ec:	429a      	cmp	r2, r3
 80171ee:	d004      	beq.n	80171fa <__swbuf_r+0x6e>
 80171f0:	89a3      	ldrh	r3, [r4, #12]
 80171f2:	07db      	lsls	r3, r3, #31
 80171f4:	d5e1      	bpl.n	80171ba <__swbuf_r+0x2e>
 80171f6:	2e0a      	cmp	r6, #10
 80171f8:	d1df      	bne.n	80171ba <__swbuf_r+0x2e>
 80171fa:	4621      	mov	r1, r4
 80171fc:	4628      	mov	r0, r5
 80171fe:	f7ff fc85 	bl	8016b0c <_fflush_r>
 8017202:	2800      	cmp	r0, #0
 8017204:	d0d9      	beq.n	80171ba <__swbuf_r+0x2e>
 8017206:	e7d6      	b.n	80171b6 <__swbuf_r+0x2a>

08017208 <__swsetup_r>:
 8017208:	b538      	push	{r3, r4, r5, lr}
 801720a:	4b29      	ldr	r3, [pc, #164]	@ (80172b0 <__swsetup_r+0xa8>)
 801720c:	4605      	mov	r5, r0
 801720e:	6818      	ldr	r0, [r3, #0]
 8017210:	460c      	mov	r4, r1
 8017212:	b118      	cbz	r0, 801721c <__swsetup_r+0x14>
 8017214:	6a03      	ldr	r3, [r0, #32]
 8017216:	b90b      	cbnz	r3, 801721c <__swsetup_r+0x14>
 8017218:	f7fe fa1a 	bl	8015650 <__sinit>
 801721c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017220:	0719      	lsls	r1, r3, #28
 8017222:	d422      	bmi.n	801726a <__swsetup_r+0x62>
 8017224:	06da      	lsls	r2, r3, #27
 8017226:	d407      	bmi.n	8017238 <__swsetup_r+0x30>
 8017228:	2209      	movs	r2, #9
 801722a:	602a      	str	r2, [r5, #0]
 801722c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017230:	81a3      	strh	r3, [r4, #12]
 8017232:	f04f 30ff 	mov.w	r0, #4294967295
 8017236:	e033      	b.n	80172a0 <__swsetup_r+0x98>
 8017238:	0758      	lsls	r0, r3, #29
 801723a:	d512      	bpl.n	8017262 <__swsetup_r+0x5a>
 801723c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801723e:	b141      	cbz	r1, 8017252 <__swsetup_r+0x4a>
 8017240:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017244:	4299      	cmp	r1, r3
 8017246:	d002      	beq.n	801724e <__swsetup_r+0x46>
 8017248:	4628      	mov	r0, r5
 801724a:	f7fe fb8d 	bl	8015968 <_free_r>
 801724e:	2300      	movs	r3, #0
 8017250:	6363      	str	r3, [r4, #52]	@ 0x34
 8017252:	89a3      	ldrh	r3, [r4, #12]
 8017254:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017258:	81a3      	strh	r3, [r4, #12]
 801725a:	2300      	movs	r3, #0
 801725c:	6063      	str	r3, [r4, #4]
 801725e:	6923      	ldr	r3, [r4, #16]
 8017260:	6023      	str	r3, [r4, #0]
 8017262:	89a3      	ldrh	r3, [r4, #12]
 8017264:	f043 0308 	orr.w	r3, r3, #8
 8017268:	81a3      	strh	r3, [r4, #12]
 801726a:	6923      	ldr	r3, [r4, #16]
 801726c:	b94b      	cbnz	r3, 8017282 <__swsetup_r+0x7a>
 801726e:	89a3      	ldrh	r3, [r4, #12]
 8017270:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017278:	d003      	beq.n	8017282 <__swsetup_r+0x7a>
 801727a:	4621      	mov	r1, r4
 801727c:	4628      	mov	r0, r5
 801727e:	f000 f883 	bl	8017388 <__smakebuf_r>
 8017282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017286:	f013 0201 	ands.w	r2, r3, #1
 801728a:	d00a      	beq.n	80172a2 <__swsetup_r+0x9a>
 801728c:	2200      	movs	r2, #0
 801728e:	60a2      	str	r2, [r4, #8]
 8017290:	6962      	ldr	r2, [r4, #20]
 8017292:	4252      	negs	r2, r2
 8017294:	61a2      	str	r2, [r4, #24]
 8017296:	6922      	ldr	r2, [r4, #16]
 8017298:	b942      	cbnz	r2, 80172ac <__swsetup_r+0xa4>
 801729a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801729e:	d1c5      	bne.n	801722c <__swsetup_r+0x24>
 80172a0:	bd38      	pop	{r3, r4, r5, pc}
 80172a2:	0799      	lsls	r1, r3, #30
 80172a4:	bf58      	it	pl
 80172a6:	6962      	ldrpl	r2, [r4, #20]
 80172a8:	60a2      	str	r2, [r4, #8]
 80172aa:	e7f4      	b.n	8017296 <__swsetup_r+0x8e>
 80172ac:	2000      	movs	r0, #0
 80172ae:	e7f7      	b.n	80172a0 <__swsetup_r+0x98>
 80172b0:	200001a8 	.word	0x200001a8

080172b4 <_raise_r>:
 80172b4:	291f      	cmp	r1, #31
 80172b6:	b538      	push	{r3, r4, r5, lr}
 80172b8:	4605      	mov	r5, r0
 80172ba:	460c      	mov	r4, r1
 80172bc:	d904      	bls.n	80172c8 <_raise_r+0x14>
 80172be:	2316      	movs	r3, #22
 80172c0:	6003      	str	r3, [r0, #0]
 80172c2:	f04f 30ff 	mov.w	r0, #4294967295
 80172c6:	bd38      	pop	{r3, r4, r5, pc}
 80172c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80172ca:	b112      	cbz	r2, 80172d2 <_raise_r+0x1e>
 80172cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80172d0:	b94b      	cbnz	r3, 80172e6 <_raise_r+0x32>
 80172d2:	4628      	mov	r0, r5
 80172d4:	f000 f830 	bl	8017338 <_getpid_r>
 80172d8:	4622      	mov	r2, r4
 80172da:	4601      	mov	r1, r0
 80172dc:	4628      	mov	r0, r5
 80172de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80172e2:	f000 b817 	b.w	8017314 <_kill_r>
 80172e6:	2b01      	cmp	r3, #1
 80172e8:	d00a      	beq.n	8017300 <_raise_r+0x4c>
 80172ea:	1c59      	adds	r1, r3, #1
 80172ec:	d103      	bne.n	80172f6 <_raise_r+0x42>
 80172ee:	2316      	movs	r3, #22
 80172f0:	6003      	str	r3, [r0, #0]
 80172f2:	2001      	movs	r0, #1
 80172f4:	e7e7      	b.n	80172c6 <_raise_r+0x12>
 80172f6:	2100      	movs	r1, #0
 80172f8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80172fc:	4620      	mov	r0, r4
 80172fe:	4798      	blx	r3
 8017300:	2000      	movs	r0, #0
 8017302:	e7e0      	b.n	80172c6 <_raise_r+0x12>

08017304 <raise>:
 8017304:	4b02      	ldr	r3, [pc, #8]	@ (8017310 <raise+0xc>)
 8017306:	4601      	mov	r1, r0
 8017308:	6818      	ldr	r0, [r3, #0]
 801730a:	f7ff bfd3 	b.w	80172b4 <_raise_r>
 801730e:	bf00      	nop
 8017310:	200001a8 	.word	0x200001a8

08017314 <_kill_r>:
 8017314:	b538      	push	{r3, r4, r5, lr}
 8017316:	4d07      	ldr	r5, [pc, #28]	@ (8017334 <_kill_r+0x20>)
 8017318:	2300      	movs	r3, #0
 801731a:	4604      	mov	r4, r0
 801731c:	4608      	mov	r0, r1
 801731e:	4611      	mov	r1, r2
 8017320:	602b      	str	r3, [r5, #0]
 8017322:	f7eb fb01 	bl	8002928 <_kill>
 8017326:	1c43      	adds	r3, r0, #1
 8017328:	d102      	bne.n	8017330 <_kill_r+0x1c>
 801732a:	682b      	ldr	r3, [r5, #0]
 801732c:	b103      	cbz	r3, 8017330 <_kill_r+0x1c>
 801732e:	6023      	str	r3, [r4, #0]
 8017330:	bd38      	pop	{r3, r4, r5, pc}
 8017332:	bf00      	nop
 8017334:	20006b78 	.word	0x20006b78

08017338 <_getpid_r>:
 8017338:	f7eb baee 	b.w	8002918 <_getpid>

0801733c <__swhatbuf_r>:
 801733c:	b570      	push	{r4, r5, r6, lr}
 801733e:	460c      	mov	r4, r1
 8017340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017344:	2900      	cmp	r1, #0
 8017346:	b096      	sub	sp, #88	@ 0x58
 8017348:	4615      	mov	r5, r2
 801734a:	461e      	mov	r6, r3
 801734c:	da0d      	bge.n	801736a <__swhatbuf_r+0x2e>
 801734e:	89a3      	ldrh	r3, [r4, #12]
 8017350:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017354:	f04f 0100 	mov.w	r1, #0
 8017358:	bf14      	ite	ne
 801735a:	2340      	movne	r3, #64	@ 0x40
 801735c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017360:	2000      	movs	r0, #0
 8017362:	6031      	str	r1, [r6, #0]
 8017364:	602b      	str	r3, [r5, #0]
 8017366:	b016      	add	sp, #88	@ 0x58
 8017368:	bd70      	pop	{r4, r5, r6, pc}
 801736a:	466a      	mov	r2, sp
 801736c:	f000 f848 	bl	8017400 <_fstat_r>
 8017370:	2800      	cmp	r0, #0
 8017372:	dbec      	blt.n	801734e <__swhatbuf_r+0x12>
 8017374:	9901      	ldr	r1, [sp, #4]
 8017376:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801737a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801737e:	4259      	negs	r1, r3
 8017380:	4159      	adcs	r1, r3
 8017382:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017386:	e7eb      	b.n	8017360 <__swhatbuf_r+0x24>

08017388 <__smakebuf_r>:
 8017388:	898b      	ldrh	r3, [r1, #12]
 801738a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801738c:	079d      	lsls	r5, r3, #30
 801738e:	4606      	mov	r6, r0
 8017390:	460c      	mov	r4, r1
 8017392:	d507      	bpl.n	80173a4 <__smakebuf_r+0x1c>
 8017394:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017398:	6023      	str	r3, [r4, #0]
 801739a:	6123      	str	r3, [r4, #16]
 801739c:	2301      	movs	r3, #1
 801739e:	6163      	str	r3, [r4, #20]
 80173a0:	b003      	add	sp, #12
 80173a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80173a4:	ab01      	add	r3, sp, #4
 80173a6:	466a      	mov	r2, sp
 80173a8:	f7ff ffc8 	bl	801733c <__swhatbuf_r>
 80173ac:	9f00      	ldr	r7, [sp, #0]
 80173ae:	4605      	mov	r5, r0
 80173b0:	4639      	mov	r1, r7
 80173b2:	4630      	mov	r0, r6
 80173b4:	f7fd fa26 	bl	8014804 <_malloc_r>
 80173b8:	b948      	cbnz	r0, 80173ce <__smakebuf_r+0x46>
 80173ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173be:	059a      	lsls	r2, r3, #22
 80173c0:	d4ee      	bmi.n	80173a0 <__smakebuf_r+0x18>
 80173c2:	f023 0303 	bic.w	r3, r3, #3
 80173c6:	f043 0302 	orr.w	r3, r3, #2
 80173ca:	81a3      	strh	r3, [r4, #12]
 80173cc:	e7e2      	b.n	8017394 <__smakebuf_r+0xc>
 80173ce:	89a3      	ldrh	r3, [r4, #12]
 80173d0:	6020      	str	r0, [r4, #0]
 80173d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80173d6:	81a3      	strh	r3, [r4, #12]
 80173d8:	9b01      	ldr	r3, [sp, #4]
 80173da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80173de:	b15b      	cbz	r3, 80173f8 <__smakebuf_r+0x70>
 80173e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80173e4:	4630      	mov	r0, r6
 80173e6:	f000 f81d 	bl	8017424 <_isatty_r>
 80173ea:	b128      	cbz	r0, 80173f8 <__smakebuf_r+0x70>
 80173ec:	89a3      	ldrh	r3, [r4, #12]
 80173ee:	f023 0303 	bic.w	r3, r3, #3
 80173f2:	f043 0301 	orr.w	r3, r3, #1
 80173f6:	81a3      	strh	r3, [r4, #12]
 80173f8:	89a3      	ldrh	r3, [r4, #12]
 80173fa:	431d      	orrs	r5, r3
 80173fc:	81a5      	strh	r5, [r4, #12]
 80173fe:	e7cf      	b.n	80173a0 <__smakebuf_r+0x18>

08017400 <_fstat_r>:
 8017400:	b538      	push	{r3, r4, r5, lr}
 8017402:	4d07      	ldr	r5, [pc, #28]	@ (8017420 <_fstat_r+0x20>)
 8017404:	2300      	movs	r3, #0
 8017406:	4604      	mov	r4, r0
 8017408:	4608      	mov	r0, r1
 801740a:	4611      	mov	r1, r2
 801740c:	602b      	str	r3, [r5, #0]
 801740e:	f7eb faeb 	bl	80029e8 <_fstat>
 8017412:	1c43      	adds	r3, r0, #1
 8017414:	d102      	bne.n	801741c <_fstat_r+0x1c>
 8017416:	682b      	ldr	r3, [r5, #0]
 8017418:	b103      	cbz	r3, 801741c <_fstat_r+0x1c>
 801741a:	6023      	str	r3, [r4, #0]
 801741c:	bd38      	pop	{r3, r4, r5, pc}
 801741e:	bf00      	nop
 8017420:	20006b78 	.word	0x20006b78

08017424 <_isatty_r>:
 8017424:	b538      	push	{r3, r4, r5, lr}
 8017426:	4d06      	ldr	r5, [pc, #24]	@ (8017440 <_isatty_r+0x1c>)
 8017428:	2300      	movs	r3, #0
 801742a:	4604      	mov	r4, r0
 801742c:	4608      	mov	r0, r1
 801742e:	602b      	str	r3, [r5, #0]
 8017430:	f7eb faea 	bl	8002a08 <_isatty>
 8017434:	1c43      	adds	r3, r0, #1
 8017436:	d102      	bne.n	801743e <_isatty_r+0x1a>
 8017438:	682b      	ldr	r3, [r5, #0]
 801743a:	b103      	cbz	r3, 801743e <_isatty_r+0x1a>
 801743c:	6023      	str	r3, [r4, #0]
 801743e:	bd38      	pop	{r3, r4, r5, pc}
 8017440:	20006b78 	.word	0x20006b78

08017444 <_init>:
 8017444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017446:	bf00      	nop
 8017448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801744a:	bc08      	pop	{r3}
 801744c:	469e      	mov	lr, r3
 801744e:	4770      	bx	lr

08017450 <_fini>:
 8017450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017452:	bf00      	nop
 8017454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017456:	bc08      	pop	{r3}
 8017458:	469e      	mov	lr, r3
 801745a:	4770      	bx	lr
