

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Sun Oct 13 05:33:16 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F877A Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     0091                     SSPCON2         equ	145	;# 
    97     0092                     PR2             equ	146	;# 
    98     0093                     SSPADD          equ	147	;# 
    99     0094                     SSPSTAT         equ	148	;# 
   100     0098                     TXSTA           equ	152	;# 
   101     0099                     SPBRG           equ	153	;# 
   102     009C                     CMCON           equ	156	;# 
   103     009D                     CVRCON          equ	157	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009C                     CMCON           equ	156	;# 
   163     009D                     CVRCON          equ	157	;# 
   164     009E                     ADRESL          equ	158	;# 
   165     009F                     ADCON1          equ	159	;# 
   166     010C                     EEDATA          equ	268	;# 
   167     010D                     EEADR           equ	269	;# 
   168     010E                     EEDATH          equ	270	;# 
   169     010F                     EEADRH          equ	271	;# 
   170     018C                     EECON1          equ	396	;# 
   171     018D                     EECON2          equ	397	;# 
   172     0006                     _PORTBbits      set	6
   173     0001                     _TMR0           set	1
   174     0006                     _PORTB          set	6
   175     0081                     _OPTION_REGbits set	129
   176     0086                     _TRISB          set	134
   177     0085                     _TRISA          set	133
   178                           
   179                           	psect	cinit
   180     07FC                     start_initialization:	
   181                           ; #config settings
   182                           
   183     07FC                     __initialization:
   184     07FC                     end_of_initialization:	
   185                           ;End of C runtime variable initialization code
   186                           
   187     07FC                     __end_of__initialization:
   188     07FC  0183               	clrf	3
   189     07FD  120A  118A  2FB9   	ljmp	_main	;jump to C main() function
   190                           
   191                           	psect	cstackCOMMON
   192     0070                     __pcstackCOMMON:
   193     0070                     ?_main:
   194     0070                     ??_main:	
   195                           ; 1 bytes @ 0x0
   196                           
   197                           
   198                           ; 1 bytes @ 0x0
   199     0070                     	ds	2
   200     0072                     main@prevTMR0:
   201                           
   202                           ; 1 bytes @ 0x2
   203     0072                     	ds	1
   204                           
   205                           	psect	maintext
   206     07B9                     __pmaintext:	
   207 ;;
   208 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   209 ;;
   210 ;; *************** function _main *****************
   211 ;; Defined at:
   212 ;;		line 25 in file "main.c"
   213 ;; Parameters:    Size  Location     Type
   214 ;;		None
   215 ;; Auto vars:     Size  Location     Type
   216 ;;  prevTMR0        1    2[COMMON] unsigned char 
   217 ;; Return value:  Size  Location     Type
   218 ;;                  1    wreg      void 
   219 ;; Registers used:
   220 ;;		wreg, status,2
   221 ;; Tracked objects:
   222 ;;		On entry : B00/0
   223 ;;		On exit  : 0/0
   224 ;;		Unchanged: 0/0
   225 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   226 ;;      Params:         0       0       0       0       0
   227 ;;      Locals:         1       0       0       0       0
   228 ;;      Temps:          2       0       0       0       0
   229 ;;      Totals:         3       0       0       0       0
   230 ;;Total ram usage:        3 bytes
   231 ;; This function calls:
   232 ;;		Nothing
   233 ;; This function is called by:
   234 ;;		Startup code after reset
   235 ;; This function uses a non-reentrant model
   236 ;;
   237                           
   238     07B9                     _main:	
   239                           ;psect for function _main
   240                           
   241     07B9                     l573:	
   242                           ;incstack = 0
   243                           ; Regs used in _main: [wreg+status,2]
   244                           
   245                           
   246                           ;main.c: 27:     TRISA = 0xFF;
   247     07B9  30FF               	movlw	255
   248     07BA  1683               	bsf	3,5	;RP0=1, select bank1
   249     07BB  1303               	bcf	3,6	;RP1=0, select bank1
   250     07BC  0085               	movwf	5	;volatile
   251     07BD                     l575:
   252                           
   253                           ;main.c: 28:     TRISB = 0;
   254     07BD  0186               	clrf	6	;volatile
   255                           
   256                           ;main.c: 31:     PORTB = 0;
   257     07BE  1283               	bcf	3,5	;RP0=0, select bank0
   258     07BF  1303               	bcf	3,6	;RP1=0, select bank0
   259     07C0  0186               	clrf	6	;volatile
   260     07C1                     l577:
   261                           
   262                           ;main.c: 34:     OPTION_REGbits.T0CS = 1;
   263     07C1  1683               	bsf	3,5	;RP0=1, select bank1
   264     07C2  1303               	bcf	3,6	;RP1=0, select bank1
   265     07C3  1681               	bsf	1,5	;volatile
   266     07C4                     l579:
   267                           
   268                           ;main.c: 35:     OPTION_REGbits.T0SE = 0;
   269     07C4  1201               	bcf	1,4	;volatile
   270     07C5                     l581:
   271                           
   272                           ;main.c: 36:     OPTION_REGbits.PSA = 1;
   273     07C5  1581               	bsf	1,3	;volatile
   274                           
   275                           ;main.c: 38:     TMR0 = 0;
   276     07C6  1283               	bcf	3,5	;RP0=0, select bank0
   277     07C7  1303               	bcf	3,6	;RP1=0, select bank0
   278     07C8  0181               	clrf	1	;volatile
   279                           
   280                           ;main.c: 40:     uint8_t prevTMR0 = 0;
   281     07C9  01F2               	clrf	main@prevTMR0
   282     07CA                     l583:
   283                           
   284                           ;main.c: 44:         if (TMR0 != prevTMR0) {
   285     07CA  1283               	bcf	3,5	;RP0=0, select bank0
   286     07CB  1303               	bcf	3,6	;RP1=0, select bank0
   287     07CC  0801               	movf	1,w	;volatile
   288     07CD  0672               	xorwf	main@prevTMR0,w
   289     07CE  1903               	skipnz
   290     07CF  2FD1               	goto	u11
   291     07D0  2FD2               	goto	u10
   292     07D1                     u11:
   293     07D1  2FEF               	goto	l597
   294     07D2                     u10:
   295     07D2                     l585:
   296                           
   297                           ;main.c: 45:             prevTMR0 = TMR0;
   298     07D2  0801               	movf	1,w	;volatile
   299     07D3  00F2               	movwf	main@prevTMR0
   300                           
   301                           ;main.c: 48:             if (TMR0 >= 5) {
   302     07D4  3005               	movlw	5
   303     07D5  0201               	subwf	1,w	;volatile
   304     07D6  1C03               	skipc
   305     07D7  2FD9               	goto	u21
   306     07D8  2FDA               	goto	u20
   307     07D9                     u21:
   308     07D9  2FDC               	goto	l21
   309     07DA                     u20:
   310     07DA                     l587:
   311                           
   312                           ;main.c: 49:                 PORTBbits.RB0 = 1;
   313     07DA  1406               	bsf	6,0	;volatile
   314                           
   315                           ;main.c: 50:             } else {
   316     07DB  2FDD               	goto	l589
   317     07DC                     l21:
   318                           
   319                           ;main.c: 51:                 PORTBbits.RB0 = 0;
   320     07DC  1006               	bcf	6,0	;volatile
   321     07DD                     l589:
   322                           
   323                           ;main.c: 54:             if (TMR0 >= 10) {
   324     07DD  300A               	movlw	10
   325     07DE  0201               	subwf	1,w	;volatile
   326     07DF  1C03               	skipc
   327     07E0  2FE2               	goto	u31
   328     07E1  2FE3               	goto	u30
   329     07E2                     u31:
   330     07E2  2FE5               	goto	l23
   331     07E3                     u30:
   332     07E3                     l591:
   333                           
   334                           ;main.c: 55:                 PORTBbits.RB1 = 1;
   335     07E3  1486               	bsf	6,1	;volatile
   336                           
   337                           ;main.c: 56:             } else {
   338     07E4  2FE6               	goto	l593
   339     07E5                     l23:
   340                           
   341                           ;main.c: 57:                 PORTBbits.RB1 = 0;
   342     07E5  1086               	bcf	6,1	;volatile
   343     07E6                     l593:
   344                           
   345                           ;main.c: 60:             if (TMR0 >= 15) {
   346     07E6  300F               	movlw	15
   347     07E7  0201               	subwf	1,w	;volatile
   348     07E8  1C03               	skipc
   349     07E9  2FEB               	goto	u41
   350     07EA  2FEC               	goto	u40
   351     07EB                     u41:
   352     07EB  2FEE               	goto	l25
   353     07EC                     u40:
   354     07EC                     l595:
   355                           
   356                           ;main.c: 61:                 PORTBbits.RB2 = 1;
   357     07EC  1506               	bsf	6,2	;volatile
   358                           
   359                           ;main.c: 62:             } else {
   360     07ED  2FEF               	goto	l597
   361     07EE                     l25:
   362                           
   363                           ;main.c: 63:                 PORTBbits.RB2 = 0;
   364     07EE  1106               	bcf	6,2	;volatile
   365     07EF                     l597:
   366                           
   367                           ;main.c: 68:         _delay((unsigned long)((10)*(4000000/4000.0)));
   368     07EF  300D               	movlw	13
   369     07F0  00F1               	movwf	??_main+1
   370     07F1  30FB               	movlw	251
   371     07F2  00F0               	movwf	??_main
   372     07F3                     u57:
   373     07F3  0BF0               	decfsz	??_main,f
   374     07F4  2FF3               	goto	u57
   375     07F5  0BF1               	decfsz	??_main+1,f
   376     07F6  2FF3               	goto	u57
   377     07F7  2FF8               	nop2
   378     07F8  2FCA               	goto	l583
   379     07F9  120A  118A  2800   	ljmp	start
   380     07FC                     __end_of_main:
   381     0002                     ___latbits      equ	2
   382     007E                     btemp           set	126	;btemp
   383     007E                     wtemp0          set	126
   384                           
   385                           	psect	config
   386                           
   387                           ;Config register CONFIG @ 0x2007
   388                           ;	Oscillator Selection bits
   389                           ;	FOSC = HS, HS oscillator
   390                           ;	Watchdog Timer Enable bit
   391                           ;	WDTE = OFF, WDT disabled
   392                           ;	Power-up Timer Enable bit
   393                           ;	PWRTE = ON, PWRT enabled
   394                           ;	Brown-out Reset Enable bit
   395                           ;	BOREN = ON, BOR enabled
   396                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   397                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   398                           ;	Data EEPROM Memory Code Protection bit
   399                           ;	CPD = OFF, Data EEPROM code protection off
   400                           ;	Flash Program Memory Write Enable bits
   401                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   402                           ;	In-Circuit Debugger Mode bit
   403                           ;	DEBUG = 0x1, unprogrammed default
   404                           ;	Flash Program Memory Code Protection bit
   405                           ;	CP = OFF, Code protection off
   406     2007                     	org	8199
   407     2007  3F72               	dw	16242

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      15
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Sun Oct 13 05:33:16 2024

                     l21 07DC                       l23 07E5                       l25 07EE  
                     u10 07D2                       u11 07D1                       u20 07DA  
                     u21 07D9                       u30 07E3                       u31 07E2  
                     u40 07EC                       u41 07EB                       u57 07F3  
                    l581 07C5                      l573 07B9                      l591 07E3  
                    l583 07CA                      l575 07BD                      l593 07E6  
                    l585 07D2                      l577 07C1                      l595 07EC  
                    l587 07DA                      l579 07C4                      l589 07DD  
                    l597 07EF                     _TMR0 0001                     _main 07B9  
                   btemp 007E                     start 0000                    ?_main 0070  
                  _PORTB 0006                    _TRISA 0085                    _TRISB 0086  
           main@prevTMR0 0072                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0070  
__end_of__initialization 07FC           __pcstackCOMMON 0070           _OPTION_REGbits 0081  
             __pmaintext 07B9     end_of_initialization 07FC                _PORTBbits 0006  
    start_initialization 07FC                ___latbits 0002  
