// Seed: 403793546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_7 = 0;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_20 = 32'd40,
    parameter id_25 = 32'd26
) (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri id_4,
    output tri id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wire id_8,
    input tri id_9,
    output wand id_10,
    input supply0 id_11,
    output wand id_12,
    output wor id_13,
    output wire id_14,
    input wire id_15,
    output tri0 id_16,
    input uwire id_17,
    output uwire id_18,
    output uwire id_19,
    input wor _id_20,
    output wor id_21,
    output uwire id_22,
    output uwire id_23,
    input tri id_24,
    input wand _id_25
);
  struct packed {
    logic [1  &  id_25  &  1  &  -1 'h0 &  1 : -1 'b0] id_27;
    logic [-  id_20 : 1] id_28;
  }
      id_29, id_30;
  module_0 modCall_1 (
      id_30,
      id_28,
      id_28,
      id_27,
      id_30,
      id_30
  );
endmodule
