{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704550016678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704550016678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 17:06:56 2024 " "Processing started: Sat Jan 06 17:06:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704550016678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704550016678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704550016678 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704550016909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704550016938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704550016938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704550016940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704550016940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704550016941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704550016941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file switchbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank " "Found entity 1: switchbank" {  } { { "switchbank.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704550016943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704550016943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_sw switchbank.sv(45) " "Verilog HDL Implicit Net warning at switchbank.sv(45): created implicit net for \"ack_sw\"" {  } { { "switchbank.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704550016943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704550016962 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rb_switch_in main_module.sv(31) " "Verilog HDL warning at main_module.sv(31): object rb_switch_in used but never assigned" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1704550016963 "|main_module"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 127 main_module.sv(120) " "Verilog HDL warning at main_module.sv(120): number of words (18) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 120 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1704550016965 "|main_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rb_switch_in 0 main_module.sv(31) " "Net \"rb_switch_in\" at main_module.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1704550016970 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.sv" "ss1" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704550016979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(20) " "Verilog HDL assignment warning at sevensegment.sv(20): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016980 "|main_module|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(24) " "Verilog HDL assignment warning at sevensegment.sv(24): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016980 "|main_module|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchbank switchbank:lb_sw1 " "Elaborating entity \"switchbank\" for hierarchy \"switchbank:lb_sw1\"" {  } { { "main_module.sv" "lb_sw1" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704550016980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_sw switchbank.sv(45) " "Verilog HDL or VHDL warning at switchbank.sv(45): object \"ack_sw\" assigned a value but never read" {  } { { "switchbank.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704550016981 "|main_module|switchbank:sw1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:br1 " "Elaborating entity \"bird\" for hierarchy \"bird:br1\"" {  } { { "main_module.sv" "br1" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704550016982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(48) " "Verilog HDL assignment warning at bird.sv(48): truncated value with size 32 to match size of target (12)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(54) " "Verilog HDL assignment warning at bird.sv(54): truncated value with size 32 to match size of target (12)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(84) " "Verilog HDL assignment warning at bird.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(90) " "Verilog HDL assignment warning at bird.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(102) " "Verilog HDL assignment warning at bird.sv(102): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(109) " "Verilog HDL assignment warning at bird.sv(109): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(151) " "Verilog HDL assignment warning at bird.sv(151): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016984 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(152) " "Verilog HDL assignment warning at bird.sv(152): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704550016985 "|main_module|bird:br1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1704550017167 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1704550017167 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/db/main_module.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/db/main_module.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1704550017384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704550019013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704550021157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704550021347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704550021347 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right_button " "No output dependent on input pin \"right_button\"" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704550021635 "|main_module|right_button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1704550021635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4273 " "Implemented 4273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704550021635 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704550021635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4259 " "Implemented 4259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704550021635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704550021635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704550021648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 17:07:01 2024 " "Processing ended: Sat Jan 06 17:07:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704550021648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704550021648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704550021648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704550021648 ""}
