<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/ip/hpm_xpi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hpm__xpi__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_xpi_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__xpi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2022 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_XPI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_XPI_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structXPI__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a9f2283daa7c1f1fc6191497b5034bfd7">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a9f2283daa7c1f1fc6191497b5034bfd7">GCR0</a>;                        <span class="comment">/* 0x0: XPI General Configuration Register 0 */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structXPI__Type.html#afb1db1e14457d4c422fde22f6ac81567">   14</a></span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x4 - 0x7: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structXPI__Type.html#ad111afcd18a576716f10eaaa7c484a65">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#ad111afcd18a576716f10eaaa7c484a65">GCR1</a>;                        <span class="comment">/* 0x8: XPI General Configuration Register 1 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a79933032ffcc2115d0522d75d222e041">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a79933032ffcc2115d0522d75d222e041">MACR</a>;                        <span class="comment">/* 0xC: Memory-mapped Access Configuration Register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a9c1fe3fa22695cbf803d85e8ce871888">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a9c1fe3fa22695cbf803d85e8ce871888">INTEN</a>;                       <span class="comment">/* 0x10: Interrupt Enable register. */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structXPI__Type.html#abdaa62d28197ff8ba5b31636e8460014">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#abdaa62d28197ff8ba5b31636e8460014">INTR</a>;                        <span class="comment">/* 0x14: Interrupt register. */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a29ab24c38e4f2b38fe595bf61efd93bb">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a29ab24c38e4f2b38fe595bf61efd93bb">INSTRKEY</a>;                    <span class="comment">/* 0x18: INSGPR password register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a2b5a72fbed8a87ab87298f7c683c8aa3">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a2b5a72fbed8a87ab87298f7c683c8aa3">INSTRLCK</a>;                    <span class="comment">/* 0x1C: INSGPR access lock control */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a8193719a8d0afdfeac14cf155e00f4bd">   21</a></span>    __RW uint32_t AHBBUFCR[8];                 <span class="comment">/* 0x20 - 0x3C: AHB Rx Buffer control register 0 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a86fb091d2f8be9c757ae2e4f44055071">   22</a></span>    __R  uint8_t  RESERVED1[32];               <span class="comment">/* 0x40 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a8275e95d3d6d6e207b5fe80b835001d6">   23</a></span>    __RW uint32_t DEVSIZE[4];                  <span class="comment">/* 0x60 - 0x6C: Size for A1 device */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a17bfa81708b52fb660191152e7dbdc88">   24</a></span>    __RW uint32_t DEVATTR[4];                  <span class="comment">/* 0x70 - 0x7C: Attribute for A1 device */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structXPI__Type.html#aba5c4a1767fd0659f4b89dfeaf0eaf1d">   25</a></span>    __RW uint32_t DEVMACR[4];                  <span class="comment">/* 0x80 - 0x8C: Memory-mapped Access Confiugration for A1 device */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structXPI__Type.html#aae3cf9aa3ab1c71e0f206c30501adb47">   26</a></span>    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x90 - 0x93: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a5151b4521a3fb3bfe4144e00f7518365">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a5151b4521a3fb3bfe4144e00f7518365">DEVMISC</a>;                     <span class="comment">/* 0x94: Misc. for Device */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a0eb8b9145a08995a6eae71142afdb2f6">   28</a></span>    __R  uint8_t  RESERVED3[8];                <span class="comment">/* 0x98 - 0x9F: Reserved */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a3774c23a09afa2cca6c221dc0a32b7fa">   29</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a3774c23a09afa2cca6c221dc0a32b7fa">APBDAR</a>;                      <span class="comment">/* 0xA0: APB Device Address Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a46ad98c2b3470c36c4de0dcec76a7365">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a46ad98c2b3470c36c4de0dcec76a7365">APBINSCR</a>;                    <span class="comment">/* 0xA4: APB Sequence Configuration Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structXPI__Type.html#af7376a3bcd9cd304e54c0b01d9e282d8">   31</a></span>    __R  uint8_t  RESERVED4[8];                <span class="comment">/* 0xA8 - 0xAF: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structXPI__Type.html#aa2df73ac6aee60d8495e5360ba837888">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#aa2df73ac6aee60d8495e5360ba837888">APBCMD</a>;                      <span class="comment">/* 0xB0: APB Command Reg. */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a2cf05feb1dd20d856c74c9c7ea3ae19e">   33</a></span>    __R  uint8_t  RESERVED5[4];                <span class="comment">/* 0xB4 - 0xB7: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a612a8075d929e89a6dfe1a2b18739d56">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a612a8075d929e89a6dfe1a2b18739d56">PRXFCR</a>;                      <span class="comment">/* 0xB8: APB RX FIFO Control Register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a4008ebee1742eaf3901ca4b3a3f0f5bd">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a4008ebee1742eaf3901ca4b3a3f0f5bd">PTXFCR</a>;                      <span class="comment">/* 0xBC: APB TX FIFO Control Register */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a1594eca33b65e34cf7df16a6a1786bce">   36</a></span>    __RW uint32_t DLLCR[2];                    <span class="comment">/* 0xC0 - 0xC4: DLL ControlÂ  Register for CA */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a872823c525df8d42e97da0b20ff3aed2">   37</a></span>    __R  uint8_t  RESERVED6[24];               <span class="comment">/* 0xC8 - 0xDF: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structXPI__Type.html#abb69f8925f41c833bfe12be05f680e56">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#abb69f8925f41c833bfe12be05f680e56">STAT0</a>;                       <span class="comment">/* 0xE0: Status Register 0 */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a4a6f27e9ce4c4fa45869a4283bb3498b">   39</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a4a6f27e9ce4c4fa45869a4283bb3498b">STAT1</a>;                       <span class="comment">/* 0xE4: Status Register 1 */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structXPI__Type.html#aed4f6a0172d9475647d5d86883989a3e">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#aed4f6a0172d9475647d5d86883989a3e">STAT2</a>;                       <span class="comment">/* 0xE8: Status Register 2 */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a659bca73ada0330a096e26360422b56c">   41</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a659bca73ada0330a096e26360422b56c">AHBSPNDSTS</a>;                  <span class="comment">/* 0xEC: AHB RX FIFO STATUS */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a53db52d87c38f7467d82007bca7778c2">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#a53db52d87c38f7467d82007bca7778c2">PRXFSTS</a>;                     <span class="comment">/* 0xF0: APB RX FIFO STATUS */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structXPI__Type.html#af53f5fc851d578b9873ef1a60c9092bd">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structXPI__Type.html#af53f5fc851d578b9873ef1a60c9092bd">PTXFSTS</a>;                     <span class="comment">/* 0xF4: APB TX FIFO STATUS */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structXPI__Type.html#ae6b11b0df943aee6872a7b109cd5a540">   44</a></span>    __R  uint8_t  RESERVED7[8];                <span class="comment">/* 0xF8 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a1bd017375884fb7ffd674ef384060bf6">   45</a></span>    __R  uint32_t PRX[32];                     <span class="comment">/* 0x100 - 0x17C: APB RX FIFO Data Register. */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structXPI__Type.html#a70cc2174d157695fa82c892ea1624179">   46</a></span>    __W  uint32_t PTX[32];                     <span class="comment">/* 0x180 - 0x1FC: APB TX FIFO Data Register. */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structXPI__Type.html#aa6b3a4f6f3ae1ea57e01f861e1e9a5e6">   47</a></span>    __RW uint32_t INSTR[16];                   <span class="comment">/* 0x200 - 0x23C: Istruction Group 0 */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>} <a class="code hl_struct" href="structXPI__Type.html">XPI_Type</a>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Bitfield definition for register: GCR0 */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * OCTCACB (RW)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> *</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * This  bit is to support Flash Octal mode access by combining Port A and B Data pins  (A_DATA[3:0] and  B_DATA[3:0]).</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * NOTE: Combination mode is not supported if Port A and Port B are 8 bit data  width. This bit should be set to zero in this case.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * 0 - Disable.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 1 - Enable</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae5058aa75218e64fc8c9a685f9e1c021">   60</a></span><span class="preprocessor">#define XPI_GCR0_OCTCACB_MASK (0x2000U)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a47acb9a95f999dc04d6cf79d3630c1f9">   61</a></span><span class="preprocessor">#define XPI_GCR0_OCTCACB_SHIFT (13U)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a74783a7089fdbf59b81253b50819e40a">   62</a></span><span class="preprocessor">#define XPI_GCR0_OCTCACB_SET(x) (((uint32_t)(x) &lt;&lt; XPI_GCR0_OCTCACB_SHIFT) &amp; XPI_GCR0_OCTCACB_MASK)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a450db551335c402ee423230897d2aa7e">   63</a></span><span class="preprocessor">#define XPI_GCR0_OCTCACB_GET(x) (((uint32_t)(x) &amp; XPI_GCR0_OCTCACB_MASK) &gt;&gt; XPI_GCR0_OCTCACB_SHIFT)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/*</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * HALFSPD (RW)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> *</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * Half  Speed Serial Flash access Enable.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *         This bit enables the divide by 2 of the clock to external serial flash  devices (A_SCLK/B_SCLK) for all  commands (for both SDR and DDR mode). QSPI need to be set into MDIS mode  before changing  value of HSEN. Otherwise, it is possible to cause issue on internal  logic/state machine.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 0 - Disable divide by 2 of serial flash clock for half speed  commands.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * 1 - Enable divide by 2 of serial flash clock for half speed commands.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa8615cfa6b09bb6ef4c98a27a2a46a14">   73</a></span><span class="preprocessor">#define XPI_GCR0_HALFSPD_MASK (0x800U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9690b81a105f74f682a00dd81ceaa471">   74</a></span><span class="preprocessor">#define XPI_GCR0_HALFSPD_SHIFT (11U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa5e3c8e6b11a4a20c090e4bf62d205d8">   75</a></span><span class="preprocessor">#define XPI_GCR0_HALFSPD_SET(x) (((uint32_t)(x) &lt;&lt; XPI_GCR0_HALFSPD_SHIFT) &amp; XPI_GCR0_HALFSPD_MASK)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a11f40586a849a5754061561de4346a20">   76</a></span><span class="preprocessor">#define XPI_GCR0_HALFSPD_GET(x) (((uint32_t)(x) &amp; XPI_GCR0_HALFSPD_MASK) &gt;&gt; XPI_GCR0_HALFSPD_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * RXCLKSRC (RW)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * Sample  Clock source selection for Flash Reading Refer RX Clock Source Features for more details.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 00 - Dummy Read strobe generated by QSPI Controller and loopback  internally.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * 01 - Dummy Read strobe generated by QSPI Controller and loopback from DQS  pad.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * 10 - Reserved</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * 11 - Flash provided Read strobe and input from DQS pad</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5aa8a94657acc5a3debdbc7cdd8744cc">   87</a></span><span class="preprocessor">#define XPI_GCR0_RXCLKSRC_MASK (0x30U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8597bdb4962dce987beb9df15710e633">   88</a></span><span class="preprocessor">#define XPI_GCR0_RXCLKSRC_SHIFT (4U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae5ec5b6efd4459c6fd81a5626ecf3f64">   89</a></span><span class="preprocessor">#define XPI_GCR0_RXCLKSRC_SET(x) (((uint32_t)(x) &lt;&lt; XPI_GCR0_RXCLKSRC_SHIFT) &amp; XPI_GCR0_RXCLKSRC_MASK)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad43bc2819b955d1981c613e67ef3fbdb">   90</a></span><span class="preprocessor">#define XPI_GCR0_RXCLKSRC_GET(x) (((uint32_t)(x) &amp; XPI_GCR0_RXCLKSRC_MASK) &gt;&gt; XPI_GCR0_RXCLKSRC_SHIFT)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/*</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * DIS (RW)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> *</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * Module Disable</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * When module disabled, AHB/serial clock will be gated off internally, only  register access (except LUT/IP RX&amp;TX FIFO) is allowed.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af8a2103d274ca6775a5eeaa6f2293389">   98</a></span><span class="preprocessor">#define XPI_GCR0_DIS_MASK (0x2U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa1b53a4f28bd2ff9083ad8665b0cab4f">   99</a></span><span class="preprocessor">#define XPI_GCR0_DIS_SHIFT (1U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8d30ae535a4aade4dea7122e1f4db8e5">  100</a></span><span class="preprocessor">#define XPI_GCR0_DIS_SET(x) (((uint32_t)(x) &lt;&lt; XPI_GCR0_DIS_SHIFT) &amp; XPI_GCR0_DIS_MASK)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a30000575c6cb3df9ddd4fc13bada46e5">  101</a></span><span class="preprocessor">#define XPI_GCR0_DIS_GET(x) (((uint32_t)(x) &amp; XPI_GCR0_DIS_MASK) &gt;&gt; XPI_GCR0_DIS_SHIFT)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/*</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * RST (RW)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * Software Reset</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * This bit is auto-cleared by hardware after software reset done.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * Configuration registers will not be reset.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab3b0fbe4d3b696308c671ff2b0563dc7">  110</a></span><span class="preprocessor">#define XPI_GCR0_RST_MASK (0x1U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af626a37fad7a7dc6f54befe811a5f275">  111</a></span><span class="preprocessor">#define XPI_GCR0_RST_SHIFT (0U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab952129b79f9e225964eb3023c916f36">  112</a></span><span class="preprocessor">#define XPI_GCR0_RST_SET(x) (((uint32_t)(x) &lt;&lt; XPI_GCR0_RST_SHIFT) &amp; XPI_GCR0_RST_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a95fcbba4cd7ff1d7eb8e89cf45972fd0">  113</a></span><span class="preprocessor">#define XPI_GCR0_RST_GET(x) (((uint32_t)(x) &amp; XPI_GCR0_RST_MASK) &gt;&gt; XPI_GCR0_RST_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* Bitfield definition for register: GCR1 */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/*</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * SCLKBO (RW)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> *</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * B_SCLK  pad can be used as A_SCLK differential clock output (inverted clock to  A_SCLK). In this case, port B flash access is not available. After changing the value of this  field, CMD0[RST] should be set.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * 0 - B_SCLK pad is used as port B SCLK clock output. Port B flash access is  available.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * 1 - B_SCLK pad is used as port A SCLK inverted clock output (Differential  clock to A_SCLK). Port B flash access is not available.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9179b15c4c05e2367427595bbe291c14">  123</a></span><span class="preprocessor">#define XPI_GCR1_SCLKBO_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a14e3f02d09b844beaefe790ed52112ad">  124</a></span><span class="preprocessor">#define XPI_GCR1_SCLKBO_SHIFT (19U)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1eb8ca6e550e9d52d24459a51f391d6c">  125</a></span><span class="preprocessor">#define XPI_GCR1_SCLKBO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_GCR1_SCLKBO_SHIFT) &amp; XPI_GCR1_SCLKBO_MASK)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad49c9508bbf9194772503637a479120f">  126</a></span><span class="preprocessor">#define XPI_GCR1_SCLKBO_GET(x) (((uint32_t)(x) &amp; XPI_GCR1_SCLKBO_MASK) &gt;&gt; XPI_GCR1_SCLKBO_SHIFT)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* Bitfield definition for register: MACR */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/*</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * RDALGN8B (RW)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> *</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * AHB  Read Address option bit. This option bit is intend to remove AHB burst start  address alignment limitation. When XPI controller is used for FPGA application, there may be requirement  that XPI fetch exactly the byte number as AHB burst. In this case, FPGA device should be  designed as non wordaddressable and this option bit should be set 0.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * 0 - There is AHB read burst start address alignment limitation when flash  is accessed in parallel mode or flash is wordaddressable.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * 1 - There is no AHB read burst start address alignment limitation. XPI will  fetch more data than AHB burst required to meet the alignment requirement.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac6b6e150593be318349e608414d6f4ed">  136</a></span><span class="preprocessor">#define XPI_MACR_RDALGN8B_MASK (0x40U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8505f10585d2493ec1e98d1ef0c6eddf">  137</a></span><span class="preprocessor">#define XPI_MACR_RDALGN8B_SHIFT (6U)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a51f40302b5af61edae079af5baacd7fe">  138</a></span><span class="preprocessor">#define XPI_MACR_RDALGN8B_SET(x) (((uint32_t)(x) &lt;&lt; XPI_MACR_RDALGN8B_SHIFT) &amp; XPI_MACR_RDALGN8B_MASK)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aefbea3c5e54723023b91eb281426c355">  139</a></span><span class="preprocessor">#define XPI_MACR_RDALGN8B_GET(x) (((uint32_t)(x) &amp; XPI_MACR_RDALGN8B_MASK) &gt;&gt; XPI_MACR_RDALGN8B_SHIFT)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/*</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * PREFETCHEN (RW)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> *</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * AHB Read Prefetch Enable.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * When AHB read prefetch is enabled, XPI will fetch more flash read data than  current AHB burst needed so that the read latency for next AHB read access will be reduced.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a64f1ff2487b75b86eebc881e33af3339">  147</a></span><span class="preprocessor">#define XPI_MACR_PREFETCHEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9fec975644d51d3b3602a2581ccac0d0">  148</a></span><span class="preprocessor">#define XPI_MACR_PREFETCHEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9f1a1ccb3f5597bab99a982f4bb524b4">  149</a></span><span class="preprocessor">#define XPI_MACR_PREFETCHEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_MACR_PREFETCHEN_SHIFT) &amp; XPI_MACR_PREFETCHEN_MASK)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6a5cb6e251d3465d200888bd8469e678">  150</a></span><span class="preprocessor">#define XPI_MACR_PREFETCHEN_GET(x) (((uint32_t)(x) &amp; XPI_MACR_PREFETCHEN_MASK) &gt;&gt; XPI_MACR_PREFETCHEN_SHIFT)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/*</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * WRBUFEN (RW)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> *</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * Enable AHB bus bufferable write access support. This field affects the last beat of  AHB write access, refer for more details about AHB bufferable write.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 0 - Disabled. For all AHB write access (no matter bufferable or non-bufferable  ), XPI will return AHB Bus ready after all data is transmitted to External device and AHB  command finished.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * 1 - Enabled. For AHB bufferable write access, XPI will return AHB Bus ready  when the AHB command is granted by arbitrator and will not wait for AHB command  finished.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afaa8f95acedde63557b7c82947191945">  159</a></span><span class="preprocessor">#define XPI_MACR_WRBUFEN_MASK (0x10U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af477e6962e4aae10a13f5fae06626397">  160</a></span><span class="preprocessor">#define XPI_MACR_WRBUFEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a227e9af5d9a5171a2535e17124f17e23">  161</a></span><span class="preprocessor">#define XPI_MACR_WRBUFEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_MACR_WRBUFEN_SHIFT) &amp; XPI_MACR_WRBUFEN_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#adfffb2bbfcac5d99ce5c4f6abc496ab1">  162</a></span><span class="preprocessor">#define XPI_MACR_WRBUFEN_GET(x) (((uint32_t)(x) &amp; XPI_MACR_WRBUFEN_MASK) &gt;&gt; XPI_MACR_WRBUFEN_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * RDCACHEEN (RW)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * Enable AHB bus cachable read access support.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * 0 - Disabled. When there is AHB bus cachable read access, XPI will not  check whether it hit AHB TX Buffer.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * 1 - Enabled. When there is AHB bus cachable read access, XPI will check  whether it hit AHB TX Buffer first.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac408eff1201aa9df35949e1c3ac0ecf8">  171</a></span><span class="preprocessor">#define XPI_MACR_RDCACHEEN_MASK (0x8U)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a54eb941cde4e9a97c54bf993fdc20e35">  172</a></span><span class="preprocessor">#define XPI_MACR_RDCACHEEN_SHIFT (3U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a558cb295b740f29ba5cbc73b12c83dd5">  173</a></span><span class="preprocessor">#define XPI_MACR_RDCACHEEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_MACR_RDCACHEEN_SHIFT) &amp; XPI_MACR_RDCACHEEN_MASK)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7467894ee5685ebb6aa473e04ea13da9">  174</a></span><span class="preprocessor">#define XPI_MACR_RDCACHEEN_GET(x) (((uint32_t)(x) &amp; XPI_MACR_RDCACHEEN_MASK) &gt;&gt; XPI_MACR_RDCACHEEN_SHIFT)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/*</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * CLRTXFIFO (RW)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> *</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * Clear TX Fifo</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8f66c47df0f94ef3e5891662e399c309">  181</a></span><span class="preprocessor">#define XPI_MACR_CLRTXFIFO_MASK (0x4U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7667d0fb1996dfb75206ebcfe1e48d77">  182</a></span><span class="preprocessor">#define XPI_MACR_CLRTXFIFO_SHIFT (2U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5c609cc40e01194b152a59dcbf3f6ea8">  183</a></span><span class="preprocessor">#define XPI_MACR_CLRTXFIFO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_MACR_CLRTXFIFO_SHIFT) &amp; XPI_MACR_CLRTXFIFO_MASK)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1f1e9372e06ae0c28b2c86e674d12a09">  184</a></span><span class="preprocessor">#define XPI_MACR_CLRTXFIFO_GET(x) (((uint32_t)(x) &amp; XPI_MACR_CLRTXFIFO_MASK) &gt;&gt; XPI_MACR_CLRTXFIFO_SHIFT)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/*</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * CLRRXFIFO (RW)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> *</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * Clear RX Fifo</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afc5cdea3ad576042ba11a1ccf72e95c5">  191</a></span><span class="preprocessor">#define XPI_MACR_CLRRXFIFO_MASK (0x2U)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af912ba268321e415d61902ac97c84990">  192</a></span><span class="preprocessor">#define XPI_MACR_CLRRXFIFO_SHIFT (1U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a422ab78d7a8e8c83790d15658943279d">  193</a></span><span class="preprocessor">#define XPI_MACR_CLRRXFIFO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_MACR_CLRRXFIFO_SHIFT) &amp; XPI_MACR_CLRRXFIFO_MASK)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0d5a5503b488636949ca6a3bbbe97102">  194</a></span><span class="preprocessor">#define XPI_MACR_CLRRXFIFO_GET(x) (((uint32_t)(x) &amp; XPI_MACR_CLRRXFIFO_MASK) &gt;&gt; XPI_MACR_CLRRXFIFO_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* Bitfield definition for register: INTEN */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/*</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * EXECTO (RW)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> *</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * Sequence execution timeout interrupt enable.Refer Interrupts chapter for more details.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a59aabf8bb0cc001b0a476a633a2f0747">  202</a></span><span class="preprocessor">#define XPI_INTEN_EXECTO_MASK (0x800U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af243325c35e797e0b1348145a8c22a76">  203</a></span><span class="preprocessor">#define XPI_INTEN_EXECTO_SHIFT (11U)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#adcf4e9978bd029d636073b345983ff6e">  204</a></span><span class="preprocessor">#define XPI_INTEN_EXECTO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTEN_EXECTO_SHIFT) &amp; XPI_INTEN_EXECTO_MASK)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5fc7ef977e575f8801d0672165501129">  205</a></span><span class="preprocessor">#define XPI_INTEN_EXECTO_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_EXECTO_MASK) &gt;&gt; XPI_INTEN_EXECTO_SHIFT)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * BUSTO (RW)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * AHB Bus timeout interrupt.Refer Interrupts chapter for more details.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a295fc325bd8b8139e505b5c77ad085e7">  212</a></span><span class="preprocessor">#define XPI_INTEN_BUSTO_MASK (0x400U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acb416fb908988b54ef1eff961ef7c53e">  213</a></span><span class="preprocessor">#define XPI_INTEN_BUSTO_SHIFT (10U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a951fbb0e7b57c7a115f2a18139b7e38e">  214</a></span><span class="preprocessor">#define XPI_INTEN_BUSTO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTEN_BUSTO_SHIFT) &amp; XPI_INTEN_BUSTO_MASK)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae24ea40fd0823c2456de39d77bfaf1f4">  215</a></span><span class="preprocessor">#define XPI_INTEN_BUSTO_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_BUSTO_MASK) &gt;&gt; XPI_INTEN_BUSTO_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * PTXWE (RW)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * APB TX FIFO WaterMark empty interrupt enable. APB TX FIFO has no less empty space than WaterMark level interrupt enable.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a202a8542d67b8245a8762cd5c6d89be2">  222</a></span><span class="preprocessor">#define XPI_INTEN_PTXWE_MASK (0x40U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a87b97061a7c545afc66054fd41864d55">  223</a></span><span class="preprocessor">#define XPI_INTEN_PTXWE_SHIFT (6U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac617725b5aabce4f8a22887d875292db">  224</a></span><span class="preprocessor">#define XPI_INTEN_PTXWE_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTEN_PTXWE_SHIFT) &amp; XPI_INTEN_PTXWE_MASK)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#adb17145a1a2e918a6d545758c04f4eb8">  225</a></span><span class="preprocessor">#define XPI_INTEN_PTXWE_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_PTXWE_MASK) &gt;&gt; XPI_INTEN_PTXWE_SHIFT)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * PRXWA (RW)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * APB RX FIFO WaterMark available interrupt enable. APB RX FIFO has no less valid data than WaterMark level interrupt enable.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abd321231cd8b8779edea3c1342c9c65a">  232</a></span><span class="preprocessor">#define XPI_INTEN_PRXWA_MASK (0x20U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aabefc76cbcfcea680c0c2dee1ef9be7b">  233</a></span><span class="preprocessor">#define XPI_INTEN_PRXWA_SHIFT (5U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3306cdb8db63200dd15c60f2c35cfc64">  234</a></span><span class="preprocessor">#define XPI_INTEN_PRXWA_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTEN_PRXWA_SHIFT) &amp; XPI_INTEN_PRXWA_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aaad595792c2db9e4012f32202c75fd5d">  235</a></span><span class="preprocessor">#define XPI_INTEN_PRXWA_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_PRXWA_MASK) &gt;&gt; XPI_INTEN_PRXWA_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * HCMDERR (RW)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * AHB triggered Command Sequences Error Detected interrupt enable.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3d0ff3ac36d7c4c96c31a1c929350acc">  242</a></span><span class="preprocessor">#define XPI_INTEN_HCMDERR_MASK (0x10U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac5b2e5555696520984de99ba58961d40">  243</a></span><span class="preprocessor">#define XPI_INTEN_HCMDERR_SHIFT (4U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3f55b439cc276afc0158902575443d58">  244</a></span><span class="preprocessor">#define XPI_INTEN_HCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTEN_HCMDERR_SHIFT) &amp; XPI_INTEN_HCMDERR_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a085fa2aee9059cc4e5be5867e5f489ad">  245</a></span><span class="preprocessor">#define XPI_INTEN_HCMDERR_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_HCMDERR_MASK) &gt;&gt; XPI_INTEN_HCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * PCMDERR (RW)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * APB triggered Command Sequences Error Detected interrupt enable</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a069b26c684468858d41973c7d7e92bf5">  252</a></span><span class="preprocessor">#define XPI_INTEN_PCMDERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7e276b90ef6740ecd069ad50a8c4c427">  253</a></span><span class="preprocessor">#define XPI_INTEN_PCMDERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a99d62eb222fc1a2adbad8fde46fd3616">  254</a></span><span class="preprocessor">#define XPI_INTEN_PCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTEN_PCMDERR_SHIFT) &amp; XPI_INTEN_PCMDERR_MASK)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae9d82234c08616dafce9ea6a2848306b">  255</a></span><span class="preprocessor">#define XPI_INTEN_PCMDERR_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_PCMDERR_MASK) &gt;&gt; XPI_INTEN_PCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/*</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * HCMDGTO (RO)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> *</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * AHB triggered Command Sequences Grant Timeout interrupt enable.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8e47f86abe78c0bca1863b6bc9a369a5">  262</a></span><span class="preprocessor">#define XPI_INTEN_HCMDGTO_MASK (0x4U)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a35c7c2b1cb79b989267a233c00b78b6e">  263</a></span><span class="preprocessor">#define XPI_INTEN_HCMDGTO_SHIFT (2U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a42f222ef440e7ebc928b76928ad9aff2">  264</a></span><span class="preprocessor">#define XPI_INTEN_HCMDGTO_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_HCMDGTO_MASK) &gt;&gt; XPI_INTEN_HCMDGTO_SHIFT)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/*</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * PCMDGTO (RO)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> *</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * APB triggered Command Sequences Grant Timeout interrupt enable.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aedf1cc928282c230b3dbb31936a55ebd">  271</a></span><span class="preprocessor">#define XPI_INTEN_PCMDGTO_MASK (0x2U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa18b04348ed2782f8028c82cf6a6b6f1">  272</a></span><span class="preprocessor">#define XPI_INTEN_PCMDGTO_SHIFT (1U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2a0245ff28b8f0ab0145627d630d8df7">  273</a></span><span class="preprocessor">#define XPI_INTEN_PCMDGTO_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_PCMDGTO_MASK) &gt;&gt; XPI_INTEN_PCMDGTO_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * PCMDD (RO)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * APB triggered Command Sequences Execution finished interrupt enable.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acd4fbc9abcf451007655313bc369e94a">  280</a></span><span class="preprocessor">#define XPI_INTEN_PCMDD_MASK (0x1U)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afcdd1ddc9f76d0187a24d2366cfdf0b0">  281</a></span><span class="preprocessor">#define XPI_INTEN_PCMDD_SHIFT (0U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9ec47643c9f0c8016eced80216b5fd32">  282</a></span><span class="preprocessor">#define XPI_INTEN_PCMDD_GET(x) (((uint32_t)(x) &amp; XPI_INTEN_PCMDD_MASK) &gt;&gt; XPI_INTEN_PCMDD_SHIFT)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/* Bitfield definition for register: INTR */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/*</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * EXECTO (RW)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> *</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * Instruction equence execution timeout interrupt.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a93d217e99ed41a0e13749f11e559fccf">  290</a></span><span class="preprocessor">#define XPI_INTR_EXECTO_MASK (0x800U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8632c5d8eb4bda6b4baa2f239d6c764c">  291</a></span><span class="preprocessor">#define XPI_INTR_EXECTO_SHIFT (11U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a46ebcaf4cd397265e6fc78a1d3fa710e">  292</a></span><span class="preprocessor">#define XPI_INTR_EXECTO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTR_EXECTO_SHIFT) &amp; XPI_INTR_EXECTO_MASK)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6945c38977469276ec58760523340b6b">  293</a></span><span class="preprocessor">#define XPI_INTR_EXECTO_GET(x) (((uint32_t)(x) &amp; XPI_INTR_EXECTO_MASK) &gt;&gt; XPI_INTR_EXECTO_SHIFT)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * BUSTO (RW)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * AHB Bus timeout interrupt.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac41aa147226bcb91e616caaa7d560744">  300</a></span><span class="preprocessor">#define XPI_INTR_BUSTO_MASK (0x400U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a117ce976449771b6ce350d1bbaacd54b">  301</a></span><span class="preprocessor">#define XPI_INTR_BUSTO_SHIFT (10U)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afdeba6774583dabf5e241e25fc175adb">  302</a></span><span class="preprocessor">#define XPI_INTR_BUSTO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTR_BUSTO_SHIFT) &amp; XPI_INTR_BUSTO_MASK)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a10291b1e9eb971ead6387fcd2d46f333">  303</a></span><span class="preprocessor">#define XPI_INTR_BUSTO_GET(x) (((uint32_t)(x) &amp; XPI_INTR_BUSTO_MASK) &gt;&gt; XPI_INTR_BUSTO_SHIFT)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/*</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * PTXWE (RW)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> *</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * APB TX FIFO WaterMark empty interrupt. APB TX FIFO has no less empty space than WaterMark level interrupt</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a669cc06d4aaffcc16de74418f95cc0d7">  310</a></span><span class="preprocessor">#define XPI_INTR_PTXWE_MASK (0x40U)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a01711aaffeceaa593da603ae420106a2">  311</a></span><span class="preprocessor">#define XPI_INTR_PTXWE_SHIFT (6U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac1402e7779542580ea9fd51769cf422b">  312</a></span><span class="preprocessor">#define XPI_INTR_PTXWE_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTR_PTXWE_SHIFT) &amp; XPI_INTR_PTXWE_MASK)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a13ce92888e1fa35e9b35e1d4961e442a">  313</a></span><span class="preprocessor">#define XPI_INTR_PTXWE_GET(x) (((uint32_t)(x) &amp; XPI_INTR_PTXWE_MASK) &gt;&gt; XPI_INTR_PTXWE_SHIFT)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/*</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * PRXWA (RW)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> *</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * APB RX FIFO WaterMark available interrupt. APB RX FIFO has no less valid data than WaterMark level interrupt.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a31e3ad72dfdc7ccc2ef569d94732eda2">  320</a></span><span class="preprocessor">#define XPI_INTR_PRXWA_MASK (0x20U)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae95546191a6745599f5b9494db755521">  321</a></span><span class="preprocessor">#define XPI_INTR_PRXWA_SHIFT (5U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a235baec4dc76207cda3182a89b78fda9">  322</a></span><span class="preprocessor">#define XPI_INTR_PRXWA_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTR_PRXWA_SHIFT) &amp; XPI_INTR_PRXWA_MASK)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afa009a90e08efbc52d847f6c20e91e04">  323</a></span><span class="preprocessor">#define XPI_INTR_PRXWA_GET(x) (((uint32_t)(x) &amp; XPI_INTR_PRXWA_MASK) &gt;&gt; XPI_INTR_PRXWA_SHIFT)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/*</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * HCMDERR (RW)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> *</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * AHB triggered Command Sequences Error Detected interrupt.</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a477046b344d0337db6fa406ef793281e">  330</a></span><span class="preprocessor">#define XPI_INTR_HCMDERR_MASK (0x10U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a049769ed6dc9261b9f16cb8fe99a7404">  331</a></span><span class="preprocessor">#define XPI_INTR_HCMDERR_SHIFT (4U)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8c9540c883b2eccac1d9dbcce3eaafaa">  332</a></span><span class="preprocessor">#define XPI_INTR_HCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTR_HCMDERR_SHIFT) &amp; XPI_INTR_HCMDERR_MASK)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a24feaccffbb147d542450838b1fba50a">  333</a></span><span class="preprocessor">#define XPI_INTR_HCMDERR_GET(x) (((uint32_t)(x) &amp; XPI_INTR_HCMDERR_MASK) &gt;&gt; XPI_INTR_HCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">/*</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * PCMDERR (RW)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> *</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * APB triggered Command Sequences Error Detected interrupt.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7caacd22c64a368d91a0a9e1a8495c56">  340</a></span><span class="preprocessor">#define XPI_INTR_PCMDERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a07f2d322d4386834a0fb43316847da0b">  341</a></span><span class="preprocessor">#define XPI_INTR_PCMDERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae3553822e580e8043d47ce3f8ed3d441">  342</a></span><span class="preprocessor">#define XPI_INTR_PCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INTR_PCMDERR_SHIFT) &amp; XPI_INTR_PCMDERR_MASK)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aba1457a8467ab2a32aa0a71adbdbeeca">  343</a></span><span class="preprocessor">#define XPI_INTR_PCMDERR_GET(x) (((uint32_t)(x) &amp; XPI_INTR_PCMDERR_MASK) &gt;&gt; XPI_INTR_PCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/*</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * HCMDGTO (RO)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> *</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * AHB triggered Command Sequences Grant Timeout interrupt.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab8efd12e4a085ac47e6cdee1fd16ca57">  350</a></span><span class="preprocessor">#define XPI_INTR_HCMDGTO_MASK (0x4U)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a45222ada25e99780e8c2f7063117b15e">  351</a></span><span class="preprocessor">#define XPI_INTR_HCMDGTO_SHIFT (2U)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9ccd27742cfb0f184d667b717ae22f08">  352</a></span><span class="preprocessor">#define XPI_INTR_HCMDGTO_GET(x) (((uint32_t)(x) &amp; XPI_INTR_HCMDGTO_MASK) &gt;&gt; XPI_INTR_HCMDGTO_SHIFT)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * PCMDGTO (RO)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * APB triggered Command Sequences Grant Timeout interrupt.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abeeb760919ca7f86e21f5bc6088179e8">  359</a></span><span class="preprocessor">#define XPI_INTR_PCMDGTO_MASK (0x2U)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a55150ef7a5a689532a1d60bdc51f7d31">  360</a></span><span class="preprocessor">#define XPI_INTR_PCMDGTO_SHIFT (1U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1d10fe5a5e255f0883a90e941b106df7">  361</a></span><span class="preprocessor">#define XPI_INTR_PCMDGTO_GET(x) (((uint32_t)(x) &amp; XPI_INTR_PCMDGTO_MASK) &gt;&gt; XPI_INTR_PCMDGTO_SHIFT)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/*</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * PCMDD (RO)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> *</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * APB triggered Command Sequences Execution done interrupt.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa2b903d817f316a38cf630739f3bbf5d">  368</a></span><span class="preprocessor">#define XPI_INTR_PCMDD_MASK (0x1U)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9144f69e4d010ce593017c2906b08e66">  369</a></span><span class="preprocessor">#define XPI_INTR_PCMDD_SHIFT (0U)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac153de05b62bf7bd6c8462272dfae596">  370</a></span><span class="preprocessor">#define XPI_INTR_PCMDD_GET(x) (((uint32_t)(x) &amp; XPI_INTR_PCMDD_MASK) &gt;&gt; XPI_INTR_PCMDD_SHIFT)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/* Bitfield definition for register: INSTRKEY */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">/*</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> * KEY (RW)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> *</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * The Key to lock or unlock INSTR. The key is 0x5850594B. Read value is always 0x5850594B.</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afed49b984f4dd11ac3ddccca54df7bf8">  378</a></span><span class="preprocessor">#define XPI_INSTRKEY_KEY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4776418c073a3c4906cccafe3b1af0cf">  379</a></span><span class="preprocessor">#define XPI_INSTRKEY_KEY_SHIFT (0U)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a491f4509aa4edec8e35c063aa896f1c6">  380</a></span><span class="preprocessor">#define XPI_INSTRKEY_KEY_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTRKEY_KEY_SHIFT) &amp; XPI_INSTRKEY_KEY_MASK)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4fa2c26091e9da4d8e45643a51b4bb23">  381</a></span><span class="preprocessor">#define XPI_INSTRKEY_KEY_GET(x) (((uint32_t)(x) &amp; XPI_INSTRKEY_KEY_MASK) &gt;&gt; XPI_INSTRKEY_KEY_SHIFT)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/* Bitfield definition for register: INSTRLCK */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/*</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * UNLOCK (RW)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> *</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * Unlock INSTR registers</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af86d83623c68b3c6ec6a5bc9dfdc0b59">  389</a></span><span class="preprocessor">#define XPI_INSTRLCK_UNLOCK_MASK (0x2U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a27ec8b74549038c97cdab15c440e8391">  390</a></span><span class="preprocessor">#define XPI_INSTRLCK_UNLOCK_SHIFT (1U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac12b63e0cc005a869d17563ffba84c38">  391</a></span><span class="preprocessor">#define XPI_INSTRLCK_UNLOCK_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTRLCK_UNLOCK_SHIFT) &amp; XPI_INSTRLCK_UNLOCK_MASK)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7ec87b4aae261dd6bfffd060ac774b17">  392</a></span><span class="preprocessor">#define XPI_INSTRLCK_UNLOCK_GET(x) (((uint32_t)(x) &amp; XPI_INSTRLCK_UNLOCK_MASK) &gt;&gt; XPI_INSTRLCK_UNLOCK_SHIFT)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/*</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * LOCK (RW)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> *</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * Lock INSTR registers</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0498203bff70e54c5c9dfded1e3e5666">  399</a></span><span class="preprocessor">#define XPI_INSTRLCK_LOCK_MASK (0x1U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af4d59cd1e15a1f5eb8ae807f1eed8310">  400</a></span><span class="preprocessor">#define XPI_INSTRLCK_LOCK_SHIFT (0U)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad06a7af778a6ec2e15294cde9da21b82">  401</a></span><span class="preprocessor">#define XPI_INSTRLCK_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTRLCK_LOCK_SHIFT) &amp; XPI_INSTRLCK_LOCK_MASK)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a68317225de9a8a0d79ddc781a9685871">  402</a></span><span class="preprocessor">#define XPI_INSTRLCK_LOCK_GET(x) (((uint32_t)(x) &amp; XPI_INSTRLCK_LOCK_MASK) &gt;&gt; XPI_INSTRLCK_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/* Bitfield definition for register array: AHBBUFCR */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/*</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * PREFETCHEN (RW)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> *</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master.</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afb9dfc97593195d4478485e3c007419e">  410</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PREFETCHEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a73e97503f7676bb91ac07034a88428fc">  411</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PREFETCHEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa3e7556432b6f6e41e1cf01cfa0b1f50">  412</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PREFETCHEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_AHBBUFCR_PREFETCHEN_SHIFT) &amp; XPI_AHBBUFCR_PREFETCHEN_MASK)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa6c837da1b8c70ce6978f594406f0bcf">  413</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PREFETCHEN_GET(x) (((uint32_t)(x) &amp; XPI_AHBBUFCR_PREFETCHEN_MASK) &gt;&gt; XPI_AHBBUFCR_PREFETCHEN_SHIFT)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/*</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * PRIORITY (RW)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> *</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the  highest priority, 0 the lowest. Please refer to Command Abort and Suspend for more details.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8d6dcb4be384e9d33f7861088b8d585f">  420</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PRIORITY_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4cb08b05a312e40769cdfcab69f3f3d5">  421</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PRIORITY_SHIFT (24U)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a228ea3a2d2a21ecd1a091d0867f9e22b">  422</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; XPI_AHBBUFCR_PRIORITY_SHIFT) &amp; XPI_AHBBUFCR_PRIORITY_MASK)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a82c8070847d383434dffb540758fe03a">  423</a></span><span class="preprocessor">#define XPI_AHBBUFCR_PRIORITY_GET(x) (((uint32_t)(x) &amp; XPI_AHBBUFCR_PRIORITY_MASK) &gt;&gt; XPI_AHBBUFCR_PRIORITY_SHIFT)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/*</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * MID (RW)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> *</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID). Please refer to AHB RX Buffer Management for AHB RX Buffer allocation.</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3eeadb0ad32c53763c0813a37fbf1961">  430</a></span><span class="preprocessor">#define XPI_AHBBUFCR_MID_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac44c0fa59775f0a5841aeab954c0f7d0">  431</a></span><span class="preprocessor">#define XPI_AHBBUFCR_MID_SHIFT (16U)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4ded2216e1d8ef3ee428d49044f1cb66">  432</a></span><span class="preprocessor">#define XPI_AHBBUFCR_MID_SET(x) (((uint32_t)(x) &lt;&lt; XPI_AHBBUFCR_MID_SHIFT) &amp; XPI_AHBBUFCR_MID_MASK)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a126da6174694bee040ee346615bba586">  433</a></span><span class="preprocessor">#define XPI_AHBBUFCR_MID_GET(x) (((uint32_t)(x) &amp; XPI_AHBBUFCR_MID_MASK) &gt;&gt; XPI_AHBBUFCR_MID_SHIFT)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/*</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * BUFSZ (RW)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> *</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * AHB RX Buffer Size in 64 bits. Please refer to AHB RX Buffer Management for more details.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa61beaacae3c2ed73b78fc14cd2f6000">  440</a></span><span class="preprocessor">#define XPI_AHBBUFCR_BUFSZ_MASK (0xFFU)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6fd807901a1a22f69703704159be51fa">  441</a></span><span class="preprocessor">#define XPI_AHBBUFCR_BUFSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3a7706d66610bad6f2b8dcfc57b5d9ba">  442</a></span><span class="preprocessor">#define XPI_AHBBUFCR_BUFSZ_SET(x) (((uint32_t)(x) &lt;&lt; XPI_AHBBUFCR_BUFSZ_SHIFT) &amp; XPI_AHBBUFCR_BUFSZ_MASK)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6a9fb5869f51ad9e6d770e20a9f9d94d">  443</a></span><span class="preprocessor">#define XPI_AHBBUFCR_BUFSZ_GET(x) (((uint32_t)(x) &amp; XPI_AHBBUFCR_BUFSZ_MASK) &gt;&gt; XPI_AHBBUFCR_BUFSZ_SHIFT)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/* Bitfield definition for register array: DEVSIZE */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">/*</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * SIZE_KB (RW)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> *</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * Flash Size in KByte.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad77bec415e0e272a9fc0353624507ba3">  451</a></span><span class="preprocessor">#define XPI_DEVSIZE_SIZE_KB_MASK (0x7FFFFFUL)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa1b59bd3f5d514b8069fcfc60edbabd7">  452</a></span><span class="preprocessor">#define XPI_DEVSIZE_SIZE_KB_SHIFT (0U)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8289a2048880e69859709d98df730721">  453</a></span><span class="preprocessor">#define XPI_DEVSIZE_SIZE_KB_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVSIZE_SIZE_KB_SHIFT) &amp; XPI_DEVSIZE_SIZE_KB_MASK)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7200957c0940f57e9f3818ae647f3d06">  454</a></span><span class="preprocessor">#define XPI_DEVSIZE_SIZE_KB_GET(x) (((uint32_t)(x) &amp; XPI_DEVSIZE_SIZE_KB_MASK) &gt;&gt; XPI_DEVSIZE_SIZE_KB_SHIFT)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/* Bitfield definition for register array: DEVATTR */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * CSINTVAL (RW)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> *</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * This field is used to set the minimum interval between flash device Chip selection  deassertion and flash device Chip selection assertion. If external flash has a limitation on the  interval between command  sequences, this field should be set accordingly. If there is no limitation,  set this field with value 0x0. When CSINTERVALUNIT is 0x0, the chip selection invalid interval is:  CSINTERVAL * 1 serial clock cycle; When CSINTERVALUNIT is 0x1, the chip selection invalid interval is:  CSINTERVAL * 256 serial clock cycle. NOTE: The chip selection interval is 2 cycle at least even if CSINTERVAL is  less than 2.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a78c81c0253b58467b64ba8beebff4667">  462</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVAL_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad38db61d26c339d79ed90e679829c913">  463</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVAL_SHIFT (16U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a42e8a5d92c5aecb06006cb42c0d37d3a">  464</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVAL_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVATTR_CSINTVAL_SHIFT) &amp; XPI_DEVATTR_CSINTVAL_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a041f250a837cdb25a7399772a763296d">  465</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVAL_GET(x) (((uint32_t)(x) &amp; XPI_DEVATTR_CSINTVAL_MASK) &gt;&gt; XPI_DEVATTR_CSINTVAL_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * CSINTVU (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * CS interval unit</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 0b - The CS interval unit is 1 serial clock cycle</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * 1b - The CS interval unit is 256 serial clock cycle</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a129bdec15995e184f004b55e1072cc08">  474</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVU_MASK (0x8000U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af02ef7de901be0a5894818e063e169d0">  475</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVU_SHIFT (15U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa9cb1dae75ec6c9a3ae8485f5088548d">  476</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVU_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVATTR_CSINTVU_SHIFT) &amp; XPI_DEVATTR_CSINTVU_MASK)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad967afc10c8bb92d131f708841869adc">  477</a></span><span class="preprocessor">#define XPI_DEVATTR_CSINTVU_GET(x) (((uint32_t)(x) &amp; XPI_DEVATTR_CSINTVU_MASK) &gt;&gt; XPI_DEVATTR_CSINTVU_SHIFT)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/*</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * CAS (RW)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> *</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * Column Address Size.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * When external flash has separate address field for row address and column  address, this field should be set to flash column address bit width. XPI will automatically split flash  mapped address to Row address and Column address according to CAS field and WA field setting.  This bit should be set to 0x0 when external Flash don&#39;t support column address. XPI will transmit all  flash address bits as Row address. For flash address mapping, please refer to Flash memory map for  more detail.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a07dc68ed1b1bc250f40d3ff510089592">  485</a></span><span class="preprocessor">#define XPI_DEVATTR_CAS_MASK (0x7800U)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9ccb4608e436ab2df6aabf8fb8971dac">  486</a></span><span class="preprocessor">#define XPI_DEVATTR_CAS_SHIFT (11U)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8fdad1a27ad6f669bf8f2c7c94d4bcf0">  487</a></span><span class="preprocessor">#define XPI_DEVATTR_CAS_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVATTR_CAS_SHIFT) &amp; XPI_DEVATTR_CAS_MASK)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a235874f0b3aba4b18ce48898b523626d">  488</a></span><span class="preprocessor">#define XPI_DEVATTR_CAS_GET(x) (((uint32_t)(x) &amp; XPI_DEVATTR_CAS_MASK) &gt;&gt; XPI_DEVATTR_CAS_SHIFT)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">/*</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * WA (RW)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> *</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * Word Addressable.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * This bit should be set when external Flash is word addressable. If Flash is  word addressable, it should be access in terms of 16 bits. At this time, XPI will not transmit Flash  address bit 0 to external Flash. For flash address mapping, please refer to Flash memory map for more detail.</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a22e33ea9886d479538bce5c5fb2b70f6">  496</a></span><span class="preprocessor">#define XPI_DEVATTR_WA_MASK (0x400U)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6d0ae56071989886eea9e4e753dd7221">  497</a></span><span class="preprocessor">#define XPI_DEVATTR_WA_SHIFT (10U)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae5f1656a24aa9721062137bbfd4574e1">  498</a></span><span class="preprocessor">#define XPI_DEVATTR_WA_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVATTR_WA_SHIFT) &amp; XPI_DEVATTR_WA_MASK)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5ce360f347c8bf8460bba21c4d50966c">  499</a></span><span class="preprocessor">#define XPI_DEVATTR_WA_GET(x) (((uint32_t)(x) &amp; XPI_DEVATTR_WA_MASK) &gt;&gt; XPI_DEVATTR_WA_SHIFT)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">/*</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * TCSH (RW)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> *</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * Serial Flash CS Hold time.</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * This field is used to meet flash TCSH timing requirement. Serial flash CS  Hold time promised by XPI is: TCSH in serial root clock cycles (for both SDR and DDR mode). Please  refer to XPI Input Timing for more detail.</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac04162b322ca7d56098f8619713a8de2">  507</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSH_MASK (0x3E0U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae384a9f169c9fbdd6ceb2995af9e7af1">  508</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSH_SHIFT (5U)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6f9df4e5e5e7bc5f39d63a3a72a1af65">  509</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSH_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVATTR_TCSH_SHIFT) &amp; XPI_DEVATTR_TCSH_MASK)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a025fee983bb05e1f83b971afcd9886a5">  510</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSH_GET(x) (((uint32_t)(x) &amp; XPI_DEVATTR_TCSH_MASK) &gt;&gt; XPI_DEVATTR_TCSH_SHIFT)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/*</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * TCSS (RW)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> *</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * Serial Flash CS setup time.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * This field is used to meet flash TCSS timing requirement. Serial flash CS  Setup time promised by XPI is: (TCSS + 1/2) serial root clock cycles (for both SDR and DDR mode).  Please refer to XPI Input Timing for more detail.</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8d5b2f3f07ff89489ba2d902e98e7cb5">  518</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSS_MASK (0x1FU)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8ff53dc50ebf4b648351b58c0c39d68a">  519</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSS_SHIFT (0U)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3dd77ef76a630727b22868af9527a4a8">  520</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSS_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVATTR_TCSS_SHIFT) &amp; XPI_DEVATTR_TCSS_MASK)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4d0cef3a11edfc382f6efa9c93049ded">  521</a></span><span class="preprocessor">#define XPI_DEVATTR_TCSS_GET(x) (((uint32_t)(x) &amp; XPI_DEVATTR_TCSS_MASK) &gt;&gt; XPI_DEVATTR_TCSS_SHIFT)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/* Bitfield definition for register array: DEVMACR */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/*</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * CLRINSTRPTR (RW)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> *</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer  Programmable Sequence Engine for details. This field is used for AHB Read access to external Flash supporting XIP  (Execute-In-Place) mode</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a742f825bdffa46d597e6f7d0c8ae2a33">  529</a></span><span class="preprocessor">#define XPI_DEVMACR_CLRINSTRPTR_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aacbcb62bb5a1851e028e3774ad85abb3">  530</a></span><span class="preprocessor">#define XPI_DEVMACR_CLRINSTRPTR_SHIFT (31U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9e778db50a399ee38e18d0f2d9e17e6e">  531</a></span><span class="preprocessor">#define XPI_DEVMACR_CLRINSTRPTR_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_CLRINSTRPTR_SHIFT) &amp; XPI_DEVMACR_CLRINSTRPTR_MASK)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af7ad6042b69423b636a5d8f73b13ad18">  532</a></span><span class="preprocessor">#define XPI_DEVMACR_CLRINSTRPTR_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_CLRINSTRPTR_MASK) &gt;&gt; XPI_DEVMACR_CLRINSTRPTR_SHIFT)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * WRWAITUNIT (RW)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> *</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * AWRWAIT unit</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * 000b - The AWRWAIT unit is 2 ahb clock cycle</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * 001b - The AWRWAIT unit is 8 ahb clock cycle</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * 010b - The AWRWAIT unit is 32 ahb clock cycle</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * 011b - The AWRWAIT unit is 128 ahb clock cycle</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * 100b - The AWRWAIT unit is 512 ahb clock cycle</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * 101b - The AWRWAIT unit is 2048 ahb clock cycle</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * 110b - The AWRWAIT unit is 8192 ahb clock cycle</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * 111b - The AWRWAIT unit is 32768 ahb clock cycle</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abdb791cfb9c6a971e99906897dfcddd5">  547</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAITUNIT_MASK (0x70000000UL)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad985cd6a0655e190a93dfe851c6a4754">  548</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAITUNIT_SHIFT (28U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3600afa3596b3d330a0f8451dfd838c0">  549</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAITUNIT_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_WRWAITUNIT_SHIFT) &amp; XPI_DEVMACR_WRWAITUNIT_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a471cdfeccdb404a7c769bcc0001ca032">  550</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAITUNIT_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_WRWAITUNIT_MASK) &gt;&gt; XPI_DEVMACR_WRWAITUNIT_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/*</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * WRWAIT (RW)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> *</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * For certain devices (such as FPGA), it need some time to write data into internal  memory after the command sequences finished on XPI interface. If another Read command  sequence comes before previous programming finished internally, the read data may be wrong. This  field is used to hold AHB Bus ready for AHB write access to wait the programming finished in external  device. Then there will be no AHB read command triggered before the programming finished in external  device. The Wait cycle between AHB triggered command sequences finished on XPI interface and AHB  return Bus ready: AWRWAIT * AWRWAITUNIT</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa62b8a94647b1acb4e9414bc3e6a4522">  557</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAIT_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac67f0a28f9b3091b18991150b689234f">  558</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAIT_SHIFT (16U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0abcce66966227f2593fd7fd9b656670">  559</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAIT_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_WRWAIT_SHIFT) &amp; XPI_DEVMACR_WRWAIT_MASK)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afa8f95bff31108ab445ca756dd9243b7">  560</a></span><span class="preprocessor">#define XPI_DEVMACR_WRWAIT_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_WRWAIT_MASK) &gt;&gt; XPI_DEVMACR_WRWAIT_SHIFT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * WRINSGRPNUM (RW)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * Sequence Number for AHB Write triggered Command. For certain flash devices (E.g. HyperFlash/HyperRam/Serial NAND flash), a  Flash programming access is done by several command sequences. AHB write Command will trigger  (AWRSEQNUM+1) command sequences to external flash every time. XPI executes the sequences in LUT  incrementally.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * NOTE:</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * - Software should make sure the last sequence index never exceed LUT  sequence numbers: AWRSEQID+AWRSEQNUM &lt; 16</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * - Software need to make sure field AWRSEQNUM and LUT is configured  correctly according to external device spec. XPI don&#39;t check the sequence and just  execute them one by one.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a473d8be0e8093a5e9e33200dcde7d29c">  570</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPNUM_MASK (0xE000U)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab7b76ba00c8bb09f6b0cef692ee8bf9f">  571</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPNUM_SHIFT (13U)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8714bd65ee4a0ab5bd52eb001cb71f01">  572</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPNUM_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_WRINSGRPNUM_SHIFT) &amp; XPI_DEVMACR_WRINSGRPNUM_MASK)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a932c7db9a85943bf370056f9f36e6eea">  573</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPNUM_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_WRINSGRPNUM_MASK) &gt;&gt; XPI_DEVMACR_WRINSGRPNUM_SHIFT)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/*</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * WRINSGRPIND (RW)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> *</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * Sequence Index for AHB Write triggered Command.</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a90bf1f4ec5d05ac3f8681bd48910239e">  580</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPIND_MASK (0xF00U)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6ed1d1e942910f04f0905fb34f252d52">  581</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPIND_SHIFT (8U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a97d36c3a6401a0821fb11037588ee221">  582</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPIND_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_WRINSGRPIND_SHIFT) &amp; XPI_DEVMACR_WRINSGRPIND_MASK)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#addcd6c74499fc845f024f00af8173d13">  583</a></span><span class="preprocessor">#define XPI_DEVMACR_WRINSGRPIND_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_WRINSGRPIND_MASK) &gt;&gt; XPI_DEVMACR_WRINSGRPIND_SHIFT)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/*</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * RDINSGRPNUM (RW)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> *</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * Sequence Number for AHB Read triggered Command in LUT. For certain flash devices (E.g. HyperFlash/HyperRam/Serial NAND flash), a  Flash reading access is done by several command sequences. AHB read Command will trigger (ARDSEQNUM+1)  command sequences to external flash every time. XPI executes the sequences in LUT  incrementally.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * NOTE:</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * - Software should make sure the last sequence index never exceed LUT  sequence numbers: ARDSEQID+ARDSEQNUM &lt;= 16</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * - Software need to make sure field ARDSEQNUM and LUT is configured  correctly according to external device spec. XPI don&#39;t check the sequence and just execute them  one by one.</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a072899b3341d3560554f276105161d7e">  593</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPNUM_MASK (0xE0U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac76f7bee48d90d6b094153fee8bc1f7d">  594</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPNUM_SHIFT (5U)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a040df054893e76502144bd131cd9f949">  595</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPNUM_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_RDINSGRPNUM_SHIFT) &amp; XPI_DEVMACR_RDINSGRPNUM_MASK)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af8cfb6bb93153fc2b9bdaa3b9c5215e7">  596</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPNUM_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_RDINSGRPNUM_MASK) &gt;&gt; XPI_DEVMACR_RDINSGRPNUM_SHIFT)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/*</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * RDINSGRPIND (RW)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> *</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * Sequence Index for AHB Read triggered Command in LUT</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad0b79472c686272da84fcf43a8aeab3b">  603</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPIND_MASK (0xFU)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a36c59689d6b39b891621d6bbd2355c30">  604</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPIND_SHIFT (0U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5c1e4c90f05544002503c2039efb47f0">  605</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPIND_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMACR_RDINSGRPIND_SHIFT) &amp; XPI_DEVMACR_RDINSGRPIND_MASK)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abde9c84ff459bb7610386a0ae2c771df">  606</a></span><span class="preprocessor">#define XPI_DEVMACR_RDINSGRPIND_GET(x) (((uint32_t)(x) &amp; XPI_DEVMACR_RDINSGRPIND_MASK) &gt;&gt; XPI_DEVMACR_RDINSGRPIND_SHIFT)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/* Bitfield definition for register: DEVMISC */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/*</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * WMENB (RW)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> *</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * Write mask enable bit for flash device on port B. When write mask function is  needed for memory device on port B, this bit must be set.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * 0b - Write mask is disabled, DQS(RWDS) pin will be un-driven when writing  to external device.</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * 1b - Write mask is enabled, DQS(RWDS) pin will be driven by XPI as write  mask output when writing to external device.</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a056e16301106fddffd7e52a0e378f4c8">  616</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENB_MASK (0x8U)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae7b78d603700f0953cf027d60a9e7b83">  617</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENB_SHIFT (3U)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a815553ada8c1d228c2a9feb0588cd52d">  618</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENB_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMISC_WMENB_SHIFT) &amp; XPI_DEVMISC_WMENB_MASK)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae69e79fa3807bf6f4dd338ca88f729be">  619</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENB_GET(x) (((uint32_t)(x) &amp; XPI_DEVMISC_WMENB_MASK) &gt;&gt; XPI_DEVMISC_WMENB_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/*</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * WMENA (RW)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> *</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * Write mask enable bit for flash device on port A. When write mask function is  needed for memory device on port A, this bit must be set.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * 0b - Write mask is disabled, DQS(RWDS) pin will be un-driven when writing  to external device.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * 1b - Write mask is enabled, DQS(RWDS) pin will be driven by XPI as write  mask output when writing to external device.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8ae80576a6e3963cb60e8bb8f05d3f10">  628</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENA_MASK (0x4U)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af5366d5b99b5a44272608b9bd052b766">  629</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENA_SHIFT (2U)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0964360c147855184cd83216f97d50da">  630</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENA_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMISC_WMENA_SHIFT) &amp; XPI_DEVMISC_WMENA_MASK)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2525170df50b8e57ae847a023b4a2d06">  631</a></span><span class="preprocessor">#define XPI_DEVMISC_WMENA_GET(x) (((uint32_t)(x) &amp; XPI_DEVMISC_WMENA_MASK) &gt;&gt; XPI_DEVMISC_WMENA_SHIFT)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/*</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * WMOPT1 (RW)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> *</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * Write mask option bit 1. This option bit could be used to remove AHB write burst  start address alignment limitation.</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * 0b - DQS pin will be used as Write Mask when writing to external device.  There is no limitation on AHB write burst start address alignment when flash is accessed in  individual mode.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * 1b - DQS pin will not be used as Write Mask when writing to external  device. There is limitation on AHB write burst start address alignment when flash is accessed in  individual mode.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acfe22293a5853e2116ebf0737959d310">  640</a></span><span class="preprocessor">#define XPI_DEVMISC_WMOPT1_MASK (0x1U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afa525a559b953a0336acfa78a31bb785">  641</a></span><span class="preprocessor">#define XPI_DEVMISC_WMOPT1_SHIFT (0U)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a387221a7ca6e4db00734f14954265ea8">  642</a></span><span class="preprocessor">#define XPI_DEVMISC_WMOPT1_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DEVMISC_WMOPT1_SHIFT) &amp; XPI_DEVMISC_WMOPT1_MASK)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a68548466d9c6424aa653f11ed36bad9b">  643</a></span><span class="preprocessor">#define XPI_DEVMISC_WMOPT1_GET(x) (((uint32_t)(x) &amp; XPI_DEVMISC_WMOPT1_MASK) &gt;&gt; XPI_DEVMISC_WMOPT1_SHIFT)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/* Bitfield definition for register: APBDAR */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">/*</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * DAR (RW)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> *</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * Device Address (for example, Serial NOR) for APB command</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0b95d9994b098f956e984fc65e5d4c24">  651</a></span><span class="preprocessor">#define XPI_APBDAR_DAR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5aca27a04b22c3a1ca96ad9efe13f947">  652</a></span><span class="preprocessor">#define XPI_APBDAR_DAR_SHIFT (0U)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad5317ed9098ef40799b4a1685ba2d525">  653</a></span><span class="preprocessor">#define XPI_APBDAR_DAR_SET(x) (((uint32_t)(x) &lt;&lt; XPI_APBDAR_DAR_SHIFT) &amp; XPI_APBDAR_DAR_MASK)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a29253732cdf0eb91cf8a91580181d1ed">  654</a></span><span class="preprocessor">#define XPI_APBDAR_DAR_GET(x) (((uint32_t)(x) &amp; XPI_APBDAR_DAR_MASK) &gt;&gt; XPI_APBDAR_DAR_SHIFT)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/* Bitfield definition for register: APBINSCR */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">/*</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * PINSGRPNUM (RW)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> *</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * Sequence Number for APB command: ISEQNUM+1.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac72ed12711f975273f3f4104f00b3fad">  662</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPNUM_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a00c8b06146f48ecfb0ce45482c5393c2">  663</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPNUM_SHIFT (24U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a93032c2745cd7d3c7aaa09874bedcc57">  664</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPNUM_SET(x) (((uint32_t)(x) &lt;&lt; XPI_APBINSCR_PINSGRPNUM_SHIFT) &amp; XPI_APBINSCR_PINSGRPNUM_MASK)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aae61c35e01472efb1e927ed0536babf5">  665</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPNUM_GET(x) (((uint32_t)(x) &amp; XPI_APBINSCR_PINSGRPNUM_MASK) &gt;&gt; XPI_APBINSCR_PINSGRPNUM_SHIFT)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/*</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * PINSGRPIND (RW)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> *</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * Sequence Index in INSTR for APB command.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7bef3a245ba486f31e9ce7925040e58e">  672</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPIND_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a69068246a6e107e1bbc0ab8fb233e291">  673</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPIND_SHIFT (16U)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab9ed47db1c3d16db4d68741c3abd6148">  674</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPIND_SET(x) (((uint32_t)(x) &lt;&lt; XPI_APBINSCR_PINSGRPIND_SHIFT) &amp; XPI_APBINSCR_PINSGRPIND_MASK)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acae7e60ea6cd530c6e847996cf2e29a8">  675</a></span><span class="preprocessor">#define XPI_APBINSCR_PINSGRPIND_GET(x) (((uint32_t)(x) &amp; XPI_APBINSCR_PINSGRPIND_MASK) &gt;&gt; XPI_APBINSCR_PINSGRPIND_SHIFT)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/*</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * PDATSZ (RW)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> *</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * Flash Read/Program Data Size (in Bytes) for APB command.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab98a432255e5f046940a59b32d645fca">  682</a></span><span class="preprocessor">#define XPI_APBINSCR_PDATSZ_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a58b14de404c69df308e9c39b810d87f2">  683</a></span><span class="preprocessor">#define XPI_APBINSCR_PDATSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7ed10a59a8d02a8b3b50c0202e08b189">  684</a></span><span class="preprocessor">#define XPI_APBINSCR_PDATSZ_SET(x) (((uint32_t)(x) &lt;&lt; XPI_APBINSCR_PDATSZ_SHIFT) &amp; XPI_APBINSCR_PDATSZ_MASK)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a149d83a0ab25e0b0cc503ea8eff3d7e2">  685</a></span><span class="preprocessor">#define XPI_APBINSCR_PDATSZ_GET(x) (((uint32_t)(x) &amp; XPI_APBINSCR_PDATSZ_MASK) &gt;&gt; XPI_APBINSCR_PDATSZ_SHIFT)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/* Bitfield definition for register: APBCMD */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * TRG (RW)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * Setting this bit will trigger an IP Command.</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * NOTE: It&#39;s not allowed to trigger another IP command before previous IP command  is finished on XPI interface. Software need to poll register bit INTR_IP_CMD_DONE or wait  for this interrupt in order to wait for IP command finished.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aad03446c7654093118b598c6a6414c4b">  694</a></span><span class="preprocessor">#define XPI_APBCMD_TRG_MASK (0x1U)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad30e87fc4ba263fe87566c1ba15b36da">  695</a></span><span class="preprocessor">#define XPI_APBCMD_TRG_SHIFT (0U)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af18b64d9e0243e50038ed1b3e4d3b1cf">  696</a></span><span class="preprocessor">#define XPI_APBCMD_TRG_SET(x) (((uint32_t)(x) &lt;&lt; XPI_APBCMD_TRG_SHIFT) &amp; XPI_APBCMD_TRG_MASK)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a59f78662a51f127bb2ebc51b98ee9bd5">  697</a></span><span class="preprocessor">#define XPI_APBCMD_TRG_GET(x) (((uint32_t)(x) &amp; XPI_APBCMD_TRG_MASK) &gt;&gt; XPI_APBCMD_TRG_SHIFT)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/* Bitfield definition for register: PRXFCR */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/*</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * WMRK (RW)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> *</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * Watermark level is (RXWMRK+1)*64 Bits. Interrupt register bit IPRXWA is set when filling level in IP RX FIFO is no  less than Watermark level by XPI. There will be a DMA request when the filling level is no less than  Watermark level and DMA read is enabled (register bit RXDMAEN is set). There will be an IPRXWA (IP  RX FIFO watermark available) interrupt generated when the filling level is no less than  Watermark level and IPRXWA interrupt is enabled (register bit INTEN_IPRXWA is set).</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * NOTE: After write-1-clear to INTR[IPRXWA], read address should be rolled  back to start address (memory mapped).</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae826fdc37ddf6aa06193b0262559caeb">  706</a></span><span class="preprocessor">#define XPI_PRXFCR_WMRK_MASK (0x3CU)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6108b81ad8ed7448a7f3bd7332fc772a">  707</a></span><span class="preprocessor">#define XPI_PRXFCR_WMRK_SHIFT (2U)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acfdb37a27764a84c360a9b877df9ab9f">  708</a></span><span class="preprocessor">#define XPI_PRXFCR_WMRK_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PRXFCR_WMRK_SHIFT) &amp; XPI_PRXFCR_WMRK_MASK)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae048019adc7029ec2d4251b1393ee933">  709</a></span><span class="preprocessor">#define XPI_PRXFCR_WMRK_GET(x) (((uint32_t)(x) &amp; XPI_PRXFCR_WMRK_MASK) &gt;&gt; XPI_PRXFCR_WMRK_SHIFT)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/*</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * DMAEN (RW)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> *</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * APB RX FIFO reading by DMA enabled.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * 0b - IP RX FIFO would be read by processor.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * 1b - IP RX FIFO would be read by DMA.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a19abb2c9b130e63e1532aaafa5242d4e">  718</a></span><span class="preprocessor">#define XPI_PRXFCR_DMAEN_MASK (0x2U)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af510ded9d9d9b51aac9cf30041ef04d8">  719</a></span><span class="preprocessor">#define XPI_PRXFCR_DMAEN_SHIFT (1U)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af365b752e601658f9ca4d7e1df7fb9fd">  720</a></span><span class="preprocessor">#define XPI_PRXFCR_DMAEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PRXFCR_DMAEN_SHIFT) &amp; XPI_PRXFCR_DMAEN_MASK)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7ae397e340402db6ee7dda23f0bf2f4d">  721</a></span><span class="preprocessor">#define XPI_PRXFCR_DMAEN_GET(x) (((uint32_t)(x) &amp; XPI_PRXFCR_DMAEN_MASK) &gt;&gt; XPI_PRXFCR_DMAEN_SHIFT)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">/*</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * CLRRXF (RW)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> *</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * Clear all valid data entries in APB RX FIFO. The read/write pointers in APB RX FIFO will be reset.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a448a685dd05987e2b336a9086c99f84e">  728</a></span><span class="preprocessor">#define XPI_PRXFCR_CLRRXF_MASK (0x1U)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a792d03cb5ef9b27b7f9f9cb9ccb765d7">  729</a></span><span class="preprocessor">#define XPI_PRXFCR_CLRRXF_SHIFT (0U)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aaf658aa7c977a46f0555722a5a0a80c3">  730</a></span><span class="preprocessor">#define XPI_PRXFCR_CLRRXF_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PRXFCR_CLRRXF_SHIFT) &amp; XPI_PRXFCR_CLRRXF_MASK)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aaa07101dd79515a23032ab69e0882ec4">  731</a></span><span class="preprocessor">#define XPI_PRXFCR_CLRRXF_GET(x) (((uint32_t)(x) &amp; XPI_PRXFCR_CLRRXF_MASK) &gt;&gt; XPI_PRXFCR_CLRRXF_SHIFT)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">/* Bitfield definition for register: PTXFCR */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * WMRK (RW)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * Watermark level is (TXWMRK+1)*64 Bits.  Interrupt register bit IPTXWE is set when empty level in IP TX FIFO is no  less than Watermark level by XPI. There will be a DMA request when empty level is no less than Watermark  level and DMA filling is enable (register bit TXDMAEN is set). There will be an IPTXWE (IP TX  FIFO Watermark Empty) interrupt generated when empty level is no less than Watermark level and  IPTXWE interrupt is enable (register bit INTEN_IPTXWE is set).</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * NOTE:</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * - The watermark level should be no more than the write window.</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * - The watermark level should be no more than IP TX FIFO size.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * - The write address to IP RX FIFO should roll back to the start address of  write window after pushing IP TX FIFO by writing-one-clear to INTR[IPTXWE].</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a28e77fde2cfdcbf40ec43e4108c408d1">  743</a></span><span class="preprocessor">#define XPI_PTXFCR_WMRK_MASK (0x3CU)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3f3c2f74bb58024cc6e395e7d970c059">  744</a></span><span class="preprocessor">#define XPI_PTXFCR_WMRK_SHIFT (2U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4cbd1c74b44893afbe03afeea7afb8c8">  745</a></span><span class="preprocessor">#define XPI_PTXFCR_WMRK_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PTXFCR_WMRK_SHIFT) &amp; XPI_PTXFCR_WMRK_MASK)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae2ac9000f2f06732cee9d95912d8a4a0">  746</a></span><span class="preprocessor">#define XPI_PTXFCR_WMRK_GET(x) (((uint32_t)(x) &amp; XPI_PTXFCR_WMRK_MASK) &gt;&gt; XPI_PTXFCR_WMRK_SHIFT)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/*</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * DMAEN (RW)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> * APB RX FIFO reading by DMA enabled.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * 0b - APB TX FIFO would be write by processor.</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * 1b - APB TXX FIFO would be write by DMA.</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aaec85903c7eba0a5e35e22670521d26b">  755</a></span><span class="preprocessor">#define XPI_PTXFCR_DMAEN_MASK (0x2U)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a68e7d9f1e9251c45252559a4acf465b2">  756</a></span><span class="preprocessor">#define XPI_PTXFCR_DMAEN_SHIFT (1U)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a08ec4b9416fc996657c36ebfb7141815">  757</a></span><span class="preprocessor">#define XPI_PTXFCR_DMAEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PTXFCR_DMAEN_SHIFT) &amp; XPI_PTXFCR_DMAEN_MASK)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab825f27c766acb315b93ced8be248838">  758</a></span><span class="preprocessor">#define XPI_PTXFCR_DMAEN_GET(x) (((uint32_t)(x) &amp; XPI_PTXFCR_DMAEN_MASK) &gt;&gt; XPI_PTXFCR_DMAEN_SHIFT)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">/*</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * CLRTXF (RW)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> *</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> * Clear all valid data entries in APB TX FIFO. The read/write pointers in APB TX FIFO will be reset.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5e198d949e8667e676bf865bf11966f1">  765</a></span><span class="preprocessor">#define XPI_PTXFCR_CLRTXF_MASK (0x1U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa46e88087251d237ef11d8da527fb5a3">  766</a></span><span class="preprocessor">#define XPI_PTXFCR_CLRTXF_SHIFT (0U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3dc19f5dc6bb4021bf2c3c5886c2fb89">  767</a></span><span class="preprocessor">#define XPI_PTXFCR_CLRTXF_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PTXFCR_CLRTXF_SHIFT) &amp; XPI_PTXFCR_CLRTXF_MASK)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5858e5e0db5ef32582d7f47eb8d5a46e">  768</a></span><span class="preprocessor">#define XPI_PTXFCR_CLRTXF_GET(x) (((uint32_t)(x) &amp; XPI_PTXFCR_CLRTXF_MASK) &gt;&gt; XPI_PTXFCR_CLRTXF_SHIFT)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/* Bitfield definition for register array: DLLCR */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">/*</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * OVRDVAL (RW)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> *</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * Slave clock delay line delay cell number selection override value. When OVRDEN is set 0x1, the delay cell number in DLL is OVRDVAL+1.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af648764984409b6e65e6097b623f645d">  776</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDVAL_MASK (0x7E00U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9a0eabe2bceef19809f1520b73df0fe5">  777</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDVAL_SHIFT (9U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acdea49238a25046b1ff8fcaaadc8b773">  778</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDVAL_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DLLCR_OVRDVAL_SHIFT) &amp; XPI_DLLCR_OVRDVAL_MASK)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a868d2f4e393037d587711eac83324841">  779</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDVAL_GET(x) (((uint32_t)(x) &amp; XPI_DLLCR_OVRDVAL_MASK) &gt;&gt; XPI_DLLCR_OVRDVAL_SHIFT)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/*</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * OVRDEN (RW)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> *</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * Slave clock delay line delay cell number selection override enable.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afeb7dccdad9fdfe7708b3cb1c1923f46">  786</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDEN_MASK (0x100U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aefebdd4b43a12107dd35696ae9a0bd12">  787</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1fa5427881c12f6fc7007571ef2c066f">  788</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDEN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DLLCR_OVRDEN_SHIFT) &amp; XPI_DLLCR_OVRDEN_MASK)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aed5c86138029151e5fd47bb65cd564f9">  789</a></span><span class="preprocessor">#define XPI_DLLCR_OVRDEN_GET(x) (((uint32_t)(x) &amp; XPI_DLLCR_OVRDEN_MASK) &gt;&gt; XPI_DLLCR_OVRDEN_SHIFT)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * DLYTGT (RW)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> *</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * The delay target for slave delay line is: ((DLYTARGET+1) * 1/32 * clock cycle of  reference clock (serial root clock). If serial root clock is &gt;= 100 MHz, DLLEN set to  0x1, OVRDEN set to =0x0, then DLYTARGET setting of 0xF is recommended.</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a34b965ce942924cc90bcc2dbc2dd04bb">  796</a></span><span class="preprocessor">#define XPI_DLLCR_DLYTGT_MASK (0x78U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa8bdff338303e9cd36af0605e4fb78cd">  797</a></span><span class="preprocessor">#define XPI_DLLCR_DLYTGT_SHIFT (3U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7a4751b74e964a8bcaf03412507ae7aa">  798</a></span><span class="preprocessor">#define XPI_DLLCR_DLYTGT_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DLLCR_DLYTGT_SHIFT) &amp; XPI_DLLCR_DLYTGT_MASK)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad0108eb0cb3ddbf0733ff1e7e3eb75da">  799</a></span><span class="preprocessor">#define XPI_DLLCR_DLYTGT_GET(x) (((uint32_t)(x) &amp; XPI_DLLCR_DLYTGT_MASK) &gt;&gt; XPI_DLLCR_DLYTGT_SHIFT)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/*</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * RST (RW)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> *</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * Software could force a reset on DLL by setting this field to 0x1. This will cause the  DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset  action is edge triggered, so software        need to clear this bit after set this bit (no delay limitation).</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a51b09fe6ba465c00d2f27673f375798a">  806</a></span><span class="preprocessor">#define XPI_DLLCR_RST_MASK (0x2U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acdd1cc210147e82e39ad834ca0843ef3">  807</a></span><span class="preprocessor">#define XPI_DLLCR_RST_SHIFT (1U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afd1bb0d4997ff602941bd4aff51cd29b">  808</a></span><span class="preprocessor">#define XPI_DLLCR_RST_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DLLCR_RST_SHIFT) &amp; XPI_DLLCR_RST_MASK)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a263edfc21d39f51b6c46f27acb0d292f">  809</a></span><span class="preprocessor">#define XPI_DLLCR_RST_GET(x) (((uint32_t)(x) &amp; XPI_DLLCR_RST_MASK) &gt;&gt; XPI_DLLCR_RST_SHIFT)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> *</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * DLL calibration enable.</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * When this bit is cleared, DLL calibration is disabled and the delay cell  number in slave delay line is always 1. Please note that SLV delay line is overridden when OVRDEN bit is  set and this bit field setting is ignored.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5cff06c183ebfc8e497a14a596798018">  817</a></span><span class="preprocessor">#define XPI_DLLCR_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afa8c4547778a2720da44b5a2a9e5654c">  818</a></span><span class="preprocessor">#define XPI_DLLCR_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a02c43f26e4c8d23aac7217421faaa5aa">  819</a></span><span class="preprocessor">#define XPI_DLLCR_EN_SET(x) (((uint32_t)(x) &lt;&lt; XPI_DLLCR_EN_SHIFT) &amp; XPI_DLLCR_EN_MASK)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a614f127e5396c15f3633bfc4dd4941e3">  820</a></span><span class="preprocessor">#define XPI_DLLCR_EN_GET(x) (((uint32_t)(x) &amp; XPI_DLLCR_EN_MASK) &gt;&gt; XPI_DLLCR_EN_SHIFT)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/* Bitfield definition for register: STAT0 */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/*</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * ARBCMDSRC (RO)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> *</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * This status field indicates the trigger source of current command sequence granted  by arbitrator. This field value is meaningless when ARB_CTL is not busy  (STS0[ARBIDLE]=0x1).</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * 00b - Triggered by AHB read command (triggered by AHB read).</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * 01b - Triggered by AHB write command (triggered by AHB Write).</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * 10b - Triggered by IP command (triggered by setting register bit  IPCMD.TRG).</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * 11b - Triggered by suspended command (resumed)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a73762dacc4acf468a386d044bdd3998c">  832</a></span><span class="preprocessor">#define XPI_STAT0_ARBCMDSRC_MASK (0xCU)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7f1d39fca4d1767a693370ab192e98a2">  833</a></span><span class="preprocessor">#define XPI_STAT0_ARBCMDSRC_SHIFT (2U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9b33c64e61249ba4e412a909a2cf5dd7">  834</a></span><span class="preprocessor">#define XPI_STAT0_ARBCMDSRC_GET(x) (((uint32_t)(x) &amp; XPI_STAT0_ARBCMDSRC_MASK) &gt;&gt; XPI_STAT0_ARBCMDSRC_SHIFT)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">/*</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * SEQIDLE (RW)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> *</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> * This status bit indicates the state machine in SEQ_CTL is idle and there is  command sequence executing on XPI interface.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a184ebaf87495cbad0cbdb5af0139e6b2">  841</a></span><span class="preprocessor">#define XPI_STAT0_SEQIDLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a99cedf27de3971ee7435cd6c6905b8b4">  842</a></span><span class="preprocessor">#define XPI_STAT0_SEQIDLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3042f4bb984c489bfb41150e3e05749d">  843</a></span><span class="preprocessor">#define XPI_STAT0_SEQIDLE_SET(x) (((uint32_t)(x) &lt;&lt; XPI_STAT0_SEQIDLE_SHIFT) &amp; XPI_STAT0_SEQIDLE_MASK)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5741c9899dfee702ad7b89101080dbb0">  844</a></span><span class="preprocessor">#define XPI_STAT0_SEQIDLE_GET(x) (((uint32_t)(x) &amp; XPI_STAT0_SEQIDLE_MASK) &gt;&gt; XPI_STAT0_SEQIDLE_SHIFT)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">/* Bitfield definition for register: STAT1 */</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/*</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * PCMDERRCODE (RO)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> *</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * Indicates the Error Code when IP command Error detected. This field will be cleared  when INTR[IPCMDERR] is write-1-clear(w1c).</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> * 0000b - No error.</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * 0010b - APB command with JMP_ON_CS instruction used in the sequence.</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * 0011b - There is unknown instruction opcode in the sequence.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * 0100b - Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * 0101b - Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * 0110b - Flash access start address exceed the whole flash address range  (A1/A2/B1/B2).</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * 1110b - Sequence execution timeout.</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * 1111b - Flash boundary crossed.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> */</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8f020cea9c03ec994b559e42dafca249">  860</a></span><span class="preprocessor">#define XPI_STAT1_PCMDERRCODE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8a63002bd44f5fba0a712a7607ee6e61">  861</a></span><span class="preprocessor">#define XPI_STAT1_PCMDERRCODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a502b8350d2b7ad10ce3f87f79b3a8d2f">  862</a></span><span class="preprocessor">#define XPI_STAT1_PCMDERRCODE_GET(x) (((uint32_t)(x) &amp; XPI_STAT1_PCMDERRCODE_MASK) &gt;&gt; XPI_STAT1_PCMDERRCODE_SHIFT)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">/*</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> * PCMDERRID (RO)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> *</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> * Indicates the sequence Index when APB command error detected. This field will be  cleared when INTR[IPCMDERR] is write-1-clear(w1c).</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> */</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4e90ce48556a84df461435009b2f09c1">  869</a></span><span class="preprocessor">#define XPI_STAT1_PCMDERRID_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5c72acc25a195ea006ddeb36f103e92a">  870</a></span><span class="preprocessor">#define XPI_STAT1_PCMDERRID_SHIFT (16U)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab59a124416e6a7ea934d785d90bc2962">  871</a></span><span class="preprocessor">#define XPI_STAT1_PCMDERRID_GET(x) (((uint32_t)(x) &amp; XPI_STAT1_PCMDERRID_MASK) &gt;&gt; XPI_STAT1_PCMDERRID_SHIFT)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">/*</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * AHBCMDERRID (RW)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> *</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * Indicates the sequence index when an AHB command error is detected. This field will be  cleared when INTR[AHBCMDERR] is write-1-clear(w1c).</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a067c1a56064f99e8e325de0f8bfcd5aa">  878</a></span><span class="preprocessor">#define XPI_STAT1_AHBCMDERRID_MASK (0xFU)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad1c214bebd0099423233cf3cb25b8633">  879</a></span><span class="preprocessor">#define XPI_STAT1_AHBCMDERRID_SHIFT (0U)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a04e8154f2755dc603799fa55f1457f62">  880</a></span><span class="preprocessor">#define XPI_STAT1_AHBCMDERRID_SET(x) (((uint32_t)(x) &lt;&lt; XPI_STAT1_AHBCMDERRID_SHIFT) &amp; XPI_STAT1_AHBCMDERRID_MASK)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aaaa50e0ded4707b0d677b974bed0d9db">  881</a></span><span class="preprocessor">#define XPI_STAT1_AHBCMDERRID_GET(x) (((uint32_t)(x) &amp; XPI_STAT1_AHBCMDERRID_MASK) &gt;&gt; XPI_STAT1_AHBCMDERRID_SHIFT)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">/* Bitfield definition for register: STAT2 */</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">/*</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * BREFSEL (RO)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> *</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> * Flash B sample clock reference delay line delay cell number selection.</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> */</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#adf661ad54e9878ca8c60371a7679ddf0">  889</a></span><span class="preprocessor">#define XPI_STAT2_BREFSEL_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad29049b282435b34edfe3c0f30d37938">  890</a></span><span class="preprocessor">#define XPI_STAT2_BREFSEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a997b9234e4b10afaff1d597cf6753cbf">  891</a></span><span class="preprocessor">#define XPI_STAT2_BREFSEL_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_BREFSEL_MASK) &gt;&gt; XPI_STAT2_BREFSEL_SHIFT)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">/*</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * BSLVSEL (RO)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> *</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * Flash B sample clock slave delay line delay cell number selection.</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a214c0694288f57817e83a3516001dbf5">  898</a></span><span class="preprocessor">#define XPI_STAT2_BSLVSEL_MASK (0xFC0000UL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4d6a6e7bbb0666a964fba97ffd3e8af0">  899</a></span><span class="preprocessor">#define XPI_STAT2_BSLVSEL_SHIFT (18U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aeb0e69d463e56bb647ca55e03cbc2338">  900</a></span><span class="preprocessor">#define XPI_STAT2_BSLVSEL_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_BSLVSEL_MASK) &gt;&gt; XPI_STAT2_BSLVSEL_SHIFT)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/*</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * BREFLOCK (RO)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> *</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * Flash B sample clock reference delay line locked.</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> */</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afe28f8bdb5db89170bf4c9827edf4e84">  907</a></span><span class="preprocessor">#define XPI_STAT2_BREFLOCK_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0f0be5a2a88ac71e9a138a82f5fd99de">  908</a></span><span class="preprocessor">#define XPI_STAT2_BREFLOCK_SHIFT (17U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa771c9667a11cb83b35d0233799852bc">  909</a></span><span class="preprocessor">#define XPI_STAT2_BREFLOCK_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_BREFLOCK_MASK) &gt;&gt; XPI_STAT2_BREFLOCK_SHIFT)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">/*</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * BSLVLOCK (RO)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> *</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * Flash B sample clock slave delay line locked.</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a323f7858c16c3359900312aa9187ab38">  916</a></span><span class="preprocessor">#define XPI_STAT2_BSLVLOCK_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae21b82899a31b06269ab7955ba46bcfa">  917</a></span><span class="preprocessor">#define XPI_STAT2_BSLVLOCK_SHIFT (16U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a49b83d78ec22f46ba93798246e3214a9">  918</a></span><span class="preprocessor">#define XPI_STAT2_BSLVLOCK_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_BSLVLOCK_MASK) &gt;&gt; XPI_STAT2_BSLVLOCK_SHIFT)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/*</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * AREFSEL (RO)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> *</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * Flash A sample clock reference delay line delay cell number selection.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac0e47bf57a3d436b95a6a869bb24593f">  925</a></span><span class="preprocessor">#define XPI_STAT2_AREFSEL_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2c66911a1e97b382bab2fbf53ce9524d">  926</a></span><span class="preprocessor">#define XPI_STAT2_AREFSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a118702206bf465aee2a79369d11d0c8a">  927</a></span><span class="preprocessor">#define XPI_STAT2_AREFSEL_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_AREFSEL_MASK) &gt;&gt; XPI_STAT2_AREFSEL_SHIFT)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">/*</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * ASLVSEL (RO)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> *</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * Flash A sample clock slave delay line delay cell number selection.</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a915ecafdcc6a45125dffdf708a223802">  934</a></span><span class="preprocessor">#define XPI_STAT2_ASLVSEL_MASK (0xFCU)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a47a6c56685ab3b20d41415d5394b68da">  935</a></span><span class="preprocessor">#define XPI_STAT2_ASLVSEL_SHIFT (2U)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aac3ca2b3858d12c22292bdd4a4024fb4">  936</a></span><span class="preprocessor">#define XPI_STAT2_ASLVSEL_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_ASLVSEL_MASK) &gt;&gt; XPI_STAT2_ASLVSEL_SHIFT)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">/*</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * AREFLOCK (RO)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> *</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * Flash A sample clock reference delay line locked.</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> */</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad4ce0b0b62d3732e40a7a2d23e90839c">  943</a></span><span class="preprocessor">#define XPI_STAT2_AREFLOCK_MASK (0x2U)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a414dcf179a9058db84be1ef764afbafa">  944</a></span><span class="preprocessor">#define XPI_STAT2_AREFLOCK_SHIFT (1U)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3ab67d1e22640c162f5501472c33ef93">  945</a></span><span class="preprocessor">#define XPI_STAT2_AREFLOCK_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_AREFLOCK_MASK) &gt;&gt; XPI_STAT2_AREFLOCK_SHIFT)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/*</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * ASLVLOCK (RW)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> *</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * Flash A sample clock slave delay line locked.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2300c678d3605d10f6242295c96afe64">  952</a></span><span class="preprocessor">#define XPI_STAT2_ASLVLOCK_MASK (0x1U)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4eb0476e6ec7f7e5fff6fa299fd37886">  953</a></span><span class="preprocessor">#define XPI_STAT2_ASLVLOCK_SHIFT (0U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad6dbb31fd828f703ff859d554e65fffe">  954</a></span><span class="preprocessor">#define XPI_STAT2_ASLVLOCK_SET(x) (((uint32_t)(x) &lt;&lt; XPI_STAT2_ASLVLOCK_SHIFT) &amp; XPI_STAT2_ASLVLOCK_MASK)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a741c8f92902d5894f66f8dc6717a39ab">  955</a></span><span class="preprocessor">#define XPI_STAT2_ASLVLOCK_GET(x) (((uint32_t)(x) &amp; XPI_STAT2_ASLVLOCK_MASK) &gt;&gt; XPI_STAT2_ASLVLOCK_SHIFT)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/* Bitfield definition for register: AHBSPNDSTS */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/*</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * DATLFT (RO)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> *</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * Left Data size for suspended command sequence (in byte).</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae997b5f56323098937d5f30faee2a2a1">  963</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_DATLFT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a7d9d1e15f934b7e00741e028454ce3e6">  964</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_DATLFT_SHIFT (16U)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aba818cc7be00ee883c756c295728468a">  965</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_DATLFT_GET(x) (((uint32_t)(x) &amp; XPI_AHBSPNDSTS_DATLFT_MASK) &gt;&gt; XPI_AHBSPNDSTS_DATLFT_SHIFT)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/*</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment"> * BUFID (RO)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"> *</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> * AHB RX BUF ID for suspended command sequence</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> */</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a978e1a2fbc5afac6b2f1416a3f5b1b5c">  972</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_BUFID_MASK (0xEU)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9aab318b42e5a8e51283b4c6d4f199ad">  973</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_BUFID_SHIFT (1U)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a204c464aa3cc25d3bcf59324a3fe1949">  974</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_BUFID_GET(x) (((uint32_t)(x) &amp; XPI_AHBSPNDSTS_BUFID_MASK) &gt;&gt; XPI_AHBSPNDSTS_BUFID_SHIFT)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">/*</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * ACTIVE (RW)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> *</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> * Indicates if an AHB read prefetch command sequence has been suspended.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"> */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae74ba908f4e8bc598861e38ea5f432aa">  981</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_ACTIVE_MASK (0x1U)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a22c6bada6a32c430f80f7484675fed04">  982</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_ACTIVE_SHIFT (0U)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad5e487978b26e7d353b81ab68d0ac537">  983</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_ACTIVE_SET(x) (((uint32_t)(x) &lt;&lt; XPI_AHBSPNDSTS_ACTIVE_SHIFT) &amp; XPI_AHBSPNDSTS_ACTIVE_MASK)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5a606679df0d16bb603891d28f908319">  984</a></span><span class="preprocessor">#define XPI_AHBSPNDSTS_ACTIVE_GET(x) (((uint32_t)(x) &amp; XPI_AHBSPNDSTS_ACTIVE_MASK) &gt;&gt; XPI_AHBSPNDSTS_ACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/* Bitfield definition for register: PRXFSTS */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/*</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * RDCNTR (RO)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> *</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * Total Read Data Counter: RDCNTR * 64 Bits.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a81f2aad018f45fb6ff07183f3f7e3188">  992</a></span><span class="preprocessor">#define XPI_PRXFSTS_RDCNTR_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a10057305f7d16cb5c25f33b27508d64f">  993</a></span><span class="preprocessor">#define XPI_PRXFSTS_RDCNTR_SHIFT (16U)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abb8e25771de06e40158c8638d9121708">  994</a></span><span class="preprocessor">#define XPI_PRXFSTS_RDCNTR_GET(x) (((uint32_t)(x) &amp; XPI_PRXFSTS_RDCNTR_MASK) &gt;&gt; XPI_PRXFSTS_RDCNTR_SHIFT)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">/*</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * FILL (RW)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> *</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * Fill level of IP RX FIFO.</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * Valid Data entries in APB RX FIFO is: FILL * 64 Bits</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6ce6809212db1785d44f590ebb4798ec"> 1002</a></span><span class="preprocessor">#define XPI_PRXFSTS_FILL_MASK (0xFFU)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a380cdd74593e1a2a6fb69d65ea7fb558"> 1003</a></span><span class="preprocessor">#define XPI_PRXFSTS_FILL_SHIFT (0U)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a99958dc9fac9b8f174ecb6e34fa217e7"> 1004</a></span><span class="preprocessor">#define XPI_PRXFSTS_FILL_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PRXFSTS_FILL_SHIFT) &amp; XPI_PRXFSTS_FILL_MASK)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4a6bcc1acc8d1872009cf402119e0662"> 1005</a></span><span class="preprocessor">#define XPI_PRXFSTS_FILL_GET(x) (((uint32_t)(x) &amp; XPI_PRXFSTS_FILL_MASK) &gt;&gt; XPI_PRXFSTS_FILL_SHIFT)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">/* Bitfield definition for register: PTXFSTS */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">/*</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> * RDCNTR (RO)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> *</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * Total Write Data Counter: WRCNTR * 64 Bits.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa5c836d54aa91957f6a51713c7bf1b55"> 1013</a></span><span class="preprocessor">#define XPI_PTXFSTS_RDCNTR_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2e8ee5955338e678241e3a1afdd7e36f"> 1014</a></span><span class="preprocessor">#define XPI_PTXFSTS_RDCNTR_SHIFT (16U)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a482671df46003617d9b2df47b28cb6e7"> 1015</a></span><span class="preprocessor">#define XPI_PTXFSTS_RDCNTR_GET(x) (((uint32_t)(x) &amp; XPI_PTXFSTS_RDCNTR_MASK) &gt;&gt; XPI_PTXFSTS_RDCNTR_SHIFT)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">/*</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * FILL (RW)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> *</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * Fill level of APB TX FIFO.</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * Valid Data entries in APB TX FIFO is: FILL * 64 Bits</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa0cad3b9181fcf618dcf2ebb74f4490c"> 1023</a></span><span class="preprocessor">#define XPI_PTXFSTS_FILL_MASK (0xFFU)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a25d0eaca692a07a754000656ec479bd5"> 1024</a></span><span class="preprocessor">#define XPI_PTXFSTS_FILL_SHIFT (0U)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa940d1450c8093bcc76abca0045a1650"> 1025</a></span><span class="preprocessor">#define XPI_PTXFSTS_FILL_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PTXFSTS_FILL_SHIFT) &amp; XPI_PTXFSTS_FILL_MASK)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ada3eb51dff97bc4a3dc0772e30003096"> 1026</a></span><span class="preprocessor">#define XPI_PTXFSTS_FILL_GET(x) (((uint32_t)(x) &amp; XPI_PTXFSTS_FILL_MASK) &gt;&gt; XPI_PTXFSTS_FILL_SHIFT)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">/* Bitfield definition for register array: PRX */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">/*</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> * RXFIFO (RO)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> *</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> * RX FIFO</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a0775e86d8885a80a620d8e863c05c7a6"> 1034</a></span><span class="preprocessor">#define XPI_PRX_RXFIFO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6c7bc99b91128c461e170ca2622a6b21"> 1035</a></span><span class="preprocessor">#define XPI_PRX_RXFIFO_SHIFT (0U)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8e147ca03c5e835aa2d62887ff35d0dc"> 1036</a></span><span class="preprocessor">#define XPI_PRX_RXFIFO_GET(x) (((uint32_t)(x) &amp; XPI_PRX_RXFIFO_MASK) &gt;&gt; XPI_PRX_RXFIFO_SHIFT)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">/* Bitfield definition for register array: PTX */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">/*</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * TXFIFO (WO)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> *</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> */</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac9652a9bc112d86ed0e70c6f6dbc45ca"> 1043</a></span><span class="preprocessor">#define XPI_PTX_TXFIFO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a89772d9abce86d8cd37ed40b8a04cd36"> 1044</a></span><span class="preprocessor">#define XPI_PTX_TXFIFO_SHIFT (0U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a34ab4c4067d4c039680613366e0f74d4"> 1045</a></span><span class="preprocessor">#define XPI_PTX_TXFIFO_SET(x) (((uint32_t)(x) &lt;&lt; XPI_PTX_TXFIFO_SHIFT) &amp; XPI_PTX_TXFIFO_MASK)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abacf99ae91727cb57fa761000feb8fc2"> 1046</a></span><span class="preprocessor">#define XPI_PTX_TXFIFO_GET(x) (((uint32_t)(x) &amp; XPI_PTX_TXFIFO_MASK) &gt;&gt; XPI_PTX_TXFIFO_SHIFT)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">/* Bitfield definition for register array: INSTR */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">/*</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> * PHASE1 (RW)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> *</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * OPCODE1</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aee2e3f3b1595319b8995d5d2f02d8625"> 1054</a></span><span class="preprocessor">#define XPI_INSTR_PHASE1_MASK (0xFC000000UL)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a034e0300809568718776b1837082c6cc"> 1055</a></span><span class="preprocessor">#define XPI_INSTR_PHASE1_SHIFT (26U)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4d2cf43593c3e1d19f6d5b12340d490b"> 1056</a></span><span class="preprocessor">#define XPI_INSTR_PHASE1_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTR_PHASE1_SHIFT) &amp; XPI_INSTR_PHASE1_MASK)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abce881253bf052a84022558ef7aa4347"> 1057</a></span><span class="preprocessor">#define XPI_INSTR_PHASE1_GET(x) (((uint32_t)(x) &amp; XPI_INSTR_PHASE1_MASK) &gt;&gt; XPI_INSTR_PHASE1_SHIFT)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">/*</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> * PADS1 (RW)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> *</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"> * NUMPADS1</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> */</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a26a866568c11af9978040198de01f43b"> 1064</a></span><span class="preprocessor">#define XPI_INSTR_PADS1_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa9fba253d29a31843303451acaaf8e07"> 1065</a></span><span class="preprocessor">#define XPI_INSTR_PADS1_SHIFT (24U)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac9a03513a894d8a8475ab0c3330e4f28"> 1066</a></span><span class="preprocessor">#define XPI_INSTR_PADS1_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTR_PADS1_SHIFT) &amp; XPI_INSTR_PADS1_MASK)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a99620d9cb82224780e74ee948c32de4d"> 1067</a></span><span class="preprocessor">#define XPI_INSTR_PADS1_GET(x) (((uint32_t)(x) &amp; XPI_INSTR_PADS1_MASK) &gt;&gt; XPI_INSTR_PADS1_SHIFT)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">/*</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * OPERAND1 (RW)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> *</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> * OPERAND1</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> */</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9afaa49dd5f5ac5f5a03c8454e247180"> 1074</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND1_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a36dfd68f079584f84a64c606bfd04b5b"> 1075</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND1_SHIFT (16U)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a020d7c8815366c9e83dac13c01c59c98"> 1076</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND1_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTR_OPERAND1_SHIFT) &amp; XPI_INSTR_OPERAND1_MASK)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5037922e00f9c84040aed761ae860c14"> 1077</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND1_GET(x) (((uint32_t)(x) &amp; XPI_INSTR_OPERAND1_MASK) &gt;&gt; XPI_INSTR_OPERAND1_SHIFT)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">/*</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> * PHASE0 (RW)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> *</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> * OPCODE0</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> */</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab8a1eb3f034ba722686f744f53fbe0d1"> 1084</a></span><span class="preprocessor">#define XPI_INSTR_PHASE0_MASK (0xFC00U)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a839f35b05c5ac481f7fb2aeaac02453a"> 1085</a></span><span class="preprocessor">#define XPI_INSTR_PHASE0_SHIFT (10U)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2111823d2eb81359832496afa53c835d"> 1086</a></span><span class="preprocessor">#define XPI_INSTR_PHASE0_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTR_PHASE0_SHIFT) &amp; XPI_INSTR_PHASE0_MASK)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acd9bc6fa94d887c28628c4f9b25425c7"> 1087</a></span><span class="preprocessor">#define XPI_INSTR_PHASE0_GET(x) (((uint32_t)(x) &amp; XPI_INSTR_PHASE0_MASK) &gt;&gt; XPI_INSTR_PHASE0_SHIFT)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">/*</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * PADS0 (RW)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> *</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * NUMPADS0</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8f9498bc179708a27ec22a40feab869c"> 1094</a></span><span class="preprocessor">#define XPI_INSTR_PADS0_MASK (0x300U)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2bcbfcf34c14b28463f11d95ec90f41a"> 1095</a></span><span class="preprocessor">#define XPI_INSTR_PADS0_SHIFT (8U)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a506134e6c9145c959109468103fbc42f"> 1096</a></span><span class="preprocessor">#define XPI_INSTR_PADS0_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTR_PADS0_SHIFT) &amp; XPI_INSTR_PADS0_MASK)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abf35b04bc8fc83d76770ca85dd5356e8"> 1097</a></span><span class="preprocessor">#define XPI_INSTR_PADS0_GET(x) (((uint32_t)(x) &amp; XPI_INSTR_PADS0_MASK) &gt;&gt; XPI_INSTR_PADS0_SHIFT)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">/*</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * OPERAND0 (RW)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> *</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * OPERAND0</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> */</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af7d9c34057b241742198e73ec54a49ab"> 1104</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND0_MASK (0xFFU)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1f35f6b3414849c88f8644fa280a591d"> 1105</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND0_SHIFT (0U)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab061aab425bdf5051876eac0b8d4cfa6"> 1106</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND0_SET(x) (((uint32_t)(x) &lt;&lt; XPI_INSTR_OPERAND0_SHIFT) &amp; XPI_INSTR_OPERAND0_MASK)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abe2c29350ef59e5f0302e45392a6276c"> 1107</a></span><span class="preprocessor">#define XPI_INSTR_OPERAND0_GET(x) (((uint32_t)(x) &amp; XPI_INSTR_OPERAND0_MASK) &gt;&gt; XPI_INSTR_OPERAND0_SHIFT)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">/* AHBBUFCR register group index macro definition */</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a65c8bab8e4a1f56e7dac202d874e2f1e"> 1112</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M0 (0UL)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aee34023b7ef61b420924d30a82fe050c"> 1113</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M1 (1UL)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae8bc4dc64bdf47b9e79260b4bed063af"> 1114</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M2 (2UL)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad30fe4ba8fd55cedc908f0150fd2fe70"> 1115</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M3 (3UL)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a71f171380d00142d9f2b76e704ea9373"> 1116</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M4 (4UL)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af1f04fba59924326d83244bb056a5d09"> 1117</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M5 (5UL)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad0af75b6e4606500809bac0ef8b6ab5d"> 1118</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M6 (6UL)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a990b9803948ffcf829bc2a6bb98fa54e"> 1119</a></span><span class="preprocessor">#define XPI_AHBBUFCR_M7 (7UL)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/* DEVSIZE register group index macro definition */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5a66d9bc8eecdf7b2aa0c82cc6c09986"> 1122</a></span><span class="preprocessor">#define XPI_DEVSIZE_A1 (0UL)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a152710e40335ddbc639d324c2eea4f96"> 1123</a></span><span class="preprocessor">#define XPI_DEVSIZE_A2 (1UL)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a00c57c7e3aa15bcf124d4df10d9d141f"> 1124</a></span><span class="preprocessor">#define XPI_DEVSIZE_B1 (2UL)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3fd222842eb86f6729a9296646696a0c"> 1125</a></span><span class="preprocessor">#define XPI_DEVSIZE_B2 (3UL)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">/* DEVATTR register group index macro definition */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3c479409f0eff8e96a90138c247a76fb"> 1128</a></span><span class="preprocessor">#define XPI_DEVATTR_A1 (0UL)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#afa8e85ab70c4ceb620fc85e1c751642a"> 1129</a></span><span class="preprocessor">#define XPI_DEVATTR_A2 (1UL)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aecf3351fa6644db600058972031c9ded"> 1130</a></span><span class="preprocessor">#define XPI_DEVATTR_B1 (2UL)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abddaed328e1ca0cb2cd6ba26f7a59aa5"> 1131</a></span><span class="preprocessor">#define XPI_DEVATTR_B2 (3UL)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">/* DEVMACR register group index macro definition */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aadfddcfb6801900b4d7eb46f53c048a2"> 1134</a></span><span class="preprocessor">#define XPI_DEVMACR_A1 (0UL)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac7d774a8577711f6f47138a99286ad5c"> 1135</a></span><span class="preprocessor">#define XPI_DEVMACR_A2 (1UL)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#abc204d3a66eb86b294a7bdfc6a56b501"> 1136</a></span><span class="preprocessor">#define XPI_DEVMACR_B1 (2UL)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a262ecf277925babf3362874ed86872b7"> 1137</a></span><span class="preprocessor">#define XPI_DEVMACR_B2 (3UL)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">/* DLLCR register group index macro definition */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a72a9581050585bd027b8da57e9962f3c"> 1140</a></span><span class="preprocessor">#define XPI_DLLCR_DLLA (0UL)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#adf77c7c3de19437b00cb2a6e89b17f00"> 1141</a></span><span class="preprocessor">#define XPI_DLLCR_DLLB (1UL)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">/* PRX register group index macro definition */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ada12e6b10f0cbc6de0b08eed624ba325"> 1144</a></span><span class="preprocessor">#define XPI_PRX_PBDR0 (0UL)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2071bedf02249651a379624936fb5a9d"> 1145</a></span><span class="preprocessor">#define XPI_PRX_PBDR1 (1UL)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac68f21a97b6b9f9fd896748fbec67870"> 1146</a></span><span class="preprocessor">#define XPI_PRX_PBDR2 (2UL)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8ec46fde4f562fe5cceee45a34eecdc8"> 1147</a></span><span class="preprocessor">#define XPI_PRX_PBDR3 (3UL)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acc55fb00ae83dd58d1795eea94e231e7"> 1148</a></span><span class="preprocessor">#define XPI_PRX_PBDR4 (4UL)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2e4facde40b8c8dcd69e1886edee1c62"> 1149</a></span><span class="preprocessor">#define XPI_PRX_PBDR5 (5UL)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad52bae9e122cb14fce7ae17901100dc3"> 1150</a></span><span class="preprocessor">#define XPI_PRX_PBDR6 (6UL)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1290fb36bf89a4f98141499a0e6b5086"> 1151</a></span><span class="preprocessor">#define XPI_PRX_PBDR7 (7UL)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#adfc2e0d295ee982469625f815b482a48"> 1152</a></span><span class="preprocessor">#define XPI_PRX_PBDR8 (8UL)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a16029e5934fc90d523793dc5c0d492ce"> 1153</a></span><span class="preprocessor">#define XPI_PRX_PBDR9 (9UL)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a397868f67374ef39611de08b63023e44"> 1154</a></span><span class="preprocessor">#define XPI_PRX_PBDR10 (10UL)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aab089e165e923acaa4e8e6f3f0587eb6"> 1155</a></span><span class="preprocessor">#define XPI_PRX_PBDR11 (11UL)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4634e55774f4befcea8e447aea4de818"> 1156</a></span><span class="preprocessor">#define XPI_PRX_PBDR12 (12UL)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac925f9e4e43bad6fde9c751a5f267d16"> 1157</a></span><span class="preprocessor">#define XPI_PRX_PBDR13 (13UL)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6619769a940311d76276980d50ccf52d"> 1158</a></span><span class="preprocessor">#define XPI_PRX_PBDR14 (14UL)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a871654c7eb9250786f8849000c96c739"> 1159</a></span><span class="preprocessor">#define XPI_PRX_PBDR15 (15UL)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a61e4ccc10bad9591078fef9df1a7fc80"> 1160</a></span><span class="preprocessor">#define XPI_PRX_PBDR16 (16UL)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a84fc9521a6d72b4c25cdb3fd7603c7c2"> 1161</a></span><span class="preprocessor">#define XPI_PRX_PBDR17 (17UL)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a73d45729358e7b1f817544aa8183a119"> 1162</a></span><span class="preprocessor">#define XPI_PRX_PBDR18 (18UL)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1bd703dac744992f4b5f41428bdb5119"> 1163</a></span><span class="preprocessor">#define XPI_PRX_PBDR19 (19UL)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aefdcc73da3eb78c15bd09aaae5dcc9e3"> 1164</a></span><span class="preprocessor">#define XPI_PRX_PBDR20 (20UL)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab8d01c4305ade7269013b6ec0dc2d915"> 1165</a></span><span class="preprocessor">#define XPI_PRX_PBDR21 (21UL)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a867065a1032875524cfc673852a8b37c"> 1166</a></span><span class="preprocessor">#define XPI_PRX_PBDR22 (22UL)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2b353859a4e9b3f39e51a9857905fd26"> 1167</a></span><span class="preprocessor">#define XPI_PRX_PBDR23 (23UL)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa69583379c71de51b2c8181efb372160"> 1168</a></span><span class="preprocessor">#define XPI_PRX_PBDR24 (24UL)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a62e568a4b48f813ce0cca4e28656e6a0"> 1169</a></span><span class="preprocessor">#define XPI_PRX_PBDR25 (25UL)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5a74cedfb5c287d96f09a1952f190911"> 1170</a></span><span class="preprocessor">#define XPI_PRX_PBDR26 (26UL)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a1bdc146a831629403e3b444e05e17dfb"> 1171</a></span><span class="preprocessor">#define XPI_PRX_PBDR27 (27UL)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aceb402d6207e582064b794d59de0e278"> 1172</a></span><span class="preprocessor">#define XPI_PRX_PBDR28 (28UL)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a50d73344c5c2015876b43449868742ed"> 1173</a></span><span class="preprocessor">#define XPI_PRX_PBDR29 (29UL)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8cb58ed15fe166abc9ca8c0b263473fc"> 1174</a></span><span class="preprocessor">#define XPI_PRX_PBDR30 (30UL)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aeed931e2181aeb18f069955b52b933b4"> 1175</a></span><span class="preprocessor">#define XPI_PRX_PBDR31 (31UL)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">/* PTX register group index macro definition */</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a70734b240efc0baaab8c8e289ee2a649"> 1178</a></span><span class="preprocessor">#define XPI_PTX_PBDR0 (0UL)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac7694e4f81bb3cfa8cb1b1cb10775b0d"> 1179</a></span><span class="preprocessor">#define XPI_PTX_PBDR1 (1UL)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#af0901a49f0802712074d124d1f3fd5bc"> 1180</a></span><span class="preprocessor">#define XPI_PTX_PBDR2 (2UL)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae0173b5953183ad8b579cd8c99ef2bee"> 1181</a></span><span class="preprocessor">#define XPI_PTX_PBDR3 (3UL)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad0c2ee00a53b27b5073627758ffaa0eb"> 1182</a></span><span class="preprocessor">#define XPI_PTX_PBDR4 (4UL)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2395b5dccd360c2e29758667c376de6f"> 1183</a></span><span class="preprocessor">#define XPI_PTX_PBDR5 (5UL)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3a52c50ff1ae91b5d19e5f007da568de"> 1184</a></span><span class="preprocessor">#define XPI_PTX_PBDR6 (6UL)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a42d848ba59e6369d3454725e9927dfaa"> 1185</a></span><span class="preprocessor">#define XPI_PTX_PBDR7 (7UL)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a015cead98391d0529abee126f043589e"> 1186</a></span><span class="preprocessor">#define XPI_PTX_PBDR8 (8UL)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aec46f19232c3cb9a2a5111f62b5ea98f"> 1187</a></span><span class="preprocessor">#define XPI_PTX_PBDR9 (9UL)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a67aba8c1144c444611429438656f21b7"> 1188</a></span><span class="preprocessor">#define XPI_PTX_PBDR10 (10UL)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a5b7e1400698d48db4a03622bf33541fa"> 1189</a></span><span class="preprocessor">#define XPI_PTX_PBDR11 (11UL)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a906c9a178ee924899b1bcbe43afd16e4"> 1190</a></span><span class="preprocessor">#define XPI_PTX_PBDR12 (12UL)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4dfa7699dd40c44c3bce72901a44da72"> 1191</a></span><span class="preprocessor">#define XPI_PTX_PBDR13 (13UL)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a862f83acc40ca53b77a70f393b581e2e"> 1192</a></span><span class="preprocessor">#define XPI_PTX_PBDR14 (14UL)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4aef7d6dde627fd59a49c3b126555548"> 1193</a></span><span class="preprocessor">#define XPI_PTX_PBDR15 (15UL)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a04f3458661838fabbcadabca3824ba86"> 1194</a></span><span class="preprocessor">#define XPI_PTX_PBDR16 (16UL)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab55573ce6aca442f4de5173417d075c1"> 1195</a></span><span class="preprocessor">#define XPI_PTX_PBDR17 (17UL)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8ef39ffde1fa8fefc2b68d210d3db3a8"> 1196</a></span><span class="preprocessor">#define XPI_PTX_PBDR18 (18UL)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab541f79b6aaccbcb9a65039f3604d7ad"> 1197</a></span><span class="preprocessor">#define XPI_PTX_PBDR19 (19UL)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ae9caa7f869dc1ddb8493c1d088013553"> 1198</a></span><span class="preprocessor">#define XPI_PTX_PBDR20 (20UL)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a901049ac45b59fae6eaeab0ad2f4d890"> 1199</a></span><span class="preprocessor">#define XPI_PTX_PBDR21 (21UL)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab3c5a216e4b8879e2811ae0862dd939f"> 1200</a></span><span class="preprocessor">#define XPI_PTX_PBDR22 (22UL)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa769c1f3175d64c06040c69ba87c4433"> 1201</a></span><span class="preprocessor">#define XPI_PTX_PBDR23 (23UL)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2f7174861d61dbd3783fc5a53b0c9faf"> 1202</a></span><span class="preprocessor">#define XPI_PTX_PBDR24 (24UL)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a48627d02479a10231beda4c0cc7f355c"> 1203</a></span><span class="preprocessor">#define XPI_PTX_PBDR25 (25UL)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aade5afc4b18e4d54f3dc15785c303a79"> 1204</a></span><span class="preprocessor">#define XPI_PTX_PBDR26 (26UL)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a68eccf837dfe99990cf0e013d61b4121"> 1205</a></span><span class="preprocessor">#define XPI_PTX_PBDR27 (27UL)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#aa519171c7c6607e2d2580ea72b7f8c4c"> 1206</a></span><span class="preprocessor">#define XPI_PTX_PBDR28 (28UL)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#acac6a03f1ea0a7be6c686fea6d673d8c"> 1207</a></span><span class="preprocessor">#define XPI_PTX_PBDR29 (29UL)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4452265f094e4b79020876491dcc07d3"> 1208</a></span><span class="preprocessor">#define XPI_PTX_PBDR30 (30UL)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a4a2e06fc0798b2328842d0ed5217f24f"> 1209</a></span><span class="preprocessor">#define XPI_PTX_PBDR31 (31UL)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">/* INSTR register group index macro definition */</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a571bc6f114d970bf57f47c0d77c9582e"> 1212</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP0 (0UL)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab8ac3f69a439c212bc2c91ff98e49997"> 1213</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP1 (1UL)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a3ea72ef907bf56ee2b35af82494c2eb8"> 1214</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP2 (2UL)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac2a3faee4a7b3ca1bdf510a6b0aee4c0"> 1215</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP3 (3UL)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a89fbafb0b018d1adc0796a54e3b6506f"> 1216</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP4 (4UL)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a76035e69cbc9f1fc0ec3970d10be882a"> 1217</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP5 (5UL)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ac0a14faaaf279a3bf4d11038e7fec078"> 1218</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP6 (6UL)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a9a5ad38899ef0c04750256694d836739"> 1219</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP7 (7UL)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a2546e479385cf1099733466cac4233da"> 1220</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP8 (8UL)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a8e0e526af4ece363ce14ba0da8fa37ad"> 1221</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP9 (9UL)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ab778c0d2bb17f1cbb17117d8ed5a77fc"> 1222</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP10 (10UL)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a6ee82394a08ff6c92c3c3e0d3b2fc7ce"> 1223</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP11 (11UL)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a086c56095fdff5032b08dde4785f79bd"> 1224</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP12 (12UL)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a12c3f18ed03df6394d3d4f0f50c20c1f"> 1225</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP13 (13UL)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#a81b110b6eafd682dadb212fddd93ccfd"> 1226</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP14 (14UL)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="hpm__xpi__regs_8h.html#ad99e875261f2035103337dbd0097dc39"> 1227</a></span><span class="preprocessor">#define XPI_INSTR_INSTGRP15 (15UL)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_XPI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructXPI__Type_html"><div class="ttname"><a href="structXPI__Type.html">XPI_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:12</div></div>
<div class="ttc" id="astructXPI__Type_html_a29ab24c38e4f2b38fe595bf61efd93bb"><div class="ttname"><a href="structXPI__Type.html#a29ab24c38e4f2b38fe595bf61efd93bb">XPI_Type::INSTRKEY</a></div><div class="ttdeci">__RW uint32_t INSTRKEY</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:19</div></div>
<div class="ttc" id="astructXPI__Type_html_a2b5a72fbed8a87ab87298f7c683c8aa3"><div class="ttname"><a href="structXPI__Type.html#a2b5a72fbed8a87ab87298f7c683c8aa3">XPI_Type::INSTRLCK</a></div><div class="ttdeci">__RW uint32_t INSTRLCK</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:20</div></div>
<div class="ttc" id="astructXPI__Type_html_a3774c23a09afa2cca6c221dc0a32b7fa"><div class="ttname"><a href="structXPI__Type.html#a3774c23a09afa2cca6c221dc0a32b7fa">XPI_Type::APBDAR</a></div><div class="ttdeci">__RW uint32_t APBDAR</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:29</div></div>
<div class="ttc" id="astructXPI__Type_html_a4008ebee1742eaf3901ca4b3a3f0f5bd"><div class="ttname"><a href="structXPI__Type.html#a4008ebee1742eaf3901ca4b3a3f0f5bd">XPI_Type::PTXFCR</a></div><div class="ttdeci">__RW uint32_t PTXFCR</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:35</div></div>
<div class="ttc" id="astructXPI__Type_html_a46ad98c2b3470c36c4de0dcec76a7365"><div class="ttname"><a href="structXPI__Type.html#a46ad98c2b3470c36c4de0dcec76a7365">XPI_Type::APBINSCR</a></div><div class="ttdeci">__RW uint32_t APBINSCR</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:30</div></div>
<div class="ttc" id="astructXPI__Type_html_a4a6f27e9ce4c4fa45869a4283bb3498b"><div class="ttname"><a href="structXPI__Type.html#a4a6f27e9ce4c4fa45869a4283bb3498b">XPI_Type::STAT1</a></div><div class="ttdeci">__RW uint32_t STAT1</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:39</div></div>
<div class="ttc" id="astructXPI__Type_html_a5151b4521a3fb3bfe4144e00f7518365"><div class="ttname"><a href="structXPI__Type.html#a5151b4521a3fb3bfe4144e00f7518365">XPI_Type::DEVMISC</a></div><div class="ttdeci">__RW uint32_t DEVMISC</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:27</div></div>
<div class="ttc" id="astructXPI__Type_html_a53db52d87c38f7467d82007bca7778c2"><div class="ttname"><a href="structXPI__Type.html#a53db52d87c38f7467d82007bca7778c2">XPI_Type::PRXFSTS</a></div><div class="ttdeci">__RW uint32_t PRXFSTS</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:42</div></div>
<div class="ttc" id="astructXPI__Type_html_a612a8075d929e89a6dfe1a2b18739d56"><div class="ttname"><a href="structXPI__Type.html#a612a8075d929e89a6dfe1a2b18739d56">XPI_Type::PRXFCR</a></div><div class="ttdeci">__RW uint32_t PRXFCR</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:34</div></div>
<div class="ttc" id="astructXPI__Type_html_a659bca73ada0330a096e26360422b56c"><div class="ttname"><a href="structXPI__Type.html#a659bca73ada0330a096e26360422b56c">XPI_Type::AHBSPNDSTS</a></div><div class="ttdeci">__RW uint32_t AHBSPNDSTS</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:41</div></div>
<div class="ttc" id="astructXPI__Type_html_a79933032ffcc2115d0522d75d222e041"><div class="ttname"><a href="structXPI__Type.html#a79933032ffcc2115d0522d75d222e041">XPI_Type::MACR</a></div><div class="ttdeci">__RW uint32_t MACR</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:16</div></div>
<div class="ttc" id="astructXPI__Type_html_a9c1fe3fa22695cbf803d85e8ce871888"><div class="ttname"><a href="structXPI__Type.html#a9c1fe3fa22695cbf803d85e8ce871888">XPI_Type::INTEN</a></div><div class="ttdeci">__RW uint32_t INTEN</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:17</div></div>
<div class="ttc" id="astructXPI__Type_html_a9f2283daa7c1f1fc6191497b5034bfd7"><div class="ttname"><a href="structXPI__Type.html#a9f2283daa7c1f1fc6191497b5034bfd7">XPI_Type::GCR0</a></div><div class="ttdeci">__RW uint32_t GCR0</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:13</div></div>
<div class="ttc" id="astructXPI__Type_html_aa2df73ac6aee60d8495e5360ba837888"><div class="ttname"><a href="structXPI__Type.html#aa2df73ac6aee60d8495e5360ba837888">XPI_Type::APBCMD</a></div><div class="ttdeci">__RW uint32_t APBCMD</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:32</div></div>
<div class="ttc" id="astructXPI__Type_html_abb69f8925f41c833bfe12be05f680e56"><div class="ttname"><a href="structXPI__Type.html#abb69f8925f41c833bfe12be05f680e56">XPI_Type::STAT0</a></div><div class="ttdeci">__RW uint32_t STAT0</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:38</div></div>
<div class="ttc" id="astructXPI__Type_html_abdaa62d28197ff8ba5b31636e8460014"><div class="ttname"><a href="structXPI__Type.html#abdaa62d28197ff8ba5b31636e8460014">XPI_Type::INTR</a></div><div class="ttdeci">__RW uint32_t INTR</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:18</div></div>
<div class="ttc" id="astructXPI__Type_html_ad111afcd18a576716f10eaaa7c484a65"><div class="ttname"><a href="structXPI__Type.html#ad111afcd18a576716f10eaaa7c484a65">XPI_Type::GCR1</a></div><div class="ttdeci">__RW uint32_t GCR1</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:15</div></div>
<div class="ttc" id="astructXPI__Type_html_aed4f6a0172d9475647d5d86883989a3e"><div class="ttname"><a href="structXPI__Type.html#aed4f6a0172d9475647d5d86883989a3e">XPI_Type::STAT2</a></div><div class="ttdeci">__RW uint32_t STAT2</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:40</div></div>
<div class="ttc" id="astructXPI__Type_html_af53f5fc851d578b9873ef1a60c9092bd"><div class="ttname"><a href="structXPI__Type.html#af53f5fc851d578b9873ef1a60c9092bd">XPI_Type::PTXFSTS</a></div><div class="ttdeci">__RW uint32_t PTXFSTS</div><div class="ttdef"><b>Definition:</b> hpm_xpi_regs.h:43</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_d94d62557b5dc917ac9fc81e6b5b3244.html">ip</a></li><li class="navelem"><a class="el" href="hpm__xpi__regs_8h.html">hpm_xpi_regs.h</a></li>
    <li class="footer">Generated on Mon Oct 31 2022 20:47:06 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
