---
title: "RISC-V CPU"
excerpt: "This project is a RISC-V CPU with 5-stage pipeline implemented in VHDL, synthesized and Placed in order to tape out.<br/><img src='/images/riscv_mpu.png.png'>"
collection: portfolio
---

[Link](https://github.com/abdelazeem201/5-Stage-Pipeline-RISC-V-RV32I)
