# RISC-V 5-Stage CPU (Verilog)

This project implements a simplified 32-bit RISC-V CPU in Verilog with a 5-stage pipeline.

## Folders:
- `src/` – Verilog modules (ALU, PC, etc.)
- `testbench/` – Simulation files to test modules
- `docs/` – Notes and diagrams
- `sim/` – Output waveforms and dumps
