;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	SUB <-3, 0
	JMN @121, 106
	SUB 400, -100
	SUB -207, <-120
	SPL 0, <753
	SUB 30, -300
	SUB 3, 530
	DJN <-30, 9
	SUB @-127, <100
	SUB -700, 0
	SUB 0, @0
	SLT 30, 9
	SPL 0, <753
	SUB @0, @102
	DJN -1, @-20
	SUB @-127, 100
	MOV -7, <-20
	ADD -10, 60
	SUB #0, 20
	JMN 270, #600
	JMN <-1, 711
	ADD 280, 80
	JMZ -230, <760
	JMZ 210, <760
	ADD 30, 9
	MOV -7, <-20
	SUB -227, <-120
	JMZ 210, 60
	CMP @0, @102
	SUB 30, @-300
	SUB -207, <-120
	CMP @0, @102
	SUB 0, <2
	SPL 80, <751
	SUB @-30, @4
	ADD -10, 60
	DAT #-103, #600
	SPL 0, <402
	SUB @-30, @4
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	SUB 100, -100
