Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 07f080d7132e4f40857ddbc07b69f4c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture mine of entity xil_defaultlib.pins [pins_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110010111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011111111")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_fwft [fifo_generator_0_rd_fwft_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_compare_1 [fifo_generator_0_compare_1_defau...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011111111...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_compare_2 [fifo_generator_0_compare_2_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_status_flags_ss [fifo_generator_0_rd_status_flags...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_bin_cntr [fifo_generator_0_rd_bin_cntr_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_logic [fifo_generator_0_rd_logic_defaul...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_compare [fifo_generator_0_compare_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_compare_0 [fifo_generator_0_compare_0_defau...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_wr_status_flags_ss [fifo_generator_0_wr_status_flags...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_wr_bin_cntr [fifo_generator_0_wr_bin_cntr_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_wr_logic [fifo_generator_0_wr_logic_defaul...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_prim_wrapper [fifo_generator_0_blk_mem_gen_pri...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_prim_width [fifo_generator_0_blk_mem_gen_pri...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_generic_cstr [fifo_generator_0_blk_mem_gen_gen...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_top [fifo_generator_0_blk_mem_gen_top...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_4_4_synth [fifo_generator_0_blk_mem_gen_v8_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_4_4 [fifo_generator_0_blk_mem_gen_v8_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_memory [fifo_generator_0_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_ramfifo [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_top [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_v13_2_5_synth [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_v13_2_5 [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling architecture rtl of entity xil_defaultlib.uart [uart_default]
Compiling architecture rtl of entity xil_defaultlib.i2c [i2c_default]
Compiling architecture rtl of entity xil_defaultlib.spi [spi_default]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="0100000100001111"...]
Compiling architecture xilinx of entity xil_defaultlib.xadc_wiz_0 [xadc_wiz_0_default]
Compiling architecture rtl of entity xil_defaultlib.xadc [xadc_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=64.0...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.a [a_default]
Compiling architecture behavioral of entity xil_defaultlib.c [c_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftcounter [shiftcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ma [ma_default]
Compiling architecture behavioral of entity xil_defaultlib.md [md_default]
Compiling architecture behavioral of entity xil_defaultlib.ir [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.conbit [conbit_default]
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture structure of entity xil_defaultlib.rsrc [rsrc_default]
Compiling architecture behavioral of entity xil_defaultlib.eprom [eprom_default]
Compiling architecture behavioral of entity xil_defaultlib.sram [sram_default]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
